Analog and Digital gales. Croucio Mareiso, Damaslas Arthur J Physics.

Universal Gates:

* Analog ckt: molens to a continuously changing variable.

* Any adjacent paint can be taken on the School Gre.

* A sinuacidal input is the best example.

* Digital cht : is a two-state operation ie. high on low.

* Only specified points are taken on the love cine.

* A square wave (IIIIII) is the best input in it.

Gato:

Universal gates. NOT fato, OR fate & AND fate (Basic fates)

* Gales are the diffital clots having 1 on many inputs but only 1


output.

* Logic obts are designed by the combination of different gales in

different ways. * The logic data are named so as they stimulate the mental

or= A Touth Pable: Not NOT pate: Symbol: A Do hoßic clet: A: 510 : 5V

-A- Y:



Boolean Albebra

- * De Morgen attempted to find a link between the deglic end the mathematics but jailed.
- * Croerede Boolean introduced the idea beth the legic and the math-
- * Finally 8 hanon used the logic tele communication switching elet.

NOT gate


A — Y= NOT A.

Acrosding to Boolean, $Y = \overline{A}$ $= \overline{0} = 1$ $= \overline{1} = 0$

For A end B as inputs, Y= A OR B According to Boolean, Y= A+B

AND gete Y= A AND B A/c to Boolean, Y= A.B

Boolean Equations



Double Inversion A=A = 0=0 Do. Mosgan's Theorem + First theorem MOR gate (A+B) Y = A+B 0 Bubbled gate (A.B) Y = A. B Y= A. B MOR date is equivalent to a bubbled AND gate. x Sound Theorem MAND gate (A.B) A Y = A.B -Y= A.B Bubbled or fate Y= A+B Y= A+B

MAND gate is equivalent to bubbled OR gate.

Boolean Laws and Theorem

1. Commutative Laws.

2 Associative Law.

3. Distributive Law

4. A+0=A

A+1 :1

A+A=A

A+ A =1

= A

5. A+B = A.B

A.B = A+B

A-1 = A

best who see

A. 0 = 0


A.A = A

A. A-= 0


6 Absorption Theorem 10 10 10 33 A+ AB = A A+AB = A+B A. (A+B) = A A. (A+B) - A.B. * Suality theorem a. OR -AND p. 0 0 +> 1 Universal Gates MANIE and MOR gates are segarded as the universal gates. These are so called as the basic gates (MOT, OR & AND) are derived form. MAND gate: To get 1407 gate: A TEA YEA ANOT gate To get AND gate:) (AB). (AB) = AB
=> AND gate. To get OR gate: A TO

NOR gate:


To gate NOT gate:



To gete Alor OR gate:



To got AND gate:




*> RTL logic gate.

*> RTL sepers to a resistor transitor logic family of gates.

A well known RTL logic cht is outlined in the ligure.

P.7.0.



NOR gate:

The RTI logic circuit for MOR gate has been outlined in the Sigure. The sesistor, transistors (depling constitutes the RTI (ogie) The NOR gate output can be proved with the help of a truth table:

First ontry:

A=0, B=0. when both entries are kept zero (i.e. grounded), those is no no Haye, drop across RB and hence no current is constituted thereby keeping the translators off. The supplied voltage across Rc appears now Su em output i.e. Y= 1.

Second entry.

H=0 , B=1 For A= O, the first translator Q, to no current remains off as

these is no current flow on the base. For B=1, there is bere current on the decond transister Q,, it becomes ON and the voltage drop across Re goes to ground there by giving Y= 0

Third entry.

For B=0, Q2 remains off in the same way as in the ond entry.


For A=1, there is base current on the first transistor Q1, it becomes on and the voltage about about R2 goes to ground. Thereby giving 100

Both the transfetore begin to conduct due to the flow of work and.

TTI NAND Gate:

* Deduced by the Texas company at around 1969.

* Easier to we, cheap, a mall size & mordon circulting.



The TTL NAME Grate has been shown in the fig. The transistor Que is a multicomitted transistor having three emitters with inpuls

A, B& (separately.

The functioning of the NAND gate can be described as in the following entries.

Let one of the inpuls is high (say A = + OV), the base emitter junction of Qi is forward located and the supply voltage auross

Re, goes to the ground & honce base collector junction becomes occuessed blaced. As a result, the second transfer as remains eff. Hence voltage drop across Res appears in the output yelding Thigh.

The same situation appears when any two of the inputs are grounded.

When all the inputs are Kept high, (A=B=(=+5V), the base enfitter junction is now reversed biased only the base collection function of as becomes forward biased. Thereby making as transfers on on.

Hence, noltage drop of the dupply across Re, goes to the ground yellding I output low ie., Y=0 and we write.


Y= ABC transfers of ON.

Order memory circuit, here we focus and over flip flop city. Memory Gravits i.e. 0 & 1. (eg ov & 5v).

It is called a memory ofcuring because the autput once saved set remain some unless comething is alone after it.

Hip-flops are of two types (here) @ Reset - set Japper (R8 Flip Flop) 00 Latch. (Data Flipflup (on Deflipflup)

R8 Flip-Flop.



The RS flip-flop ckt is shown in the fig. The memory fund of such a double to store information has been described with the help of the following entries:

Det 8=1, R=1. The case is fosbidden (Ambiguious). let 8=0, the output yelle Q=1,Q=0

Here, Q=1 is the information sawed.


The information has been saved as a=1. To delete the data, we can't use (change) .

Now, to chagnge the data saucd, we keep R=0.

This date has been seset that can't be altered.

to change the value to the new one, again, we use set functions. Hence, it wooks.

The Data Flip-Flop (0 - Flip Flop)



The D-Flip Flop ckt using the NAND gate is shown in the figure. The last section is the latch studied earlier. Here, D is the information fed to the ckt of T is the controller that is the information fed to the ckt of the data fed. controls the response to the ckt on the data fed.

If T=1, there is data yellding in the output. If T=0, it can't do anything and the date remains in the previous stage.

Let D=1, T=1. The output Q=1, Q=0. Colescarge yourself!

The data fed has been somed in the output.


If T=0, it remains unchanged and stays in previous case. To change the data, Q=0, T=1 > Q=0; Q=1 If T=0, it sensing in poeulious case.


Clock ciscuit

_____clockwave.

- * Clock circuits some used to run the computer chasin digital
- * Multivibrators are used to generate clock waves using the principle of negative feedback.

Astable mutilibrator





The autable multiclibrator to generate a clock coause is allown in the fig: Though the two transistors Q and Q2 have the same parameters in the respect, there is some unbalance and one of the two becomes active first.

Let us have a translator is ON first alue to the full charge on C2. The O, proint now becomes vistual ground point and here point A1 is we wint the point O1. Hence, the TN juntion of Q2 is reverse biased and remains OFF, with zero output, VC

At the same time, C1 is changed due to the potential drop at R1. and when it is fully changed, the output Ve, now becomes high Eventually, Q2 is forward biased; becomes ON end O2 is found to have in vistual ground. A2 hence is -ve w. x. to the point O2 and hence Q1 being reverse biased becomes off with point O2 and hence Q1 being reverse biased becomes off with zoro output in Ve. Again, C2 goes on changing by the wiltage drop at R2, becomes fully changed with Ve2 high eventually drop at R2, becomes fully changed with Ve2 high eventually Q1 becomes ON and similar process is carried out onward. Ally Q1 becomes ON and similar process is carried out onward.


Here, characting time *, $t_1 = 0.69 \text{ R,C.}$ and $t_2 = 0.69 \text{ R_2C_2}$

.. Potal times, P= t,+to = 0.69 R1C1+ 0.69 R2C2

For R=R=R, C=C=C;

Hence, f = + is the duty cycle.

IC free Running Clock coauc:



let initially, point da is checked at kept at zero potential i.e., Va=OV

The action of an inverter, a point b is at high potential it. Vb=5V


and thereby Valve - Ov. The capacitor as shown in the first Net work goes on charging becomes fully charged with Value.


NP=ON & NP= 24.

It is because the capacitos dischargeds yellding high subject. Hence, the generation of the clockwave.

Pg-500 27.1. Make the appropriate taustruth tables to prove the following distribution law of boolean algebra. A(B+C)=AB+Ac. >201n, Touth table: (B+C) AB AC AB+A(A(B+c) Analyze the circuit shown in lig . Determine the logice of function performed by the circuit by making appropriate touth table.

AND gate





This touthtable also satisfies the & tougilogic gate for ANDgate a): The logic circuit perform the AND Junction.

67.	VA.	VB	Vo.
	0	0	1
	0	7	7
	7	0	1
	7	1.	1

=> Illone

Silion Puzification (Zone Refining):

* Si is the fundamental basis for the microelectronics devices that is easily available in the nature.

+ SiO2, SiHU3 of SiCl4 are the forms of differen.


* Using chemical decompositions, one gets & from these compounds

- + The & obtained hence has impubities concentrated as one atom.

* The molten form of 8° obtained hence is solidified called ignal. An ignor is polycrystallize in nature and has crystals with different oxientations.

* The semoual of the impurity present here is the method of

* The final pure form is tormed as seed crystal.



of Nall only in water. The solubility of impurity atoms has higher value.


The ignot is kept inside a cylendrical furnance in a coucible. The furnace is set up using the heating coil as shown in the fig. The molten state is dowly exerted out so that it begins to solidly leaving behind the impurity in the other end.

Inally use get pure form of solidified silicon by removing the malten part such part is termed as seed crystal.

Crystal Growth:

Following are the methods:

1. Czoch ralski method:



The method is indicated in the figure. The aped crystal in in a form of er long thin rod is dipped inside a cruciable containing pure of molten solicon.

a cruciable contenting part of mounding it in The rod is taken sleeply and out rounding it in anticlockuse dissection as shown

The emerging seed voystal becomes borge in sore that goes on solidifying. The rate of rotation and

III)

th or to

to

01

-

it's upwards motion is determined using Hit & Trial method! 11) The Bridgman - Stockbarger method: The detailed description is outlined in the lig. The upper Jurnance is kept at - molton slightly above the temperature of the upper working o ignot melting point of the silicon white the -solidified lower furnance is kept slightly below the temperature of melting point of silian. The ignot now is kept in the oxu-Jurnance, it is in the molten state & on falling towards the laver furnance goes on solidifying from the conical tip fillowing the impurities about in the malton pure form in the shape of conical tip. (111) Floating-zone method: The description is outlined in the upper lig. The upper rod is supported with the upper supporter coldie the war seed oxystal developed as a result of this technique is supposted by the laws 3000 crystal The inactive assargement it made shalling in an inext gas an isonment. Hen- some ce, it somewas the difficulty of the Power. Suppost mixing up of sin the wait of ozucible as in the above two

methods as the crudible is made up of 2002. The heating coil melts the midian way zone that goes on P. shifting downwards end solidifying in pure form.

The process is carried out for sometimes so that one for gets the pure seed eaught cryotal. The two rocks are below by the floating zone according to the principle of sturyage de tension Josce.

Vapour Phase Epitaxy. Healing coil All con water HC1 (Exhaust)

tig: Assengement for growing si layers on sillion wayers by optionial growth.

Sicly the > HU.

It is the emother type for the crystal growth needed for

the chip (I) production commercially.


An aprox of Louin-24 um of thickness can be deposited as silicon epitaxial layer an a substrate (wayer). The Si Po melted at around togic 1000°c to 1200°c using the healing coil es in alicated in the fig. The crapour is coated on the 82 wester and the unwanted material as exchaust is therown out (here HCI).

Process of IC Brooketion:

Following are the methods generally employed dwing the menu-

They are epiterial growth, oxidetion, oxide removal, pattern definition dropping and interjunction connection.

1. Oxidation



A definite thickness of the 800, layer is constructed at the top of the 80 substance. It is done by heating the substance at high tempositure (1000°c-1200°c) in presence of asygen as hapour. The formation of layer of 800, depends upon time of heating, composition and of the constituent gases in the envisonment.


The mein season of 8:02 deposition is:


1. It acts as an open windows for the impurities on silicon.


11. It saws the P-N material from contamination.

11. It d'The depart can't easily penetrate through 8:05 as compared to Silicon.


2. Photolithography (Photoxesist):







bhotoxerist removed



8:- substrate.

(U) Ready to dop-by washing photosesset.

1 Oxerdetion

A thin layer of \$102

@Pattern dyfaition

It is the process of locating the exact point on which doping of imputities is to be made. A technique of photolithography (or marking) is done dot during the process. After Oxidation, a layer of photoresist is deposited on it. It is done by placing some obsops of photoresist chemicals on sits layer and it is rotated in a high speed. After it, it is heated so that finally it adheres permanently on dios as photoresist layer. Then desired place of doping is selected by marking as indicated in the sig. on exposing the W-radiation, the chemical indicated in the sig. on exposing the W-radiation, the chemical

structure of the exposed and unexposed parts offer after separately, using some suitable chemicals, the photosostat under masterng is removed due to its apparate chemicals composition on uv-very. The 8°00 layer on the unexposed parts (masking). is now semou ad on treating it with HF solution finally, the remaining photosesset on the exposed parts (unwashed) is washed away.


The resulting from is ready for doping with impurition

Dobbing:

It is the process of injecting the impurities (pentavalent or trivialent atoms) on the jabricated semiconductor after the pattern is oldlined.

It consists of a two methods;


The discon is heated around 1000°c. The atoms (a faw) impusites (P as B) to be injerted in the form of gas with most gas onlisonment is diffused into the allicon material. Dub impurities go and attach at the lattice sides and finally spread over the bulk of the silicon material. It is found at 1000°c for I how time, the impurities level Envienses by I lim thick non.





(BoHo) and phosphorus trifluoride (PF3) fortement gas is not required.

1 Ion implantation:

The ions of the impurities are audersated over the silven material in the presence of high nothings.







The distribution of the impurities on di is not uniform and is traverian in nature. On repeating over several times, we find almost a thick the on the peak that indicates an approximate of uniformity on the Craussian distribution.

* Since ions are accolorated at high voltage, it contitutes a current that can be controlled. It is the advantage over opylaryou.

* Another advantage over diffusion to that it chesn't collapse the internal configuration of the silven apeurs


cess of annealing to sauce the officer.

Electronic Component Comection in a Chip:

The ionised aluminium in a crucible is heated using coil as shown in the figure. The vapous from of the afuminimum is creted to produce Allions metals connection on discoglites at planetary.


This enteried apparatus is enclosed in an evacuted chamber to awaid from the possible caple-

Crucible All fam



To traction port

Electronic Component Dopping as a chip:



followings are the methods employed:

(1) An N-type epitable layer is made on Silian substately (1)

(11) Photolithography is made (coating of 870, deposition of photosesis, ov expose after maiting and opening of the windows) and fin-ally the pattern is obtained (fig. 1). Then the acceptor atom are diffused on the pattern adected on the N layer. It is the p region.

(111) Again the technique of pholithrophy is made on the top
and finally a small pattern to dop aloner atoms is selected out. The donor atoms are now diffused. It arts as M layer and outs as the emitter too the transistor. The Program and as the base and the initial N layer arts as the collector.

(1V) For the electronic component connection, agent the photology the agraphy is made and three windows on Nip 2 N rogs, III) thougraphy is made and three above already, the ions see exerted. Then as mentioned above already, the ions see aluminium vapous is deposited through the windows. Hence, the transistor 1 suppora ii) Resistor CE mode-> Resistor >N channel Reverse biased specific A shallow diffusion of p-type of mederials through en M-channel is made. The resulting channel is reverse biased so that there is small current flow thereby forming The resistance designed hence depends on the channel of its cooss · sectional area and it's doping concentration sinte dince the size of the Il itself is small, we can't do er high resistance value in the monner like this in such acti a toringistor in the (F mode is constructed) and the registernice is measured on the basis of base current flow.

Capacitos Al plate A capacitor consists of two metal plates eparated by an insultating medium. one metal baildge plate connected with the aluminium plate. The oxide layer (8702) acts as the insultating medium P-type and wide aluminium next layer on the top acts for the second metal plate. fabrication of IL: The detalled description of the IC Fabrication method is outlined in the fig

sion & combination of 02 gas. to sucid from the possible explaendosed in an evacuted chamber 1811 ions Czucible si suteregge beseutre cirl fond metal connection on all walter all MA subsorg of botton of municipands in the figure the vapous from at the massen nounda us lies poitus bestead of eldiques B ni munimuls besinoi est Electronic Consponent Comection in a Chip: Supplied to the supplied of th in the course of extrapolation or actions प हिंदी तील उत्तरामिक के के अपने का कि एक कि The water of the second Part of the state of the state of the said Hart Hart State of the Japan State and Hart Hart State of William How when the contract CARROLD PROPERTY

To abcrum pum

Electronic Component Dopping as a chip:


(i) Transistor cororatoms

Acceptor apusatoms

Notype

Notype

Notype



81 rolling (d)

followings are the methods employed:

(1) An N-type epitazial layer is mede on silicon substrate (fig 0).

(11) Photolithography is made (roating of 870, deposition of photosexist, UV expose after marking and opening of the windows) and finally the pattern is obtained (fig. 11). Then the acceptor atoms are obtained on the pattern adected on the N layer. It is the program.

(") Again the technique of pholithrophy is made on the top and finally a small pattorn to dop donor atoms is selected out. The donor atoms are now diffused. It acts as N layer and acts

as the emitter for the transistor. The Pregion auto as the base and the initial N layer auto as the collector.

e de

(1V) For the electronic component connection, again the photo: thousably se wage and three roundows on N'b & M 200 the exected. Then as mentioned above already, the for aluminium napow is deposited through the windows. Hence, the transfor Diftwison of 1 suchtous 11) Resistor ce mode-trustor > Wehanne Review braved & Resident A shallow diffusion of p-type of mederials through an Ni-channel is mede. The resulting channel is reverse biased so that there is small current flow thereby forming a resistor. The resistance designed hence depends on the Channel length its cooss sectional area and it's doping concentration winter Since the size of the De itself is small, we can't dough er high resistence value in the monner like this in such a case a transition in the 15 mode is constructed and the perstamce is measured on the bass of base current flows 18 12 april 11 6438 of lines our

Therefore,

Ne = (NeNh) 1/2 = 2 (271KT) 3/2 (m; * mh*) 3/4 e - Eg/2007 (**)

Hence, the result doesn't show the presence of Ex.

Evaluation of Fermi Energy Level (Ex) ingrand proposed to

The fermi energy is the elementration line that separates the filled and the unfilled energy states. The probability of the electron in it is 1/2.

To find the fermi energy, let us equate the eqn (*) end (* *). use get,

$$= \frac{e^{\frac{E_{e}-E_{g}}{KT}}}{e^{\frac{-E_{g}}{2KT}}} = \frac{me m_{e}^{*3/4}}{m_{e}^{*3/2}} (m_{h}^{*})^{3/4}$$

$$\Rightarrow e^{\frac{\epsilon}{2} \sqrt{kT}} = \left(\frac{m_h^*}{m_e^*}\right)^{3/4} e^{\frac{\epsilon_q}{2kT}}$$

Taking, loge(ln) on both sides $\frac{E_{P}}{KT} = \frac{3}{4} \ln \left(\frac{m_{h}^{*}}{m_{e}^{*}} \right) + \frac{E_{g}}{2KT}$

181 8 110 rational arms after

At
$$T=0K$$
, $E_F=E_g/_2$
At $T>0K$, and $m_h*=m_e*$ in intrinsic semiconductor, $E_F=\frac{E_g}{2}$. because $1n1=0$


At oxclinary temperature,

It is because ln x is a slowly narrying function.

Extrinsit Demiconductor 11 10 3 3000 miles Boll Vill

N-type semicondudos

Pontavalent atoms such as phosphosus is dopped. The surport extra fifth electron is lossely bound that require a little enough the required energy is found either by Bohr's hydrogen atom made by free electron model of quantum theory



re the necessary energy = eam = 13.6eV

0

84

T

0

8

h

ac

Oct

or

At absolute OK temp exature, the energy lavel occupsed by such cled to he obtained from the donors electrons atoms is the donor energy lever (FD). It is 10-19 or below the bottom of the concluction band.

Hence a slight sise of temperature above the Ox temperature is sufficient to raise these electrons to the conduction band and hence invocase the conductifity of the N-type semicon ductors.

P-type semiconduction.

Trivalent atoms such as aluminium is deped. There is laule of a Single election to form the four covalent bonds with the semilconductivitying materials. These shortage of electron acts as a Strong centre of attraction for the hole and is regarded as the hole.

The hole hence allepts the electron from the nearby semil-conducting enton and hence the trivalent extens are regarded as the acceptor atoms At absolute OK temperature the energy level occupied by such estoms (or electrons) is called the acceptor energy level, En.