Amiga A500_R6

Rev.1.37 (02.09.2012)



Jumpers and Stuff

	•		
REF	TYPE	DESCRIPTION	PAGE
JP1	BL0B	Keyboard Reset	7
JP2	BL0B	Memory Addr. C0 vs 08	2
JP3	BL0B	Expansion RAS Select	3
JP4	BL0B	NTSC/PAL Selection	2
JP5	BL0B	Genlock Clock Select	2
JP6	BL0B	7MHz Clock Option	7
JP7	BL0B	Expansion/Tick Option	3/6
JP8	BL0B	Light Pen Port Select	6
JP10	BL0B	RS232 Audio I/O Cutout	4
JP11	BL0B	TTL vs RS170 Comp Sync	5

Connectors

REF	TYPE	DESCRIPTION	PAGE
CN1	DDOD	Maura / Javati ak 1	 -
CN1	DB9P	Mouse/Joystick 1	2
CN2	DB9P	Mouse/Joystick 2	2
CN3	RCA-J	Right Audio Output	4
CN4	RCA-J	Left Audio Output	4
CN5	DB23S	External Floppy	7
CN6	DB25P	RS232 Serial Port	6
CN7	DB25S	Parallel Printer Port	6
CN8	SQ DIN	Power Supply Connector	8
CN9	DB23P	Video Output	5
CN10	RCA-J	Composite Video	<u>5</u>
CN11	DIL-34	Internal Floppy Signal	7
CN12	SIL-4	Internal Floppy Power	8
CN13	SIL-8	Keyboard Connector	6
			
P1	EDGE86	Expansion Connector	
CNX	RA-56H	Mem. Exp. Main-Board	3

Revision History

REV	DESCRIPTION	DATE	APRVL	MANAGER
	For older Revision 3/5 boards			
	see schematic 312511-01			
1	PCB Revision 6a/7 Production	04/27/89	GRR	

ECO Log

1	1	1
ECO NUMBER	DESCRIPTION	DATE
880283	Add E Clock Termination	03/03/89

Signal Glossary


SIGNAL	DESCRIPTION (AREA)	PAGES
28MHZ	28.63636 MHz Master Clock	2
7MHZ	7.15909 MHz Processor Clock	2,5
A[23:1]	Processor Address Bus (68000)	2,3.7
ACK	Data Acknowledge (Parallel Port)	6
AS	Address Strobe (68000)	2,7
AUDIN	Audio Input (RS232 Port)	4.6
AUDOUT	Audio Output (RS232 Jack)	4,6
BEER	Bus Error (68000)	2,7
BG	Bus Grant (68000)	2,7
BGACK	Bus Grant Acknowledge (68000)	2.7
BLISS	Blitter Slowdown (Chips)	2
BLIT	Chip Memory Access (Chips)	2.7
BR	Bus Request (68000)	2,7
BUSY	Device Busy (Parallel Port)	6
CASL/U	Column Address Strobe (DRAM)	2,3
CCK/CCK0	Color Clock / Quadrature (Chips)	2.4.7
CDAC	7.15909 MHz Quadrature Clock (Chips)	2,5,7
CHNG	Media Change (Floppy)	6.7
CLKRD/WR	Read-Time Clock Read / Write (RTC)	2.9
COMP	Monochrome Composite Video (Video)	5
CSYNC	Composite Sync (Video)	2.5
CTS	Clear to Send (RS232 Port)	6
D[15:0]	Processor Data Bus (68000)	2.3.6.7
DIR	Step Direction (Floppy)	6,7
DKRD	Disk Read Data (Floppy)	4,7
DKWD	Disk Write Data (Floppy)	4.7
DKWE	Disk Write Enable (Floppy)	4,7
DMAL	Chip DMA Request Line (Chips)	2.4
DRA[8:01	DRAM Address Bus (DRAM)	2.3
DRD[15:0]	DRAM Data Bus (DRAM)	2,3,4,5
DSR DSR	Data Set Ready (RS232 Port)	6
DTACK	Data Transfer Acknowledge (68000)	2.3.7
DTR	Data Terminal Ready (RS232 Port)	6
E	Peripheral Enable Clock (68000)	2.6.7
EXTICK	Expansion Present / RTC Tick	2,3
FC[2:0]	Function Code (68000)	2,7
FIRE0/1	Fire Button 0/1 (Joysticks)	2,5,6
HLT	Processor Halt (68000)	2,7
HSYNC	Horizontal Sync (Video)	2,5,6
INDEX	Index Pulse (Floppy)	6,7
INT[2,3,6]	Interrupt Request (Chips)	2.4.6.7
IORESET	I/O Reset	6.7
IPL[2:0]	Interrupt Priority Level (68000)	2,4,7
KBCL0CK	Keyboard Clock (Keyboard)	6
KBDATA	Keyboard Data (Keyboard)	6
KBRESET	Keyboard Reset (Keyboard)	6
LDS/UDS	Upper / Lower Data Strobes (68000)	2.7
LED	Power On LED / Audio Filter Disable	4.6
LEFT/RIGHT	Left Right Audio (Audio)	4,0
FFI I/I/I/I/III	ECIT NIGHT AUGIO (AUGIO)	

SIGNAL	DESCRIPTION (AREA)	PAGES
LPEN	Light Pen Trigger (Joysticks)	2,6
MTR	Motor On (Floppy)	4.6
MTR0	Motor On - Drive O (Floppy)	4,6,7
MOV/MOH	Mouse 0 Quadrature V/H (Joysticks)	5
M1V/M1H	Mouse 1 Quadrature V/H (Joysticks)	5
0VL	Overlay ROM over RAM	2.6
OVR	Override System Decoding	2,7
PIXELSW	Genlock Pixel Switch (Video)	5
POTOX/OY	Pot Lines 0 X/Y (Joysticks)	4,5
POT1X/1Y	Pot Lines 1 X/Y (Joysticks)	4.5
POUT	Paper Out (Parallel Port)	6
PPD[7:0]	Parallel Port Data (Parallel Port)	6
RAMEN	RAM Enable (Chips)	2
REGEN	Chip Register Enable (Chips)	2
RAS0/1	Row Address Strobe (DRAM)	2,3
RDY	Drive Ready (Floppy)	6,7
RESET	General Reset	6,7
RGA[8:1]	Register Address Bus (Chips)	2,4,5
R/G/B	Red / Green / Blue (Video)	5
RI	Ring Indicate (RS232 Port)	6
ROMEN	ROM Enable (ROM)	2,3
RTS	Request to Send (RS232 Port)	6
RST	Processor Reset (68000)	2,4,7
RXD	Receive Data (RS232 Port)	4,6
RW	Processor Read/Write (68000)	2,6,7
SEL	Select (Parallel Port)	6
SEL[3:0]	Drive Select (Floppy)	4,6,7
SIDE	Side Select (Floppy)	6,7
STEP	Step In/Out Command (Floppy)	6,7
TRK0	Track Zero Sense (Floppy)	6,7
TXD	Transmit Data (RS232 Port)	4,6
VMA	Valid Memory Address (68000)	2,6,7
VPA	Valid Peripheral Address (68000)	2,7
VSYNC	Vertical Sync (Video)	2,5,6
WE	Write Enable (DRAM)	2,3
WPR0T	Write Protect Sense (Floppy)	6,7
XCLK	External Genlock Clock (Video)	2,5
XCLKEN	External Clock Enable (Video)	2,5
XRDY	External Data Ready	2,5

Key Components


CHIP	DESCRIPTION	PAGE
68000	68000 Processor	2
8370	Fat Agnus - NTSC	2
8371	Fat Agnus - PAL	alt
8372	Agnus HR	alt
8364	Paula	4
8362	Denise	5
8373	Denise HR	alt
5719	Gary	2,4
asst	ROM 128Kx16, 200 nS	3
8520	Amiga VIA, 1 MHz	6
LF347	BiMOS Op-Amp	4
TL084	BiMOS Op-Amp	alt
1488	EIA Line Driver	4
1489	EIA Line Receiver	4
NE555	Timer	7
asst	DRAM 1Mx1, 150 nS	3
asst	DRAM 1Mx1, 150 nS	9
0SC	TTL 28.63636 MHz NTSC	2
0SC	TTL 28.37512 MHz PAL	alt
asst	Video Hybrid	5
	-	
	68000 8370 8371 8371 8372 8364 8362 8373 5719 asst 8520 LF347 TL084 1488 1489 NE555 asst asst oSC	68000 68000 Processor 8370 Fat Agnus - NTSC 8371 Fat Agnus - PAL 8372 Agnus HR 8364 Paula 8362 Denise 8373 Denise HR 5719 Gary asst ROM 128Kx16, 200 nS 8520 Amiga VIA, 1 MHz LF347 BiMOS Op-Amp TL084 BiMOS Op-Amp 1488 EIA Line Driver 1489 EIA Line Driver 1489 EIA Line Receiver NE555 Timer asst DRAM 1Mx1, 150 nS asst DRAM 1Mx1, 150 nS OSC TTL 28.37512 MHz PAL


ATTEMPT TO FORCE NODE NUMBERS VIA SEQUENCE





A PAGE FOR SHARON AND VONNIE TO USE


	G. Robb		DATE Commodore		e			
	CHKD: ENGR: GRR 09/09/88 APPR:			Schematic A500 R6a/7 C/A500 Main Board				
	USED ON	NEXT	ASSY	"Rock Lobster"				
	C/A500	31	2006	C	312	2007	7	$\overset{REV}{1}$
				SCAL	E	SHEET	1 OF	8
PATH: /USER/B52_LIB/ROCK_LOBSTER_REV6.X_SHEET1								

















POWER INPUT



NOTE: HEAVY LINES INDICATE A SINGLE POINT CONNECTION




FLOPPY POWER





Note: Some drives are +5 only...

SPARES



GROUNDED HOLES, &c.





A500 Rev 6a/7 PCB

