Amiga A1200_R2

Rev.1.38 (06.09.2012)



Jumpers and Stuff

REF	TYPE	DESCRIPTION	PAGE
R246	SMT	NTSC Color Burst	4
R202	SMT	PAL Color Burst	4
R625	SMT	Keyboard MPU Clock	9
R624	SMT	Keyboard/System Reset	9
		-	

Connectors

REF	TYPE	DESCRIPTION	PAGE
CN1	DB9P	Mouse/Joystick 1	5
CN2	DB9P	Mouse/Joystick 2	5
CN3	RCA-J	Right Audio Output	5
CN4	RCA-J	Left Audio Output	5
CN5	DB23S	External Floppy	8
CN6	DB25P	RS232 Serial Port	7
CN7	DB25S	Parallel Printer Port	7
CN8	SQ DIN	Power Supply Connector	13
CN9	DB23P	Video Output	6
CN10	RCA-J	Composite Video	4
CN11	DIL-34	Internal Floppy Signal	8
CN12	SIL-4	Internal Floppy Power	8
CN13	MEM-30	Keyboard Membrane	9
CN14	SIL-4	Internal Floppy Power	8
CN13	MEM - 30	Keyboard Membrane	9
CN14	SIL-4	Keyboard Status LED's	9
CN15	PCMCIA	PC"Memory Card"	11
		•	
P9	EDGE-80	Memory Bus Expansion	12

Revision History

REV	DESCRIPTION	DATE	APRVL	MANAGER
0	Engineering Prototype	03/13/92	GRR	
1	Advance Engineering Release	06/29/92	GRR	
Α	Production Release			

Signal Glossary

SIGNAL	DESCRIPTION (AREA)	PAGES
28MHZ	28.63636 MHz Master Clock	
	7.15909 MHz Processor Clock	
7MHZ A[23:1]	Processor Address Bus (68000)	
ACK	Data Acknowledge (Parallel Port)	
AS	Address Strobe (68000)	
AUDIN	Audio Input (RS232 Port)	
AUDOUT	Audio Output (RS232 Jack)	
BEER	Bus Error (68000)	
BG	Bus Grant (68000)	
BGACK	Bus Grant Acknowledge (68000)	
BLISS	Blitter Slowdown (Chips)	
BLIT	Chip Memory Access (Chips)	
BR	Bus Request (68000)	
BUSY	Device Busy (Parallel Port)	
CASL/U	Column Address Strobe (DRAM)	
CCK/CCK0	Color Clock / Ouadrature (Chips)	
CDAC	7.15909 MHz Quadrature Clock (Chips)	
CHNG	Media Change (Floppy)	
CLKRD/WR	Read-Time Clock Read / Write (RTC)	
COMP	Monochrome Composite Video (Video)	
CSYNC	Composite Sync (Video)	
CTS	Clear to Send (RS232 Port)	
D[15:0]	Processor Data Bus (68000)	
DIR	Step Direction (Floppy)	
DKRD	Disk Read Data (Floppy)	
DKWD	Disk Write Data (Floppy)	
DKWE	Disk Write Enable (Floppy)	
DMAL	Chip DMA Request Line (Chips)	
DRA[8:0]	DRAM Address Bus (DRAM)	
DRD[15:0]	DRAM Data Bus (DRAM)	
DSR	Data Set Ready (RS232 Port)	
DTACK	Data Transfer Acknowledge (68000)	
DTR	Data Terminal Ready (RS232 Port)	
E	Peripheral Enable Clock (68000)	
EXTICK	Expansion Present / RTC Tick	
FC[2:0]	Function Code (68000)	
FIRE0/1	Fire Button 0/1 (Joysticks)	
HLT	Processor Halt (68000)	
HSYNC	Horizontal Sync (Video)	
INDEX	Index Pulse (Floppy)	
INT[2,3,6]	Interrupt Request (Chips)	
IORESET	I/O Reset	
IPL[2:0]	Interrupt Priority Level (68000)	
KBCL0CK	Keyboard Clock (Keyboard)	
KBDATA	Keyboard Data (Keyboard)	
KBRESET	Keyboard Reset (Keyboard)	
LDS/UDS	Upper / Lower Data Strobes (68000)	
LED	Power On LED / Audio Filter Disable	
LEFT/RIGHT	Left Right Audio (Audio)	


SIGNAL	DESCRIPTION (AREA)	PAGES
LPEN	Light Pen Trigger (Joysticks)	
MTR	Motor On (Floppy)	
MTR0	Motor On - Drive 0 (Floppy)	
MOV/MOH	Mouse 0 Quadrature V/H (Joysticks)	
M1V/M1H	Mouse 1 Quadrature V/H (Joysticks)	
OVL	Overlay ROM over RAM	
OVR	Override System Decoding	
PIXELSW	Genlock Pixel Switch (Video)	
POTOX/OY	Pot Lines 0 X/Y (Joysticks)	
POT1X/1Y	Pot Lines 1 X/Y (Joysticks)	
POUT	Paper Out (Parallel Port)	
PPD[7:01	Parallel Port Data (Parallel Port)	
RAMEN	RAM Enable (Chips)	
REGEN	Chip Register Enable (Chips)	
RAS0/1	Row Address Strobe (DRAM)	
RDY	Drive Ready (Floppy)	
RESET	General Reset	
	Register Address Bus (Chips)	
RGA[8:1]		
R/G/B RT	Red / Green / Blue (Video)	
	Ring Indicate (RS232 Port)	
ROMEN	ROM Enable (ROM)	
RTS	Request to Send (RS232 Port)	
RST	Processor Reset (68000)	
RXD	Receive Data (RS232 Port)	
RW	Processor Read/Write (68000)	
SEL	Select (Parallel Port)	
SEL[3:0]	Drive Select (Floppy)	
SIDE	Side Select (Floppy)	
STEP	Step In/Out Command (Floppy)	
TRK0	Track Zero Sense (Floppy)	
TXD	Transmit Data (RS232 Port)	
VMA	Valid Memory Address (68000)	
VPA	Valid Peripheral Address (68000)	
VSYNC	Vertical Sync (Video)	
WE	Write Enable (DRAM)	
WPR0T	Write Protect Sense (Floppy)	
XCLK	External Genlock Clock (Video)	
XCLKEN	External Clock Enable (Video)	
XRDY	External Data Ready	
	-	
	** Credit Card and IDE Stuff? **	
	Clear card and The Stall!	
	 	


Key Components


REF	CHIP	DESCRIPTION	PAGE
U1	68EC020	68EC020 uP/16MHz	2
U2	8374	Alice (AA Agnus)	2
U3	8364	Paula	5
U4	4203	Lisa (AA Denise)	4
U5	f0022x	AA Gayle (CBM ASIC)	2,8,11
U6A-B	asst	ROM 512K×16, 150 nS	10
U7-8	8520	Amiga VIA, 1 MHz	7
U10-11	28F400	4Mbit FLASH Memory	10
U12	CXA1145	Sony Video Encoder	4
U13	6570-36	Amiga Keyboard MPU	9
U14	NE555	Reset Timer	9
U15	LF347	BiMOS Op-Amp	5
	TL084	BiCMOS Op-Amp	alt
U16-17	Asst	DRAM 512Kx8, 80nS	3
U18-19	Asst	DRAM 512Kx8, optional	3
U20	391???	Bridgette (NCR ASIC)	2
U28	1488	EIA Line Driver	7
U29	1489	EIA Line Receiver	7
U30	BT101	Triple 8-bit Video DAC	4
		TTI 20 C2C2C MIL NTCC	
X1	OSC	TTL 28.63636 MHz NTSC	2
V/453	OSC	TTL 28.37512 MHz PAL	alt
Y451	XTAL	4.433619MHz PAL Burst	4
Y621	XTAL	3MHz Ceramic Resonator	9
X2	UD3626	PAL Video Modulator	4
	VA3424	NTSC Video Modulator	4
	1		+-


© 1992 Commodore Business Machines
Information contained herein is the unpublished,
confidential and trade sector property of
Commodore Business Machines, Inc. Any use,
without the prior written permission of
Commodore is strictly prohibited.

Commodore is strictly prohibited.












GENERAL DECOUPLING




VIDEO DECOUPLING


AUDIO DECOUPLING









Note: Common Ground near Jacks







FLOPPY LOGIC




INTERNAL FLOPPY





FLOPPY POWER







A1200 Rev 2 PCB












OPTIONAL FLASH MEMORY

16 AND 32-BIT SOCKETS MAY OVERLAP!








OPTIONAL REAL-TIME CLOCK/CALENDAR

BUGGERY

SHORT PCB TRIX


C.A.D. Generated


A1200 Rev 2 PCB





IDE DRIVE

MEMORY EXPANSION










	REVISIONS			
REV	DESCRIPTION	DATE	APRVL	MANAGER
1	ADVANCE ENGINEERING RELEASE			



A1200 LED PCB ASSEMBLY REV1

C.A.D. Generated
No manual changes may be made to this document

DESIGN BY: DATE B. FENIMORE 7/21/92 COMMODORE

DRAW: BAF 7/21/92 SCHEMATIC A1200 LED ASSY

NEXT ASSY A1200 364963 SIZE A 364966 1

PATH: /user/fenimore/AA600/led assy sheet1

SHINE ON, SHINE ON

Rev.1.38 (06.09.2012)