## ARM assembly language reference card

```
copy argument (S = \text{set flags}) Bcd
                                                                                                     branch to imm_{12} words away
MOVcdS
                                                                             imm<sub>12</sub>
           reg, arg
MVNcdS
                              copy bitwise NOT of argumentBLcd
                                                                                                     copy PC to LR, then branch
           reg, arg
                                                                             imm<sub>12</sub>
                              bitwise AND
ANDcdS
                                                                BXcd
                                                                                                     copy reg to PC
           reg, reg, arg
                                                                             reg
ORRCdS
                              bitwise OR
                                                                                                     software interrupt
           reg, reg, arg
                                                                SWICE
                                                                             imm_{24}
                                                                                                     loads word/byte from memory
                              bitwise exclusive-OR
EORcdS
                                                               LDRcdB
           reg, reg, arg
                                                                             reg, mem
BICcdS
                              bitwise reg<sub>a</sub> AND (NOT arg<sub>b</sub>) STRcdB
                                                                                                     stores word/byte to memory
           reg, reg_a, arg_b
                                                                             reg, mem
                                                                                                     loads into multiple registers
ADDcdS
                              add
                                                               LDMcdum
           reg, reg, arg
                                                                             reg!, mreg
SUBcdS
                              subtract
                                                               STMcdum reg!, mreg
                                                                                                     stores multiple registers
           reg, reg, arg
RSBcdS
           reg, reg, arg
                              subtract reversed arguments
                                                               SWPcdB
                                                                                                     copies reg_m to memory at reg_n,
                                                                             reg_d, reg_m, [reg_n]
ADCcdS
                              add with carry flag
           reg, reg, arg
                                                                     LSLcd reg, reg, #imm5
                                                                                                                           reg_n to reg_d
                              subtract with carry flag
SBCcdS
                                                                     LSRcd reg, reg, #imm5
           reg, reg, arg
                                                                     ASRcd reg, reg, #imm5
                              reverse subtract with carry flag
RSCcdS
           reg, reg, arg
                                                                     RORcd reg, reg, #imm5
                              update flags based on subtraction
CMPcd
           reg, arg
                                                                     RRXcd reg, reg, #imm5
                              update flags based on addition
CMNcd
           reg, arg
                              update flags based on bitwise AND
TSTcd
           reg, arg
TEQcd
                              update flags based on bitwise exclusive-OR
           reg, arg
                                        multiply reg_a and reg_b, places lower 32 bits into reg_d
MULcdS
               regd, rega, regb
                                       places lower 32 bits of reg_a \cdot reg_b + reg_c into reg_d
MLAcdS
               reg_d, reg_a, reg_b, reg_c
UMULLcdS reg_{\ell}, reg_{u}, reg_{a}, reg_{b}
                                        multiply reg_a and reg_b, place 64-bit unsigned result into \{reg_u, reg_\ell\}
\texttt{UMLAL} cdS \quad \textit{reg}_{\ell}, \textit{reg}_{u}, \textit{reg}_{a}, \textit{reg}_{b}
                                        place unsigned reg_a \cdot reg_b + \{reg_u, reg_\ell\} into \{reg_u, reg_\ell\}
                                        multiply reg_a and reg_b, place 64-bit signed result into \{reg_u, reg_\ell\}
SMULLcds
             reg_{\ell}, reg_{u}, reg_{a}, reg_{b}
SMLALcdS
                                        place signed reg_a \cdot reg_b + \{reg_u, reg_\ell\} into \{reg_u, reg_\ell\}
               reg_{\ell}, reg_{u}, reg_{a}, reg_{b}
```

reg: register		arg: right-hand argument	
R0 to R15	register according to number	#imm <sub>8*</sub> in	mediate (rotated into 8 bits)
SP 1	register 13	reg re	gister
LR 1	register 14	reg, shift re	gister shifted by distance
PC 1	register 15		ddu
unu madata m	ada	mem: memor	<b>1</b> 0.
um: update mode		[reg, $\pm imm$	·
	nt, starting from reg	$[reg, \pm reg]$	reg offset by variable bytes
	nt, starting from $reg + 4$	$[reg_a, \pm reg_b]$	
	ent, starting from reg	[reg, $\#\pm imm$ ]	가지가 (취임 PRV 기 기 기 기 기 기 기 기 기 기 기 기 기 기 기 기 기 기 기
DB decreme	ent, starting from $reg - 4$	[reg, $\pm reg$ ]	시에 를 하고 있다고 있다면 모든 경험에 하는 전시에 있다면 되었다. 그렇게 하는 것은 사람들은 모든 사람들이 되었다면 되었다면 되었다면 되었다.
cd: condition code		[reg, $\pm$ reg, s	n · · · · · · · · · · · · · · · · · · ·
AL or omitted		$[reg]$ , $\#\pm im$	
EQ	equal (zero)	$[reg]$ , $\pm reg$	access address reg, then update reg by variable
NE	nonequal (nonzero)	$[reg]$ , $\pm reg$ ,	15-40 <b>~</b> 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10
CS	carry set (same as HS)		† shift distance must be by constant
CC	carry clear (same as LO)	shift: shift register value	
MI	minus	LSL #imm5	shift left 0 to 31
PL	positive or zero	LSR #imm5	logical shift right 1 to 32
VS	overflow set	ASR #imm5	arithmetic shift right 1 to 32
VC	overflow clear	ROR #imms	rotate right 1 to 31
HS	unsigned higher or same	RRX	rotate carry bit into top bit
LO	unsigned lower	LSL reg	shift left by register
HI	unsigned higher	LSR reg	logical shift right by register
LS	unsigned lower or same	ASR reg	arithmetic shift right by register
GE	signed greater than or equal	ROR reg	rotate right by register
LT	signed less than	NOIC / Eg	Totale right by register
GT	signed greater than		
LE	signed less than or equal		
LE	signed less than of equal		