

## ARM assembly language reference card

|          |   |   |         |   |   |
|----------|---|---|---------|---|---|
| MOVcdS   | reg, arg  | copy argument (S = set flags)   | Bcd     | imm <sub>12</sub>   | branch to imm <sub>12</sub> words away                  |
| MVNcdS   | reg, arg  | copy bitwise NOT of argument  | BLcd    | imm <sub>12</sub>   | copy PC to LR, then branch                              |
| ANDcdS   | reg, reg, arg   | bitwise AND   | BXcd    | reg   | copy reg to PC  |
| ORRcdS   | reg, reg, arg   | bitwise OR  | SWIcd   | imm <sub>24</sub>   | software interrupt                                      |
| EORcdS   | reg, reg, arg   | bitwise exclusive-OR  | LDRcdB  | reg, mem  | loads word/byte from memory                             |
| BICcdS   | reg, reg <sub>a</sub> , arg <sub>b</sub>                                  | bitwise reg <sub>a</sub> AND (NOT arg <sub>b</sub> )  | STRcdB  | reg, mem  | stores word/byte to memory                              |
| ADDcdS   | reg, reg, arg   | add   | LDMcdum | reg!, mreg  | loads into multiple registers                           |
| SUBcdS   | reg, reg, arg   | subtract  | STMcdum | reg!, mreg  | stores multiple registers                               |
| RSBcdS   | reg, reg, arg   | subtract reversed arguments   | SWPcdB  | reg <sub>d</sub> , reg <sub>m</sub> , [reg <sub>n</sub> ] | copies reg <sub>m</sub> to memory at reg <sub>n</sub> , |
| ADCcdS   | reg, reg, arg   | add with carry flag   | LSLcd   | reg, reg, #imm5   | ; reg <sub>n</sub> to reg <sub>d</sub>                  |
| SBCcdS   | reg, reg, arg   | subtract with carry flag  | LSRcd   | reg, reg, #imm5   |   |
| RSCcdS   | reg, reg, arg   | reverse subtract with carry flag  | ASRcd   | reg, reg, #imm5   |   |
| CMPcd    | reg, arg  | update flags based on subtraction   | RORcd   | reg, reg, #imm5   |   |
| CMNcd    | reg, arg  | update flags based on addition  | RRXcd   | reg, reg, #imm5   |   |
| TSTcd    | reg, arg  | update flags based on bitwise AND   |         |   |   |
| TEQcd    | reg, arg  | update flags based on bitwise exclusive-OR  |         |   |   |
| MULcdS   | reg <sub>d</sub> , reg <sub>a</sub> , reg <sub>b</sub>                    | multiply reg <sub>a</sub> and reg <sub>b</sub> , places lower 32 bits into reg <sub>d</sub>   |         |   |   |
| MLAcS    | reg <sub>d</sub> , reg <sub>a</sub> , reg <sub>b</sub> , reg <sub>c</sub> | places lower 32 bits of reg <sub>a</sub> · reg <sub>b</sub> + reg <sub>c</sub> into reg <sub>d</sub>                                    |         |   |   |
| UMULLcdS | reg <sub>l</sub> , reg <sub>u</sub> , reg <sub>a</sub> , reg <sub>b</sub> | multiply reg <sub>a</sub> and reg <sub>b</sub> , place 64-bit unsigned result into {reg <sub>u</sub> , reg <sub>l</sub> }               |         |   |   |
| UMLALcdS | reg <sub>l</sub> , reg <sub>u</sub> , reg <sub>a</sub> , reg <sub>b</sub> | place unsigned reg <sub>a</sub> · reg <sub>b</sub> + {reg <sub>u</sub> , reg <sub>l</sub> } into {reg <sub>u</sub> , reg <sub>l</sub> } |         |   |   |
| SMULLcdS | reg <sub>l</sub> , reg <sub>u</sub> , reg <sub>a</sub> , reg <sub>b</sub> | multiply reg <sub>a</sub> and reg <sub>b</sub> , place 64-bit signed result into {reg <sub>u</sub> , reg <sub>l</sub> }                 |         |   |   |
| SMLALcdS | reg <sub>l</sub> , reg <sub>u</sub> , reg <sub>a</sub> , reg <sub>b</sub> | place signed reg <sub>a</sub> · reg <sub>b</sub> + {reg <sub>u</sub> , reg <sub>l</sub> } into {reg <sub>u</sub> , reg <sub>l</sub> }   |         |   |   |

|                            |   |
|----------------------------|---|
| <i>reg</i> : register      |   |
| R0 to R15                  | register according to number            |
| SP                         | register 13                             |
| LR                         | register 14                             |
| PC                         | register 15                             |
| <i>um</i> : update mode    |   |
| IA                         | increment, starting from <i>reg</i>     |
| IB                         | increment, starting from <i>reg</i> + 4 |
| DA                         | decrement, starting from <i>reg</i>     |
| DB                         | decrement, starting from <i>reg</i> - 4 |
| <i>cd</i> : condition code |   |
| AL or omitted              | always                                  |
| EQ                         | equal (zero)                            |
| NE                         | nonequal (nonzero)                      |
| CS                         | carry set (same as HS)                  |
| CC                         | carry clear (same as LO)                |
| MI                         | minus                                   |
| PL                         | positive or zero                        |
| VS                         | overflow set                            |
| VC                         | overflow clear                          |
| HS                         | unsigned higher or same                 |
| LO                         | unsigned lower                          |
| HI                         | unsigned higher                         |
| LS                         | unsigned lower or same                  |
| GE                         | signed greater than or equal            |
| LT                         | signed less than                        |
| GT                         | signed greater than                     |
| LE                         | signed less than or equal               |

|  |   |
|--|---|
| <i>arg</i> : right-hand argument   |   |
| # <i>imm</i> <sub>8</sub> *  | immediate (rotated into 8 bits)   |
| <i>reg</i>   | register  |
| <i>reg</i> , <i>shift</i>  | register shifted by distance  |
| <i>mem</i> : memory address  |   |
| [ <i>reg</i> , #± <i>imm</i> <sub>12</sub> ]   | <i>reg</i> offset by constant   |
| [ <i>reg</i> , ± <i>reg</i> ]  | <i>reg</i> offset by variable bytes   |
| [ <i>reg</i> <sub><i>a</i></sub> , ± <i>reg</i> <sub><i>b</i></sub> , <i>shift</i> ] | <i>reg</i> <sub><i>a</i></sub> offset by shifted variable <i>reg</i> <sub><i>b</i></sub> <sup>†</sup> |
| [ <i>reg</i> , #± <i>imm</i> <sub>12</sub> ] !                                       | update <i>reg</i> by constant, then access memory   |
| [ <i>reg</i> , ± <i>reg</i> ] !  | update <i>reg</i> by variable bytes, access memory  |
| [ <i>reg</i> , ± <i>reg</i> , <i>shift</i> ] !                                       | update <i>reg</i> by shifted variable <sup>†</sup> , access memory                                    |
| [ <i>reg</i> ] , #± <i>imm</i> <sub>12</sub>   | access address <i>reg</i> , then update <i>reg</i> by offset  |
| [ <i>reg</i> ] , ± <i>reg</i>  | access address <i>reg</i> , then update <i>reg</i> by variable  |
| [ <i>reg</i> ] , ± <i>reg</i> , <i>shift</i>   | access address <i>reg</i> , update <i>reg</i> by shifted variable <sup>†</sup>                        |
| <sup>†</sup> shift distance must be by constant                                      |   |

|                                     |                                    |
|-------------------------------------|------------------------------------|
| <i>shift</i> : shift register value |                                    |
| LSL # <i>imm</i> <sub>5</sub>       | shift left 0 to 31                 |
| LSR # <i>imm</i> <sub>5</sub>       | logical shift right 1 to 32        |
| ASR # <i>imm</i> <sub>5</sub>       | arithmetic shift right 1 to 32     |
| ROR # <i>imm</i> <sub>5</sub>       | rotate right 1 to 31               |
| RRX                                 | rotate carry bit into top bit      |
| LSL <i>reg</i>                      | shift left by register             |
| LSR <i>reg</i>                      | logical shift right by register    |
| ASR <i>reg</i>                      | arithmetic shift right by register |
| ROR <i>reg</i>                      | rotate right by register           |