



Power: flows left to right. Supplies above, returns below. PROTOTYPE / UNVALIDATED.

01 Pack input / reverse protection / shunt




Q01 master stage provides BAT_IN, no charger on this PCB.


02 Kelvin current sense



05 External converter input distribution




08 Voltage monitor / motion connector




Divider ratio 27 / 121. Current_ADC comes from block 02.

03 Wheel 9 V conditioning




External back return, touch, brake energy and thermal performance: NOT_TESTED.

04 Head 6 V conditioning




External back return, touch, brake energy and thermal performance: NOT_TESTED.

06 Wheel rail / brake and overvoltage




Two comparators share one J4000B. External dump resistor needs power qualification.

07 Head rail / brake and overvoltage




Two comparators share one J4000B. External dump resistor needs power qualification.

09 Charge insertion / VBUS sense




Sense and interlock only: vs CC / PS / PS / CC-CH charger implementation.

10 Supply boundaries / board mounting




80 + 45 mm PCBs populated assembly and thermal performance are not qualified.

11 Motion 5 V / independent fused buck




Prototype: verify stability, temperature, cable drop and concurrent load, for PCB placement frozen.

12 Interaction 5 V / independent fused buck



Prototype: verify stability, temperature, cable drop and concurrent load, for PCB placement frozen.

13 Physical master power / low-current rear switch



OFF opens Q05 and the separate motion latch loop. An automatic ARM, latching Q1 retains reverse-polarity protection.

Q05 50-B: peak loss / inrush SSM / OF leakage / thermal: NOT_TESTED.

Rear switch only sinks gate current. Do not connect a motor here.

Q01 second gate connects motion J6, LOOK_A3 to CLK_A.

PROTOTYPE / NOT TESTED - circuit and pin assignments retained.

Sheet: /
Title: MORI / Power / P5 - FUNCTIONAL SCHEMATIC
Date: 2024-09-23
Rev: V6.2-H6.2-P5