



Power: flows left to right. Supplies above, returns below. PROTOTYPE / UNVALIDATED.

01 Pack input / reverse protection / shunt




Q01 master stage provides BAT_IN, no charger on this PCB.


02 Kelvin current sense



05 External converter input distribution




08 Voltage monitor / motion connector




Divider ratio 27 / 121. Current_ADC comes from block 02.

03 Wheel 9 V conditioning




External back return, touch, brake energy and thermal performance: NOT TESTED.

04 Head 6 V conditioning




External back return, touch, brake energy and thermal performance: NOT TESTED.

06 Wheel rail / brake and overvoltage




Two comparators share one J4000B. External dump resistor needs prior qualification.

07 Head rail / brake and overvoltage




Two comparators share one J4000B. External dump resistor needs prior qualification.

09 Charge insertion / VBUS sense




Sense and interlock only: vs CC / PS / CS / CS-Charger implementation.

10 Supply boundaries / board mounting



80 x 55 mm PCBs populated assembly and thermal performance are not qualified.


11 Motion 5 V / independent fused buck



80 x 55 mm PCBs populated assembly and thermal performance are not qualified.

Prototype: verify stability, temperature, cable drop and concurrent load, for PCB placement frozen.


12 Interaction 5 V / independent fused buck



80 x 55 mm PCBs populated assembly and thermal performance are not qualified.

Prototype: verify stability, temperature, cable drop and concurrent load, for PCB placement frozen.

13 Physical master power / low-current rear switch



Q01 opens Q05 and the separate motion latch loop. An automatic A08. Enabling Q1 retains reverse-polarity protection.

Q00 50- μ s peak loss / inrush S08 / Q1 leakage / thermal: NOT TESTED.

Rear switch only sinks gate current. Do not connect a motor here.

Q04 second gate connects motion J01, L00K_X03 to CLK_X04.

PROTOTYPE / NOT TESTED - circuit and pin assignments retained.

Sheet: /
Title: MORI / POWER / PS - FUNCTIONAL SCHEMATIC
Date: 2024-09-23
Rev: V0.2-H03-P4