## 1. Project Summary (2%)

In this project, I reviewed what we learnt about sequential circuits and learnt a lot of new things about verilog language. For instance, the difference between blocking(=) and nonblocking(<=) assignments; usage of wire and reg; always statement and case construct and so on. During implementation, I didn't pay much attention to the repeated states so it reported error. Next time I should be more careful about such details.

## 2. Module Description (12%)

Step 1: 2 input variables and 3 output variables are declared in this module.

```
module missionary_cannibal(clk, reset, missionary_next, cannibal_next, finish);
    input clk;
    input reset;
    output reg [1:0] missionary_next;
    output reg [1:0] cannibal_next;
    output reg finish;
```

Step2: Based on the description, we could get the complete table describing the current state, next state and finish sign as follows. According to this table, 10 different states could be declared. (Since s4 (=4'b1100) has the same value as s2 and s11(=4'b0010) has the same value as s8, I only defined s2 and s8 once and used the direction signal to decide which was the next state.)

Clock(step)	<b>Current State</b>	Direction	Next State	Finish	
1	1111	1	1101	0	parameter s
2	1101	0	1110	0	-
3	1110	1	1100	0	sl = 4'bl10
4	1100	0	1101	0	s2 = 4'b1110
5	1101	1	0101	0	s3 = 4'b110
6	0101	0	1010	0	s5 = 4'b010
7	1010	1	0010	0	s6 = 4'b1010
8	0010	0	0011	0	s7 = 4'b0010
9	0011	1	0001	0	
10	0001	0	0010	0	s8 = 4'b001.
11	0010	1	0000	1	s9 = 4'b000
12	0000	0	1111	0	sl1 = 4'b000

Step 3: Internal registers are designed as follows.

If reset is 1, current state is set to be the intial state(s0) and direction will be changed to initial state. If reset is not 1, current state will shifted to be the next state and direction will be inverted.

(According to the specification provided, I used D flip-flop with asychronous reset, so the transfers of input into output is synchronized by the positive-edge transition of clk or the reset.)

Step 4: Then I had to decide what the next state is and the output of next state. Here I used two case constructs.


For each current\_state, it will change the next\_state accordingly. For each next\_state, it will give a value for the 3 outputs: missionary\_next, cannibal\_next and finish.

s4 and s10 should be omitted here because the case struct cannot differentiate next states having the same value. Instead, I use direction sign to differentiate them and decide what's the next state.

Default cases are set to be the initial state.

```
always @( * )
begin
          case (current state)
                   s0: begin next state = s1; end
                   s1: begin if (direction) next state = s2; else next state = s5; end
                   s2: begin next state = s3; end
                   s3: begin next state = s1; end
                   s5: begin next_state = s6; end
                   s6: begin next state = s7; end
                   s7: begin if (direction) next state = s8; else next state = s11; end
                   s8: begin next state = s9; end
                   s9: begin next state = s7; end
                   sll: begin next state = s0; end
                   default : begin next state = s0; end
          endcase
end
always @(posedge clk or posedge reset)
begin
       if(reset) begin
               missionary next <= 2'bl1;
               cannibal next <= 2'b01;
               finish <= 0:
       else begin
               case (next state)
                      s0: begin missionary next <= 2'bll; cannibal next <= 2'bll; finish <= 0; end
                      sl: begin missionary next <= 2'bl1; cannibal next <= 2'b01; finish <= 0; end
                      s2: begin missionary_next <= 2'bll; cannibal_next <= 2'bl0; finish <= 0; end
                      s3: begin missionary_next <= 2'b11; cannibal_next <= 2'b00; finish <= 0; end
                      s5: begin missionary_next <= 2'b01; cannibal_next <= 2'b01; finish <= 0; end
                      s6: begin missionary next <= 2'bl0; cannibal next <= 2'bl0; finish <= 0; end
                      s7: begin missionary next <= 2'b00; cannibal next <= 2'b10; finish <= 0; end
                      s8: begin missionary_next <= 2'b00; cannibal_next <= 2'b11; finish <= 0; end
                      s9: begin missionary next <= 2'b00; cannibal next <= 2'b01; finish <= 0; end
                      sll: begin missionary_next <= 2'b00; cannibal_next <= 2'b00; finish <= 1; end
                      default : begin missionary_next <= 2'bll; cannibal_next <= 2'bll; finish <= 0; end</pre>
               endcase
       end
end
```

## 3. Simulation screenshot (6%)



(Script: quit -sim

vsim -gui work.missionary\_cannibal

add wave -position insertpoint sim:/missionary\_cannibal/\*

force -deposit clk 0 0ns, 1 1ns -repeat 2ns force reset 1 0ns, 0 2ns

run 100ns)