

# Effect of Curie Temperature on Ferroelectric Tunnel FET and Its RF/Analog Performance

Basab Das<sup>®</sup>, Member, IEEE, and Brinda Bhowmick<sup>®</sup>, Member, IEEE

Abstract—In this article, a numerical simulation study for the ferroelectric gate oxide tunnel field-effect transistor (Ferro-TFET) has been presented. The performance of the device is analyzed following Landau's theory and its behavior in the temperature range of 200-300 K. A minimum subthreshold swing and maximum transconductance is obtained around the Curie temperature ( $T_C$ ) of 580  $\pm$ 10 K for the simulated device. The simulation result is supported by the simple analytical model. The temperature sensitivity analysis is studied on different analog and RF figure of merits for Ferro-TFET. In this study, the Ferro-TFET shows the remarkable result in reducing the detrimental effect of mobility degradation at high gate voltage and performance degradation at high temperatures as compared to conventional TFETs and MOSFET. Therefore, at Curie temperature, the operation of the Ferro-TFET shows the remarkable results for analog and RF applications.

Index Terms—Ferroelectric gate oxide tunnel field-effect transistor (Ferro-TFET), memory window, negative capacitance, temperature.

## I. INTRODUCTION

HE thrust of putting an end to the age-old long issue of high subthreshold swing (SS) lead us to explore many new devices. ITRS'2015 [1] mentioned FET as one of the promising devices for reduced SS. In general, SS depends on two factors, charge transport mechanism and total capacitance from silicon body to gate oxide capacitances (body factor). Researchers have presented various works on reaching SS below the Boltzmann limit of 60 mV/dec, addressing the charge transport mechanism by introducing the band-to-band tunneling (BTBT) as dominant current conduction mechanism [2]–[9]. The introduction of negative capacitance paved the way for lowering the body factor. Ferroelectric oxides in series with conventional oxides result in internal voltage amplification proportional to the charge in the ferroelectric oxide, thereby we get an increase of the drain current resulting in lowering of SS [10]-[19]. Therefore, if we combine the effect of both BTBT and ferroelectric oxide, we can get

Manuscript received July 31, 2020; accepted October 19, 2020. Date of publication October 26, 2020; date of current version March 26, 2021. (Corresponding author: Basab Das.)

Basab Das is with the Electronics and Communication Engineering Department, Girijananda Chowdhury Institute of Management and Technology, Guwahati 781017, India (e-mail: basab.ecens@gmail.com).

Brinda Bhowmick is with the Electronics and Communication Engineering Department, NIT Silchar, Silchar 788010, India (e-mail: brindabhowmick@gmail.com).

Digital Object Identifier 10.1109/TUFFC.2020.3033761

remarkable results for the lowering of SS. Lattanzio *et al.* [12] first proposed the ferroelectric gate oxide tunnel field-effect transistor (Ferro-TFET), observed SS of about 880 mV/dec using the principles of P(VDE-TrFE), and thus widely investigated over the years [20]–[29].

In nanoscale geometries, the investigation of temperature effect becomes a crucial factor in determining the reliability of the device. Also, Landau–Ginzburg (LG) theory shows that temperature plays a key role in understanding the behavior of ferroelectric transistors, as ferroelectric changes its properties from ferroelectric to paraelectric at Curie temperature ( $T_C$ ) [30], [31]. In our work, we explored for the first time in detail the effect of temperature on characteristics of Ferro-TFET. We studied the effect of temperature on the threshold, memory window, OFF-current, transconductance, SS, and RF parameters. Ferro-TFET shows unique characteristics behavior with temperature, where the performance of the device degrades when devices are subjected to phase transition from ferroelectric to paraelectric.

This article is organized as follows. In Section II, device structure and simulation setup are discussed. In Section III, simple analytical model for current and transconductance of Ferro-TFET is described. Section IV presents the effect of temperature variation, varied from 200 to 700 K, on various electric and RF characteristics. Section V provides the conclusion.

## II. DEVICE STRUCTURE AND SIMULATION SETUP

An SOI device structure is shown in Fig. 1, and the parameter for simulation is given in Table I. The simulation has been performed on Sentaurus TCAD [32]. Fermi–Dirac Statistics and effect of bandgap narrowing are applied to consider heavy doping at source and drain. Doping-dependent mobility model is used to include the effect of doping concentration and the ENormal mobility model to consider the effect of polarization in ferroelectric oxides. To consider the effect of interband tunneling in TFETs efficiently, nonlocal BTBT model along with Shockley–Read–Hall (SRH) recombination model is enabled and it uses Wetzel–Kramer–Brillouin (WKB) approximation.

# III. CURRENT AND TRANSCONDUCTANCE MODEL FOR FERROTUNNEL FET

LG theory [30], [31] describes the thermodynamic properties of ferroelectric material and from LG theory.

1525-8955 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.




Fig. 1. Structure of the simulated device.

TABLE I
SIMULATION PARAMETER VALUE

.Parameter	Value	.Parameter	Value
Source Doping(p <sup>+</sup> )	$1 \times 10^{20}$ /cm <sup>3</sup>	Drain Doping (n <sup>+</sup> )	$5 \times 10^{18} / \text{cm}^3$
Gate Thickness	40nm	Channel Doping	$1 \times 10^{16} / \text{cm}^3$
Buffer Layer	1nm	Buried Oxide Thickness	20nm
Source and Drain Thickness	30nm	Ferro Thickness(Si:HfO <sub>2</sub> )	10nm
$P_s(\mu C/cm^2)$	9.25	$P_r(\mu C/cm^2)$	9.1
ε <sub>r</sub> of Si:HfO <sub>2</sub>	32.5	E <sub>C</sub> (MV/cm)	1.1

TABLE II
PARAMETERS USED IN MODEL

Symbol	Quantity	Symbol	Quantity
$\varepsilon_0$	Permittivity of free space	$\varepsilon_{Fe}$	Dielectric permittivity of ferroelectric material
$C_{ox}$	Oxide capacitance	$C_{Fe}$	Ferroelectric capacitance
$C_s$	Surface Capacitance	$K_B$	Boltzmann Constant
q	Charge of an electron	$\phi_F$	Pseudo-Fermi level
$\varepsilon_{si}$	Silicon permittivity	$V_{FB}$	Flatband voltage
$N_A$	Doping concentration	$E_a$	Band gap energy
W	Gate Width	$E_g(0)$	1.1557eV
L	Gate Length	ψ	Electrostatic potential
A, B	Kane's tunneling parameters	V <sub>onset</sub>	Onset voltage of BTBT
α	7.021×10 <sup>-4</sup>	β	1108

Salvatore *et al.* [33], [34] introduced basic model of capacitance, SS, and threshold voltage. The parallel plate capacitance of the ferroelectric material in gate dielectric stack can be written as

$$C_{\rm Fe} = \frac{\varepsilon_0 \varepsilon_{\rm Fe}}{d} \tag{1}$$

$$\varepsilon_{\text{Fe}} = \frac{1}{\varepsilon_0 \alpha} = \lambda \frac{C_{\text{CW}}}{T - T_c} \begin{cases} \lambda = \frac{1}{2}, & T < T_c \\ \lambda = 1, & T > T_c \end{cases}$$
 (2)

where d is the thickness of the ferroelectric oxide,  $\alpha = (1/\varepsilon_a)((T-T_c)/C_{\rm CW})$ , and  $C_{\rm CW}$  is the Curie–Weiss constant. The ferroelectric oxide is in series with conventional oxide capacitance of the stack is given as

$$C_{\text{Fe-stack}}(T) = \frac{C_{\text{Fe}}C_{\text{ox}}}{C_{\text{Fe}} + C_{\text{ox}}}.$$
 (3)

The SS of gate stack of ferroelectric layer and conventional oxide is in parabolic dependence with temperature.

$$SS_{\text{Fe-stack}}(T) = \left[1 + \frac{C_s}{C_{\text{ox}}} - \frac{dC_sT_c}{\varepsilon_o\lambda C_{\text{CW}}}\right] \frac{K_B \ln 10}{q} T + \frac{dC_s}{\varepsilon_o\lambda C_{\text{CW}}} \frac{K_B \ln 10}{q} T^2. \quad (4)$$

The threshold voltage (including the coercive field dependence on temperature) is

$$V_{\text{th}} = V_{\text{FB}} + 2\phi_F + \sqrt{4q\varepsilon_{si}N_a\phi_F} \frac{1}{C_{\text{Fe-stack}}(T)} + \begin{cases} dE_{\text{pth}}, & \text{for } T < T_c \\ 0, & \text{for } T > T_c \end{cases}$$
(5)

The expression of the current of a standard tunnel FET [35] is

$$I \approx \frac{\text{WLA}\sqrt{q}}{\text{BE}_g^{3/2}} \left(\frac{E_g N_a}{2\varepsilon_s}\right)^{\frac{D}{2}} e^{B\sqrt{2\varepsilon_s E_g q}/\sqrt{N_a}(\sqrt{\delta \psi} - \sqrt{E_g/q})} \sqrt{\delta \psi}$$

$$\delta \psi = (V_{\rm GS} - V_{\rm onset})/\gamma \tag{7}$$

$$\gamma = 1 + \frac{\varepsilon_s}{C_{\text{ox}}} \sqrt{\frac{q^2 N_a}{2E_g \varepsilon_s}}.$$
 (8)

The expression of drain current is modified with the replacement of  $C_{\rm ox}$  in (8) with  $C_{\rm Fe-stack}$  (t) from (3) to consider the dominant effect of variation of capacitance with temperature, which degrades the drain current above  $T_C$  in comparison with effect of temperature on bandgap  $[E_g(T) = E_g(0) + (\alpha T^2/(T+\beta))]$ .

$$\gamma = 1 + \frac{\varepsilon_s \varepsilon_0 \lambda C_{\text{CW}} + (T - T_c) dC_{\text{ox}}}{\varepsilon_0 \lambda C_{\text{CW}} C_{\text{ox}}} \sqrt{\frac{q^2 N_a}{2E_g \varepsilon_s}}.$$
 (9)

Also, we can now write the expression of the transconductance

$$g_{m,\text{Fe-TFET}}(T) = \frac{\partial I_D}{\partial V_{\text{GS}}} = \frac{\text{WLA}\sqrt{q}}{2BE_g^{3/2}} \left(\frac{E_g N_a}{2\varepsilon_s}\right)^{\frac{D}{2}} \times e^{B\sqrt{2\varepsilon_s E_g q}/\sqrt{N_a}(\sqrt{\delta \psi} - \sqrt{E_g/q})} \times \left(B\sqrt{2\varepsilon_s E_g q}/\sqrt{N_a} + \frac{1}{\sqrt{\delta \psi}}\right). \quad (10)$$

The mathematical model presented here is modification of the model presented in [33]–[35]. In [33] and [34], they have presented mathematical model for FE-FET which we have included in tunnel FET current model presented in [35] for analyzing our Ferro-TFET characteristics. The model helps us to analyze the effect of temperature variation on capacitance for drain current, transconductance, and SS of the device. The description of parameter used in Section III is given in Table II.

## IV. RESULTS AND DISCUSSION

In our work, the ferroelectric oxide Si:HfO<sub>2</sub> is introduced in series with conventional gate oxide. The effect of temperature variation is investigated as it plays a pivotal role in determining the phase of the ferroelectric material. The phase changes




Fig. 2.  $I_D$ – $V_G$  graph for experimental and simulated Fe-TFET (gate length = 350 nm, work function = 5 eV, ferrothickness = 46 nm, and drain voltage = 0.5 V) [29].

from ferroelectric to paraelectric as the temperature reaches the Curie temperature point. The simulation parameter is calibrated with the experimental results [29] and shown in Fig. 2. The temperature is varied from 200 to 700 K for a drain voltage of 0.5 V, and gate voltage sweep is kept at -4 to4 V. Fig. 3(a) shows that the drain current increases with the temperature for the whole range of gate voltage till 580 K as bandgap reduces shown in Fig. 3(b) and for above 580 K, drain current reduces after reaching  $V_{\text{onset}}$  because any value of temperature above 580 K will increase  $\gamma$  of (9) which is responsible for reduction of  $\delta \psi$  of (7), leading to reduction of drain current of (6). For temperature below 580 K, increase of drain current due to bandgap reduction stays as the dominant factor but above 580 K,  $\gamma$  plays the major role in drain current behavior. When we approach  $T_c$ , ferroelectric material changes phase from ferroelectric to paraelectric leading to shrinking of the polarization loop due to decrease of coercive field, remanent polarization, and increase of its permittivity. Hence, the device no longer exhibits ferroelectric properties of providing negative capacitance when included as oxide in the device for reduction of SS. The effect can be observed from Fig. 3(c) and (d), where forward path threshold voltage reduces linearly but reverse-path threshold voltage increases till it reaches the transition point and then it reduces again like in (5); thus, the memory window reduces with an increase of temperature. The ferrodevice reaches a transition point close to  $580 \pm 10$  K and, hence, this is the Curie temperature for ferrodevice.

When we increase the temperature, OFF-state current increases due to a large number of carrier generation in the reversed biased junction. In comparison with OFF-state current, the increase of ON-state current is lower; this is basically because OFF-state current consists of two major temperature-dependent trap-assisted tunneling (TAT) and SRH recombination current, whereas ON-state current depends on the BTBT current which owing to less effective bandgap narrowing effect as with increased temperature in (6) and it is shown in Fig. 4(a). In (4), SS does not follow linear relation with temperature as in the case of MOSFET but follows a parabolic relation with temperature in case of the




Fig. 3.  $I_{\rm D}{-}V_{\rm G}$ , bandgap,  $V_{\rm TH}$  shift, and memory window with variation of temperature.




Fig. 4. OFF current, ON-OFF current ratio, SS, transconductance, and capacitance.

ferroelectric-conventional oxide gate stack. Near to Curie temperature, gate coupling, and electrostatic control over the channel increases by ferroelectric oxide. In Fig. 4(b), SS plot for both phases has been shown; we can observe that SS reaches a minimum near to  $580 \pm 10$  K because at this point ferroelectric material permittivity is maximum, leads to exceptional improvement of gate coupling of the device and it rises sharply again beyond this point, thus satisfying the nature predicted by (4). In Fig. 4(c), transconductance variation with temperature is shown, it implies a device ability to amplify




Fig. 5. Unity gain frequency, transit time, GBP, and TFP.

its input voltage to output current. A higher transconductance represents better amplification. In the subthreshold region, transconductance is smaller and gradually increases until the saturation region. In the subthreshold region, transconductance increases with the increase of temperature due to the increase of the OFF current which significantly deteriorates the device characteristics in the subthreshold region. In a strong inversion region, transconductance increases with temperature until we reach the Curie point, beyond which it reduces again. Also, significant characteristics can be observed that at higher gate voltage, transconductance does not degrade which is in contrast to the conventional MOSFET and TFET characteristics, where transconductance degrades at higher gate voltage due to mobility degradation and is predicted by (9). In TFET, the gate to drain capacitance  $(C_{gd})$  is large due to the tunneling barrier at the source side of the TFET and thereby  $C_{\rm gd}$  dominates over  $C_{\rm gs}$  in contribution to the total capacitance  $C_{\rm gg}$ . Ferroelectric oxide contributes to the better electrostatic coupling of the channel resulting in a lowering of capacitance than the conventional TFET. In Fig. 4(d), it is observed that in subthreshold region, capacitance increases with temperature until it reaches saturation, where the reduction in total capacitance is observed for temperature above 580 K that can also be related to the fact that ON current reduces for gate voltage beyond the onset voltage of BTBT.

Unity gain frequency is plotted in Fig. 5(a) and is defined as the frequency at which the short circuit current gain becomes unity and given as  $f_T = (g_m/2\pi C_{gg})$ . Increasing gate voltage  $f_T$  increases due to an increase in transconductance. It reaches peak value where  $C_{gg}$  is minimum and  $g_m$  is maximum. In conventional tunnel fet,  $f_T$  reduces for higher gate voltage due to the mobility degradation effect in  $g_m$ , whereas elimination of mobility degradation in Ferro-TFET,  $f_T$ , approximately

remains constant. Ferro-TFET can efficiently work in the 1–100-MHz range and shows the remarkable result in higher gate voltage region. Transit time is the time taken by the device to transfer carriers from source to drain region and is represented as  $\tau = (1/(2\pi 10 * f_T))$  and shown in Fig. 5(b).  $\tau$  decreases with the increase of gate voltage due to increase of inversion charge density and lowering of tunneling barrier. Also, an increase in temperature shows a higher speed in the subthreshold region due to the reduction of tunneling barriers. Carrier requires a shorter time to travel from source to drain and reducing the transit time, it is in the order of  $10^{-9}$  S. Thus, Ferro-TFET has a high switching speed. Another important figure of merit is to the gain-bandwidth product, expressed as GBP =  $(g_m/20\pi(C_{gd}))$  plotted in Fig. 5(c). It shows a trend similar to unity gain frequency. It increases with gate voltage and showing a reduction in detrimental effect due to mobility degradation at higher gate voltage in conventional TFET and MOSFET. GBP represents a tradeoff between bandwidth and gain of the device. A higher value of GBP of the order of 10<sup>6</sup> in our device shows dominancy of gain over bandwidth. Fig. 5(d) shows plot for transistor frequency product or TFP =  $(g_m/I_{ds}) \times f_T$ , an important figure of merit for device applicability analysis in the high-frequency region. TFP follows characteristics dominated by  $g_m$  for lower value of gate voltage and remains approximately constant for values of gate voltage above onset voltage due to its remarkable performance in controlling the detrimental effect of mobility degradation.

#### V. CONCLUSION

In this article, the essential role of Curie temperature in designing Ferro-TFET for analog and RF applications has been explored. The simulation result based on LG theory and simple analytical model for temperature variation from 200 to 700 K closely match. Curie temperature point for our device is at  $580 \pm 10$  K. Furthermore, in high gate voltage region of Ferro-TFET, mobility degradation is reduced as compared to MOSFET and conventional TFET. It also shows excellent analog/RF figures of merit thus implicate its efficient applicability in a wide range of temperatures for analog and RF applications.

### REFERENCES

- [1] (2015). International Technology Roadmap for Semiconductors-2015 Edition. [Online]. Available: http://www.itrs2.net
- [2] A. I. Khan, C. W. Yeung, C. Hu, and S. Salahuddin, "Ferroelectric negative capacitance MOSFET: Capacitance tuning & antiferroelectric operation," in *IEDM Tech. Dig.*, Washington, DC, USA, 2011, pp. 11.3.1–11.3.4, doi: 10.1109/IEDM.2011.6131532.
- [3] C. Hu, "Green transistor as a solution to the IC power crisis," in *Proc. 9th Int. Conf. Solid-State Integr.-Circuit Technol.*, Beijing, China, 2008, pp. 16–20, doi: 10.1109/ICSICT.2008.4735116.
- [4] N. Chowdhury, S. M. F. Azad, and Q. D. M. Khosru, "Negative capacitance tunnel field effect transistor: A novel device with low subthreshold swing and high on current," ECS Trans., vol. 58, no. 16, pp. 1–8, Apr. 2014, doi: 10.1149/05816.0001ecst.
- [5] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, no. 7373, pp. 329–337, Nov. 2011. doi: 10.1038/nature10679.
- [6] S. Kumar et al., "2-D analytical drain current model of double-gate heterojunction TFETs with a SiO2/HfO2 stacked gate-oxide structure," *IEEE Trans. Electron Devices*, vol. 65, no. 1, pp. 331–338, Jan. 2018, doi: 10.1109/TED.2017.2773560.

- [7] S. Kumar et al., "2-D analytical modeling of the electrical characteristics of dual-material double-gate TFETs with a SiO<sub>2</sub>/HfO<sub>2</sub> stacked gate-oxide structure," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 960–968, Mar. 2017, doi: 10.1109/TED.2017.2656630.
- [8] B. Singh, D. Gola, K. Singh, E. Goel, S. Kumar, and S. Jit, "Analytical modeling of subthreshold characteristics of ion-implanted symmetric double gate junctionless field effect transistors," *Mater. Sci. Semicond. Process.*, vol. 58, pp. 82–88, Feb. 2017, doi: 10.1016/j.mssp.2016. 10.051.
- [9] S. Chander *et al.*, "Temperature analysis of Ge/Si heterojunction SOI-tunnel FET," *Superlattices Microstruct.*, vol. 110, pp. 162–170, Oct. 2017, doi: 10.1016/j.spmi.2017.08.048.
- [10] S. Salahuddin and S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," *Nano Lett.*, vol. 8, no. 2, pp. 405–410, Feb. 2008, doi: 10.1021/nl071804g.
- [11] S. Salahuddin and S. Datta, "Can the subthreshold swing in a classical FET be lowered below 60 mV/decade?" in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2008, pp. 1–4, doi: 10.1109/IEDM.2008.4796789.
- [12] L. Lattanzio, G. A. Salvatore, and A. M. Ionescu, "Non-hysteretic ferroelectric tunnel FET with improved conductance at curie temperature," in *Proc. 68th Device Res. Conf.*, South Bend, IN, USA, Jun. 2010, pp. 67–68, doi: 10.1109/DRC.2010.5551937.
- [13] C. W. Yeung, A. I. Khan, S. Salahuddin, and C. Hu, "Device design considerations for ultra-thin body non-hysteretic negative capacitance FETs," in *Proc. 3rd Berkeley Symp. Energy Efficient Electron. Syst.* (E3S), Berkeley, CA, USA, Oct. 2013, pp. 1–2, doi: 10.1109/E3S. 2013.6705876.
- [14] J. Jo, W. Y. Choi, J.-D. Park, J. W. Shim, H.-Y. Yu, and C. Shin, "Negative capacitance in Organic/Ferroelectric capacitor to implement steep switching MOS devices," *Nano Lett.*, vol. 15, no. 7, pp. 4553–4556, Jun. 2015, doi: 10.1021/acs.nanolett.5b01130.
- [15] J. Zhou et al., "Hysteresis reduction in negative capacitance ge PFETs enabled by modulating ferroelectric properties in HfZrO x," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 41–48, 2018, doi: 10.1109/JEDS.2017.2764678.
- [16] E. Ko, J. W. Lee, and C. Shin, "Negative capacitance FinFET with sub-20-mV/decade subthreshold slope and minimal hysteresis of 0.48 V," *IEEE Electron Device Lett.*, vol. 38, no. 4, pp. 418–421, Apr. 2017, doi: 10.1109/LED.2017.2672967.
- [17] F. A. McGuire, Y.-C. Lin, B. Rayner, and A. D. Franklin, "MoS<sub>2</sub> negative capacitance FETs with CMOS-compatible hafnium zirconium oxide," in *Proc. 75th Annu. Device Res. Conf. (DRC)*, Jun. 2017, pp. 1–2, doi: 10.1109/DRC.2017.7999478.
- [18] J. Zhou et al., "Ferroelectric negative capacitance GeSn PFETs with sub-20 mV/decade subthreshold swing," *IEEE Electron Device Lett.*, vol. 38, no. 8, pp. 1157–1160, Aug. 2017, doi: 10.1109/LED.2017.2714178.
- [19] B. Das and B. Bhowmick, "Noise behavior of ferro electric tunnel FET," *Microelectron. J.*, vol. 96, pp. 104677–104682, Nov. 2019, doi: 10.1016/j.mejo.2019.104677.
- [20] A. Saeidi, A. Biswas, and A. M. Ionescu, "Modeling and simulation of low power ferroelectric non-volatile memory tunnel field effect transistors using silicon-doped hafnium oxide as gate dielectric," *Solid-State Electron.*, vol. 124, pp. 16–23, Oct. 2016, doi: 10.1016/j.sse.2016.07.025.
- [21] M. Kumar and S. Jit, "A novel four-terminal ferroelectric tunnel FET for quasi-ideal switch," *IEEE Trans. Nanotechnol.*, vol. 14, no. 4, pp. 600–602, Jul. 2015, doi: 10.1109/TNANO.2015.2427195.
- [22] W. Young Choi, B.-G. Park, J. Duk Lee, and T.-J. King Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 743–745, Aug. 2007, doi: 10.1109/LED.2007.901273.
- [23] A. M. Ionescu, L. Lattanzio, G. A. Salvatore, L. De Michielis, K. Boucart, and D. Bouvet, "The hysteretic ferroelectric tunnel FET," *IEEE Trans. Electron Devices*, vol. 57, no. 12, pp. 3518–3524, Dec. 2010, doi: 10.1109/TED.2010.2079531.
- [24] M. Kobayashi, K. Jang, N. Ueyama, and T. Hiramoto, "Negative capacitance for boosting tunnel FET performance," *IEEE Trans. Nanotechnol.*, vol. 16, no. 2, pp. 253–258, Mar. 2017, doi: 10.1109/TNANO.2017.2658688.
- [25] L. D. Landau and I. M. Khalatnikov, "On the anomalous absorption of sound near a second order phase transition point," *Dokl. Akad. Nauk* SSSR, vol. 96, pp. 469–472, 1954.

- [26] L. Tu, X. Wang, J. Wang, X. Meng, and J. Chu, "Ferroelectric negative capacitance field effect transistor," Adv. Electron. Mater., vol. 4, no. 11, Nov. 2018, Art. no. 1800231, doi: 10.1002/aelm.201800231.
- [27] A. Saeidi, F. Jazaeri, I. Stolichnov, and A. M. Ionescu, "Double-gate negative-capacitance MOSFET with PZT gate-stack on ultra thin body SOI: An experimentally calibrated simulation study of device performance," *IEEE Trans. Electron Devices*, vol. 63, no. 12, pp. 4678–4684, Dec. 2016, doi: 10.1109/TED.2016.2616035.
- [28] A. Saeidi et al., "Negative capacitance as performance booster for tunnel FETs and MOSFETs: An experimental study," IEEE Electron Device Lett., vol. 38, no. 10, pp. 1485–1488, Oct. 2017, doi: 10.1109/LED.2017.2734943.
- [29] A. Saeidi et al., "Effect of hysteretic and non-hysteretic negative capacitance on tunnel FETs DC performance," Nanotechnology, vol. 29, no. 9, Jan. 2018, Art. no. 095202, doi: 10.1088/1361-6528/aaa590.
- [30] V. L. Ginzburg, "Phase transitions in ferroelectrics: Some historical remarks," *Phys.-Uspekhi*, vol. 44, no. 10, pp. 1037–1043, Oct. 2001, doi: 10.1070/PU2001v044n10ABEH001021.
- [31] A. K. Tagantsev, V. O. Sherman, K. F. Astafiev, J. Venkatesh, and N. Setter, "Ferroelectric materials for microwave tunable applications," *J. Electroceram.*, vol. 11, no. 1/2, pp. 5–66, Sep. 2003, doi: 10.1023/B:JECR.0000015661.81386.e6.
- [32] TCAD Sentaurus Device User's Manual, Synopsys, Mountain View, CA, USA, 2010.
- [33] G. A. Salvatore, L. Lattanzio, D. Bouvet, and A. M. Ionescu, "Modeling the temperature dependence of fe-FET static characteristics based on Landau's theory," *IEEE Trans. Electron Devices*, vol. 58, no. 9, pp. 3162–3169, Sep. 2011, doi: 10.1109/TED.2011.2160868.
- [34] G. A. Salvatore, L. Lattanzio, D. Bouvet, and A. M. Ionescu, "The curie temperature as a key design parameter of ferroelectric field effect transistors," in *Proc. Eur. Solid State Device Res. Conf.*, Seville, Spain, Sep. 2010, pp. 218–221, doi: 10.1109/ESSDERC.2010.5618386.
- [35] W. G. Vandenberghe, A. S. Verhulst, G. Groeseneken, B. Soree, and W. Magnus, "Analytical model for a tunnel field-effect transistor," in *Proc. 14th IEEE Medit. Electrotech. Conf. (MELECON)*, Ajaccio, France, May 2008, pp. 923–928, doi: 10.1109/MELCON.2008.4618555.



Basab Das (Member, IEEE) received the B.Tech. degree from North-Eastern Hill University, Shillong, India, in 2010 and the M.Tech. degree from the Department of Electronics and Communication Engineering, NIT Silchar, Silchar, India, in 2014, where he is currently pursuing the Ph.D. degree.

He is currently an Assistant Professor with the Electronics and Communication Engineering Department, Girijananda Chowdhury Institute of Management and Technology, Guwahati, India.

His research interests include simulation and modeling of MOS devices, HEMT, and ferroelectric material.



**Brinda Bhowmick** (Member, IEEE) is currently an Associate Professor with the Electronics and Communication Engineering Department, NIT Silchar, Silchar, India.

She guided 16 M.Tech. projects. She is guiding four Ph.D. scholars. She has authored 68 international journals articles and 25 international conference articles. She holds one patent, in 2018, and filed second patent, in 2019. Her research interests include various semiconductor devices like tunnel field-effect transistor,

FINFET, graphene field-effect transistors, and device modeling.

Ms. Bhowmick was a recipient of the Visvesvaraya Young Faculty Research Fellowship in 2018. Under her guidance, four Ph.D. scholars have been awarded the Ph.D. degree.