

References

- [1] SystemVerilog 3.1a_LRM.pdf from Accellera
- [2] PCI Local Bus Specification Revision 2.1s
- [3] PCI System Architecture, Third Edition – Tom Shanley and Don Anderson
- [4] System Verilog for Design – Stuart Sutherland, Simon Davidmann and Peter Flake
- [5] Circuits and Systems, 1999. 42nd Midwest Symposium on Volume 1, Aug. 1999, A New Gate Image Decoder; Algorithm, Design and Implementation – Reza Hashemian and Srikanth Vijayaraghavan
- [6] Synopsys Designware Memory Controller DW_memctl MacroCell Application Notes
- [7] Synopsys PCI/PCI-X Flexmodel User's Manual (PCI 2.3, PCI-X1.0, PCI-X2.0)
- [8] Intel Strata Flash Memory(J3) – Datasheet
- [9] Samsung CMOS SRAM – Datasheet
- [10] Micron SDRAM – Datasheet
- [11] Elpida 512bits DDR SDRAM – Datasheet

CD-ROM DISCLAIMER

Copyright 2005, Springer. All Rights Reserved. This CD-ROM is distributed by Springer with ABSOLUTELY NO SUPPORT and NO WARRANTY from Springer. Use or reproduction of the information provided on this CD-ROM for commercial gain is strictly prohibited. Explicit permission is given for the reproduction and use of this information in an instructional setting provided proper reference is given to the original source.

Authors and Springer shall not be liable for damage in connection with, or arising out of, the furnishing, performance or use of this CD-ROM.

INDEX

Functions

\$countones, 68, 115, 146
\$fatal, 103
\$fell, 16, 98, 125, 188
\$fopen, 131, 187
\$fscanf, 187
\$fwrite, 132
\$isunknown, 68, 102, 111, 206, 231
\$onehot, 67, 146, 156
\$onehot0, 67, 98
\$past, 43, 45, 105, 110, 147, 165, 282
\$rose, 16, 98
\$stable, 16, 221, 228
`define, 42, 203, 259
`true, 41

Symbols

##, 19
[*, 47
[=], 54
[->], 53|
||, 17
|=>, 105, 110, 182, 188
|->, 98, 101, 117, 125, 146, 214, 270

A

action block, 24, 122
and, 56
antecedent, 25
arithmetic checks, 167
assert, 13
assertion, 7
Assertion Test Bench, 288
Assertion Verification, 286

B

binary encoding, 139
bind, 87, 174, 188, 189
block level assertions, 135
Block level verification, 96

C

clock definition, 22
clock domains, 229
Code coverage, 1
Concurrent assertions, 11
Consecutive repetition, 46
consequent, 25
constrained random testbench, 1
control signals, 179
cover, 88

D

data checking, 3, 190
data path, 179
debugging, 190
disable iff, 69

E

edge sensitive, 293
ended, 35, 265
endgenerate, 164, 165, 174, 188, 214
enum, 142, 152
eventuality, 33
expect, 80

F

first_match, 63, 256, 274, 276, 281, 282
fixed delay, 27, 296
forbid, 156, 158, 159, 160
forbidden transition, 166

334

formal arguments, 72
functional coverage, 88, 162, 190, 278

G

generate, 164, 165, 173, 188, 213
genvar, 164, 165, 173, 188, 213
Go to repetition, 46, 53

I

if else, 76
Immediate assertions, 12
Implication, 25, 183
incomplete checks, 34
in-lining, 97
intermediate expressions, 98
intersect, 58, 244

L

latency bins, 165
legal transitions, 166
length, 70
level sensitive, 290, 297
local variable, 81, 249
Logical relationship, 287, 324

M

matched, 79, 229
memory, 191
multiple clock, 77, 229
mutual exclusive, 180

N

nested implications, 74
Non-consecutive repetition, 47, 54
Non-overlapped implication, 25, 26
not, 22, 111, 180, 207, 213, 226, 281

O

one hot, 139, 151

or, 61
Overlapped implication, 25

P

parameter, 39, 99, 186
pre-conditions, 283
Preponed, 10
Property, 13
Protocol coverage, 3, 88

R

Reactive, 10
repeat, 147, 181
Repeat after, 307
repeat until, 181, 308

S

scenario coverage, 232
select, 40
Self-checking, 2
sequence, 13
sequential checks, 19
severity level, 97
Stimulus generation, 2
subroutine, 84

T

Temporal relationship, 287, 324
Test plan coverage, 3, 88, 129
throughout, 64, 146, 277
timing relationship, 296
timing window, 31
transaction log, 130

V

vacuous success, 29, 147
variable delay, 296

W

within, 66