#### APPENDIX



# QUICK TUTORIAL FOR SVA

In this appendix, we provide a quick tutorial for SystemVerilog Assertions (SVA). It is not our objective to present a comprehensive overview of SVA. Our goal is to provide you with enough information so that you can understand the examples presented in this book. For a complete overview and reference of the SVA language, we recommend the following sources: [Cohen 2005], [Haque et al., 2006], and [Vijayaraghavan and Ramanathan 2005].

# A.1 SVA fundamentals

SVA, an assertion sublanguage of the IEEE Std 1800-2005 SystemVerilog standard [IEEE 1800-2005], is a linear-time temporal logic that is intended to be used to specify assertions and functional coverage properties for the validation and verification of concurrent systems.

Using SVA, we are able to specify the design intent (that is, expected behavior) in terms of properties. Once defined, we can check our properties as assertions or use them as verification constraints (assumptions), or they can describe

behavior that must be observed during the course of simulation (that is, coverage properties).

SVA contains two types of assertions: *immediate* and *concurrent*. Immediate assertions follow simulation event semantics for their execution and are executed like a statement in a procedural block. Immediate assertions are primarily intended to be used with simulation. In contrast, concurrent assertions are based on clock semantics and use sampled values of variables (that is, they exist outside the context of procedural code).

#### A.1.1 Immediate assertions

In many respects, an immediate assertion is similar to an if statement. They check to see if a conditional expression holds, and if not, then the simulator generates an error message.

For instance, Example A-1 demonstrates a portion of some procedural code associated with an arbiter design where a procedural if statement checks that two of the arbiter's grant signals are never active at the same time.

A key observation is that the Boolean condition for the if statement is immediately checked within the procedural context of the code (that is, when the if statement is visited during the procedural code execution).

Example A-2 demonstrates the same check, except in this case, a SystemVerilog immediate assertion is used.

# 

For this example, the Boolean condition

```
!(grant[0] & grant[1])
```

is immediately checked only when the assert statement is visited within the procedural context of the SystemVerilog always block. If the Boolean condition does not evaluate true during the procedural execution of the assertion, then an error message is automatically generated.

Immediate assertions may be used within SystemVerilog initial and always blocks or as a task or function.

#### A.1.2 Concurrent assertions

There are properties of a design that must evaluate true globally, and not just during a particular instance in which a line of procedural code executes. Hence, SVA provides support for *concurrent assertions*, which may be checked outside the execution of a procedural block. That is, the checks are performed concurrently with all other procedural blocks in the verification environment

Concurrent assertions are easily identified by observing the presence of the SVA property keyword combined with the assert directive. Example A-3 situates a concurrent assertion for our arbiter example. In this case, the concurrent

assertion exists outside the context of a procedural always block.

#### Example A-3 Immediate check for mutually exclusive grants

Concurrent assertions are based on clock semantics, use sampled values of variables, and can be specified in always blocks, initial blocks, or stand alone outside a procedural block

All of the assertion-based IP examples we present in this book consist of a set of concurrent assertions with a specific sample clock associated with them to prevent false firings due to race conditions. One of the challenges associated with immediate (unclocked) assertions contained within procedural code is that they can suffer the same race condition problems as other design code, which can result in false firings during simulation. Hence, you must be careful when using them in this context.

#### A.1.3 Resets

SystemVerilog provides a mechanism to asynchronously disable an assertion during a reset using the SVA disable iff clause. In Example A-4, we demonstrate the same assertion expressed in Example A-3, except we have added a reset signal. Even though our concurrent assertion is clocked (@(posedge clk)) the assertion is asynchronously disabled when the disable iff clause expression evaluates true.

#### Example A-4 Asynchronously disabling an assertion with a reset

#### A.1.4 Action blocks

An SVA action block specifies the actions that are taken upon success or failure of the assertion (see the BNF fragment in Example A-5). The statement associated with the success of the assert statement is the first statement of an action block. It is called the *pass statement* and is executed if the expression evaluates to true. The pass statement can, for example, record the number of successes for a coverage log but can be omitted altogether. If the pass statement is omitted, then no user-specified action is taken when the assert expression holds. The statement associated with the assertion's else clause is called a *fail statement* and is executed if the expression evaluates to false. The fail statement can also be omitted. The action block, if specified, is executed immediately after the evaluation of the assert expression.

#### Example A-5 SystemVerilog concurrent assertion syntax

```
concurrent_assertion_statement ::=
   assert property ( property_spec ) action_block

property_spec ::=
   [ clocking_event ] [ disable iff ( expression_or_dist ) ]
        property_expr

action_block ::=
        pass_statement_or_null
        | [ pass_statement ] else fail_statement
```

Example A-6 demonstrates an assertion where the action block's pass statement has been omitted, yet the fail statement exists and is used to pass failure information out of the assertion-based IP's analysis port.

#### Example A-6 SystemVerilog concurrent assertion syntax

```
assert property
  ( @ (posedge clk) disable iff (reset) ! (grant[0] & grant[1]) )
else begin // action block fail statement
// See Appendix B, "Complete OVM/AVM Testbench Example" for OVM
details
  status = new();
  status.set_err_grant_mutex();
  status_ap.write(status);
end
```

# A.2 SystemVerilog sequences

In the previous section, we demonstrated simple assertions based on the evaluation of a single Boolean expression that must hold true at every sample point in time. In this section, we introduce SVA sequences, which are Boolean expressions that are evaluated in a linear order of increasing time.

The temporal delay operator "##" constructs sequences by combining Boolean expressions (or smaller sequences). For

instance, Example A-7 demonstrates a set of simple sequences using the temporal delay operator.


```
start ##1 transfer  // a sequence in which the Boolean variable  // transfer holds on the clock after start

start ##2 transfer  // a sequence in which the Boolean variable  // transfer holds two clocks after start

start ##[0:2] transfer // a sequence in which the Boolean variable  // transfer holds between zero to two clocks  // after start
```


Figure A-1 illustrates a sequence in which the Boolean variable transfer holds exactly one clock after start holds.

#### Figure A-1. Trace on which the sequence (start ##1 transfer) holds




Similarly, Figure A-2 illustrates a sequence in which the Boolean variable transfer holds exactly two clocks after start holds.

Figure A-2. Trace on which the sequence (start ##2 transfer) holds



Finally, Figure A-3 illustrates a sequence in which the Boolean variable transfer holds between zero and two clocks after start holds. In fact, Figure A-1 and Figure A-2 also hold on the sequence defined by (start ##[0:2] transfer).

Figure A-3. Trace on which sequence (start ##[0:2] transfer) holds



A temporal delay may begin a sequence. The range may be a single constant amount or a range of time. All times may be used to match the following sequence. The range is interpreted as follows:

```
s##0 a - same as (a)
##1 a - same as (1'b1 ##1 a)
##[0:1] a - same as a or (1'b1 ##1 a)
```

When the symbol \$ is used, the range is infinite. For example, req ##[1:\$] gnt specifies a sequence in which a gnt signal occurs at some point after a req.

Assertion 6-1, "A requesting client will eventually be served" on page 115 demonstrates the use of a delay operator.

# A.2.1 Consecutive repetition

SystemVerilog provides syntactic sugar to simplify expressing the repetition for Boolean expressions or a sequence expression. For example, the sequence (a ##1 a) can be expressed as sequence a[\*2].

The [\*n] construct is used to represent a repetition, where n is a constant. A repetition range can be expressed using [\*m:n], where both m and n are constants.

Sequence repetition examples include:

# Example A-9 Construction of sequences with temporal delay a [\*0] ##1 b same as (b), a is not repeated a [\*2] ##1 b same as (a ##1 a ##1 b) a [\*1:2] ##1 b same as (a ##1 b) or (a ##1 a ##1 b)

same as (a ##1 b ##1 a ##1 b)

The first example demonstrates that a repetition of zero is equivalent to the following:

```
a[*0] ##n b is equivalent to ##(n-1) b
```

where n is any constant greater than zero.

Assertion 5-4, "Valid transfer size property" on page 74 demonstrates a consecutive repetition.

## A.2.2 Goto repetition

(a ##1 b) [\*2]

The goto repetition is syntactic sugar that allows for space (absence of the term) between the repetition of the terms. For example, a[->2] is a shortcut for the following sequence:

```
~a[*0:$] ##1 a ##1 ~a[*0:$] ##1 a
```

Assertion 6-2, "Two-client fair arbitration assertion for client 0" on page 116 demonstrate an SVA goto repetition.

# A.2.3 Nonconsecutive repetition

The nonconsectutive repetition operator is syntactic sugar that allows for space (absence of a term) between the repetition of the terms. For example, a[=2] is a shortcut for the following sequence:

```
~a[*0:$] ##1 a ##1 ~a[*0:$] ##1 a ##1 ~a[*0:$]
```

Note the difference in the goto repetition and nonconsecutive repetition operators. The nonconsecutive operators do not require the repeating term to be true at the end of the sequence. A nonconsecutive repetition is often followed by another element in the sequence. For example:

$$a[=2]$$
 ##1 b

This expression describes a sequence of two nonconsecutive occurrences of a, followed eventually by an occurrence of b.

Assertion 5-11, "Bus wdata properties" on page 104 demonstrates a nonconsecutive repetition.

## A.2.4 Declared named sequences

To facilitate reuse, sequences can be declared and then referenced by name. A sequence can be declared in the following:

- a module
- an interface
- a program
- a clocking block
- a package
- a compilation-unit scope

Sequences can be declared with or without parameters, as demonstrated in Example A-10.

# sequence op\_retry; (req ##1 retry); endsequence sequence cache fill(req, done, fill);

# A.3 Property declarations

endsequence

(req ##1 done [=1] ##1 fill);

SystemVerilog allows for declarations of properties to facilitate reuse. A property differs from a sequence in that it contains a clock specification for the entire property and an optional asynchronous term to disable the property evaluations.

Named properties can be used to construct more complex properties, or they can be directly used during verification as an assertion, assumption, or coverage item. Properties can be declared with or without parameters, as demonstrated in Example A-11.

Properties may reference other properties in their definition. They may even reference themselves recursively. Properties may also be written using multiple clocks to define a sequence that transitions from one clock to another as it matches the elements of the sequence.

# A.4 Sequence and property operators

The sequence operators defined for SystemVerilog allow us to compose expressions into temporal sequences. These sequences are the building blocks of properties and concurrent assertions. The first four allow us to construct sequences, while the remaining operators allow us to perform operations on a sequence as well as compose a complex sequence from simpler sequences.

#### **A.4.1 AND**

Both SVA properties and sequences can be operands of the and operator. The operation on two sequences produces a match when both sequences produce a match (the end point may not match). A match occurs until the endpoint of the longer sequence (provided the shorter sequence produces one match).

Examples of sequence and are:

```
Example A-12 Sequence AND

(a ##1 b) and () same as (), which is a no match
(a ##1 b) and (c ##1 d) same as (a & c ##1 b & d)
(a ##[1:2] b) and (c ##3 d)

same as (a & c ##1 b ##1 1 ##1 d)
or (a & c ##1 1 ##1 b ##1 d)
```

# A.4.2 Sequence intersection

An intersection of two sequences is like an and of two sequences (both sequences produce a match). This operator also requires the length of the sequences to match. That is, the match point of both sequences must be the same time. With multiple matches of each sequence, a match occurs each time both sequences produce a match.

Example A-13 demonstrates the SVA sequence intersect operator.

#### A.4.3 OR

SVA provides a means to or sequences. For or-ed sequences, a match on either sequence results in a match for the operation

Example A-14 demonstrates the SVA sequence or operator.

# A.4.4 Boolean throughout

This operator is used to specify a Boolean value throughout a sequence. The operator produces a match if the sequence matches and the Boolean expression holds until the end of the sequence.

Example A-15 demonstrates the SVA sequence throughout operator.

## A.4.5 Sequence within

The within operator determines if one sequence matches within the length of another sequence.

Example A-16 demonstrates the SVA sequence within operator.

```
() within (1) same as (), which is a no match
(1) within () same as (), which is a no match
(a) within ## [1:2] b same as (a&b) or (a ##1 b) or (##1 a&b)
```

## A.4.6 Sequence ended

The method ended returns true at the end of the sequence. This is in contrast to matching a sequence from the beginning time point, which is obtained when we use only the sequence name.

Example A-17 demonstrates the SVA sequence ended method.

# A.4.7 Sequence first\_match

The first\_match operator returns true only for the first occurrence of a multiple occurrence match for a sequence.

Example A-18 demonstrates the SVA sequence first\_match method.

## A.4.8 Implication

SystemVerilog supports implication of properties and sequences. The left-hand operand of the *implication* is called the antecedent and the right-hand operand is called the *consequent*. Evaluation of an implication starts through repeated attempts to evaluate the antecedent. When the antecedent succeeds, the consequent is required to succeed for the property to hold.

As a convenience, there are two forms of implication, overlapping (|->) and non-overlapping (|=>). The overlap occurs between the final cycle of the left-hand side (the antecedent) and the starting cycle of the right-hand side (the consequent) operands. For the overlapping form, the consequent starts on the current cycle (that the antecedent matched). The non-overlapping form has the consequent start the subsequent cycle. Implication is similar in concept to an if statement

Example A-19 demonstrates the SVA implication operators.

# A.5 SVA system functions and task

SVA provides various system functions to facilitate specifying common functionality. This section describes a few of SVA's more commonly used system functions.

# A.5.1 Sampled value functions

Sampled value functions include the capability to access the current or past sampled value, or detect changes in the sampled value of an expression. The following functions are provided:

Using these functions is not limited to assertion features; they can be used as expressions in procedural code as well. The clocking event, although optional as an explicit argument to the functions, is required for semantics. The clocking event is used to sample the value of the argument expression.

The clocking event must be explicitly specified as an argument or inferred from the code where it is used. The following rules are used to infer the clocking event:

- If used in an assertion, the appropriate clocking event from the assertion is used
- If used in an action block of a singly clocked assertion, the clock of the assertion is used.
- If used in a procedural block, the inferred clock, if any, for the procedural code is used.

Otherwise, default clocking is used.

In addition to accessing value changes, the past values can be accessed with the \$past function. The following three optional arguments are provided:

• *expression2* is used as a gating expression for the clocking event

- number\_of\_ticks specifies the number of clock ticks in the past
- clocking\_event specifies the clocking event for sampling expression1

The *expression1* and *expression2* can be any expression allowed in assertions.

Assertion 5-12, "Bus slave ready assertions" on page 105 demonstrates both a \$rose and \$fell. Assertion 5-5, "Bus must reset to INACTIVE state property" on page 86 demonstrates \$past.

#### A.5.2 Useful functions

Assertions are commonly used to evaluate certain specific characteristics of a design implementation, such as whether a particular signal is "one-hot." The following system functions are included to facilitate such common assertion functionality:

- **\$onehot** (<expression>) returns true if only one bit of the expression is high.
- **\$onehot0** (<expression>) returns true if at most one bit of the expression is high.
- **\$isunknown** (<expression>) returns true if any bit of the expression is X or Z. This is equivalent to ^<expression> === 'bx.

All of the above system functions have a return type of bit. A return value of 1'b1 indicates true, and a return value of 1'b0 indicates false

Another useful function provided for the Boolean expression is \$countones, to count the number of ones in a bit vector expression.

• \$countones (expression)

An X and Z value of a bit is not counted towards the number of ones

Assertion 6-6, "Built-in function to check mutually exclusive grants" on page 119 demonstrates a \$onehot system function.

# A.5.3 System tasks

SystemVerilog has defined several severity system tasks for use in reporting messages. These system tasks are defined as follows:

```
$fatal(finish_num [, message {, message_argument } ] );
```

This system task reports the error message provided and terminates the simulation with the finish\_num error code. This system task is best used to report fatal errors related to testbench/OS system failures (for example, can't open, read, or write to files) The message and argument format are the same as the \$display() system task.

```
Serror( message {, message argument } );
```

This system task reports the error message as a run-time error in a tool-specific manner. However, it provides the following information:

- severity of the message
- file and line number of the system task call
- hierarchical name of the scope or assertion or property
- simulation time of the failure

```
$warning(message {, message_argument } );
```

This system task reports the *warning* message as a run-time warning in a format similar to \$error and with similar information.

**\$info**(message {, message argument } );

This system task reports the *informational* message in a format similar to Serror and with similar information.

**\$asserton**(levels, [ list of modules or assertions])

This system task will reenable assertion and coverage statements. This allows sequences and properties to match elements. If a level of 0 is given, all statements in the design are affected. If a list of *modules* is given, then that module and modules instantiated to a depth of the level parameter are affected. If specifically named assertion statements are listed, then they are affected.

**\$assertkill**(levels, [ list\_of\_modules\_or\_assertions])

This system task stops the execution of all assertion and cover statements. These statements will not begin matching until re-enabled with **\$asserton()**. Use the arguments in the same way as \$asserton uses them.

**\$assertoff**(levels, [ list\_of\_modules\_or\_assertions])

This system task prevents matching of assertion and cover statements. Sequences and properties in the process of matching sequences will continue. Assertion and cover statements will not begin matching again until re-enabled with **\$asserton()**. Use the arguments in the same way as \$asserton uses them.

# A.6 Dynamic data within sequences

SVA includes the ability to call a routine or sample data within the sequence for later analysis. The ability to call a routine (tasks, void functions, methods, and system tasks) allows you to record data for analysis or debugging.

Example A-20 demonstrates the SVA sequences with system task calls.

#### 

SVA sequences allow you to declare *local variables* that can be used to sample data at a specific point within a sequence. Example 5-12, "Encapsulate coverage properties inside a module" on page 111 demonstrates an SVA sequence with a local variable. Long *et. al* [2007] provide an excellent overview and set of guidelines for coding local variables.

# A.7 SVA directives

SVA directives specify how properties are to be used. Example A-21 describes the syntax for SVA directives.

```
immediate_assert_statement ::=
    assert ( expression ) action_block

concurrent_assert_statement ::=
    assert property '(' property_spec ')' action_block

concurrent_assume_statement ::=
    assume property '(' property_spec ')' ';'

concurrent_cover_statement ::=
    cover property '(' property_spec ')' statement_or_null

action_block ::=
    statement [ else statement_or_null ]
    | [statement_or_null] else statement_or_null

statement_or_null ::=
    statement_or_null
```

# A.8 Useful named property examples

This section defines a set of useful, named property declarations we have created with the intent to be shared by an assertion-based IP design team. Our goal is to create a set of named properties that is similar to a some of the expressive IEEE 1850 Std. Property Specification Language (PSL) [IEEE 1850-2005] linear-time temporal operators. This allows us to express complex properties with minimum code through reuse.

#### Example A-22 Named property declarations

```
// file property declarations.h
'ifndef PROPERTY DECLARATIONS
'define PROPERTY DECLARATIONS
// P -> next (0 until R)
property P impl Q weak until R(ck,rst,P,Q,R);
  @(posedge ck) disable iff (rst)
    $rose(P) ##1 (~R)[*1:$] |-> Q;
endproperty
// P -> next (Q until! R)
property P impl Q strong until R(ck,rst,P,Q,R);
  @(posedge ck) disable iff (rst)
    rose(P) \mid \Rightarrow (R throughout (Q[*0:$])) ##1 R;
endproperty
// P -> next (Q before R)
property P impl Q weak before R(ck,rst,P,Q,R);
  @(posedge ck) disable iff (rst)
    $rose(P) ##1 (~(Q & ~R))[*1:$] |-> ~R;
endproperty
// P -> next ( Q before! R)
property P impl Q strong before R(ck,rst,P,Q,R);
  @(posedge ck) disable iff (rst)
    rose(P) \mid > (\sim R \text{ throughout } Q[=1:\$]) \# 1 (R \& \sim Q);
endproperty
'endif
```

# APPENDIX

B

# COMPLETE OVM/AVM TESTBENCH EXAMPLE

In this appendix, we provide a complete OVM/AVM example to illustrate how to integrate assertion-based IP into a *transaction-level* testbench. We have divided this appendix into two parts. The first part provides the source code for our simple nonpipelined bus interface example (previously discussed in Section 5.2 on page 75). The second part provides a high-level reference for many of the potentially less obvious OVM/AVM classes used on our testbench example.


The Open Verification Methodology (or OVM) is an open-source and class-based library that is freely available under an Apache License, Version 2.0 open-source license. OVM is a superset of the Cadence Design System's Unified Reuse Methodology (URM) and Mentor Graphic's Advanced Verification Methodology (AVM) [Glasser et al., 2007], with some additional features. We chose the Open Verification Methodology as the basis for our testbench example because the source code for the OVM library is openly available and can be downloaded at <a href="http://www.mentor.com/go/cookbook">http://www.mentor.com/go/cookbook</a>. Assuredly, there are other testbench base-class libraries available. The general ideas, processes, and techniques we present in this appendix to

demonstrate our assertion-based IP within a transaction-level testbench can be extended to the specific implementation details of other verification environment methodologies, such as the VMM [Bergeron et al., 2006].

# **B.1 OVM/AVM Example Source Code**

Figure B-1 illustrates our testbench example for the simple nonpipelined bus interface example (previously discussed in Section 5.2 on page 75).

Figure B-1



You might note that our example testbench is lacking a DUV. For our example, we are emulating the bus behavior using a responder verification transactor. For this case, the responder could be replaced with an actual DUV at a point in the design cycle when the RTL is available. However, the current testbench environment allows us to debug our

assertion-based IP module prior to completion of the DUV. The source code for the various verification components is defined in the following sections.

#### Example B-1 Testbench top module

```
interface clk rst if;
 bit clk , rst;
endinterface
module top;
  import avm pkg::*;
  import tb tr pkg::*;
  import tb env pkg::*;
  clk rst if clk rst bus();
  tb clock reset clock reset gen( clk rst bus );
  pins if #(.DATA SIZE(8),.ADDR SIZE(8))
    nonpiped bus (
    .clk( clk rst bus.clk ),
     .rst( clk rst bus.rst)
    );
// assertion-based IP module
  tb monitor mod tb monitor(
    .bus if ( nonpiped bus )
  );
// class-based components instantiated within the environment class
  tb env env;
  initial begin
    env = new( nonpiped bus,
               tb monitor.cov ap,
               tb monitor.status ap );
    fork
      clock reset gen.run;
    join none
    env.do test;
    $finish;
  end
endmodule
```

# **B.1.1** top module

The top module shown in Example B-1 (see page 277) instantiates all SystemVerilog interfaces, modules, and class-based components.

# B.1.2 tb\_clock\_reset module

The SystemVerilog tb\_clock\_reset module is responsible for generating all testbench clock and reset activity.

#### Example B-2 Clock and reset generator module tb clock reset (interface i); parameter bit ACTIVE RESET = 1; bit stop; initial begin stop = 0;end task run( int reset hold = 2 , int half period = 10, int coun $\overline{t} = 0$ ); i.clk = 0;i.rst = ACTIVE RESET; for( int i = 0; i < reset hold;i++ ) begin</pre> tick( half period ); tick( half period ); end i.rst = !i.rst; for( int i = 0; (i < count || count == 0) && !stop; i++ ) begin tick( half period ); end endtask task tick( int half period ); # half period; i.clk = !i.clk; endtask endmodule

# B.1.3 pins\_if interface

The SystemVerilog pins\_if interface defines the testbench interconnect for the various components that connect to our simple nonpipelined bus.

#### Example B-3 SystemVerilog interface definition for pins\_if

```
import avm pkg::*;
import tb tr pkg::*;
interface pins if( input clk , input rst );
  parameter int DATA SIZE = 8;
  parameter int ADDR SIZE = 8;
 bit sel;
 bit en;
bit write;
 bit [DATA SIZE-1:0] wdata;
 bit [DATA SIZE-1:0] rdata;
  bit [ADDR SIZE-1:0] addr;
 modport driver mp (
  input clk , rst ,
output sel , en , write , addr ,
output wdata ,
  input
               rdata
  );
 modport responder mp (
  input clk, rst,
  input sel , en , write , addr , input wdata , output rdata
  input
  );
  modport monitor mp (
  input clk, rst,
  input sel , en , write , addr ,
input wdata ,
input rdata
  );
endinterface
```

# B.1.4 tb\_monitor module

The tb\_monitor module, which is illustrated as the Assertion-Based Monitor in Figure B-1, is our assertion-based IP for the nonpipelined bus.

#### Example B-4 Assertion-based IP tb\_monitor module import avm pkg::\*; import tb tr pkq::\*; module tb monitor mod( interface bus if ); avm analysis port #(tb transaction) cov ap = new("cov ap", null);avm analysis port #(tb status) status ap = new("status\_ap", null); parameter DATA SIZE = 8; parameter ADDR SIZE = 8; tb status status; // See Section B.1.7 (see page 287) for details // Used to decode bus control signals bit [ADDR SIZE-1:0] bus addr; bit [DATA SIZE-1:0] bus wdata; bit [DATA SIZE-1:0] bus rdata; bit bus write; bit. bus sel; bit bus en; bit bus reset; bus inactive; bit. bit bus start; bit bus active; bit bus error; // Identify conceptual states from bus control signals always @(posedge bus if.monitor mp.clk) begin bus addr = bus if.monitor mp.addr; bus wdata = bus if.monitor mp.wdata; bus rdata = bus if.monitor\_mp.rdata; bus write = bus if.monitor mp.write; bus sel = bus if.monitor mp.sel; bus en = bus if.monitor mp.en; // Continued on next page

#### Example B-4 Assertion-based IP tb\_monitor module

```
if (bus if.monitor mp.rst) begin
    bus reset = 1;
    bus inactive = 1;
    bus start = 0;
    bus active = 0;
    bus = 0;
  end
else begin
    bus reset = 0;
    bus inactive = ~bus if.monitor mp.sel &
                 ~bus if.monitor mp.en;
               = bus if.monitor mp.sel &
    bus start
                 ~bus if.monitor mp.en;
    bus active = bus if.monitor mp.sel &
                  bus if.monitor mp.en;
    bus error = ~bus if.monitor mp.sel &
                   bus if.monitor mp.en;
   end
 end
 // -----
 // REQUIREMENT: Bus legal states
property p reset inactive;
 @(posedge bus if.monitor mp.clk)
   disable iff (bus reset)
     $past(bus reset) |-> (bus inactive);
endproperty
assert property (p reset inactive) else begin
  status = new();
  status.set err trans reset();
  status ap.write(status);
end
property p valid inact trans;
  @(posedge bus if.monitor mp.clk)
   disable iff (bus reset)
     ( bus inactive) =>
      (( bus inactive) || (bus start));
endproperty
assert property (p valid inact trans) else begin
  status = new();
  status.set err trans inactive();
  status ap.write(status);
end
// Continued on next page
```

#### Example B-4 Assertion-based IP tb monitor module

```
property p valid start trans;
   @(posedge bus if.monitor mp.clk)
   disable iff (bus reset)
    (bus start) |=> (bus active);
 endproperty
 assert property (p valid start trans) else begin
  status = new();
  status.set err trans start();
   status ap.write(status);
 end
 property p valid active trans;
  @(posedge bus if.monitor mp.clk)
   disable iff (bus reset)
     (bus active) |=>
       ((bus inactive | bus start));
 endproperty
 assert property (p valid active trans) else begin
  status = new();
  status.set err trans active();
  status ap.write(status);
 end
 property p valid error trans;
  @(posedge bus if.monitor mp.clk)
   disable iff (bus reset)
     (~bus error);
 endproperty
 assert property (p valid error trans) else begin
  status = new();
  status.set err trans error();
  status ap.write(status);
 end
 // -----
 // REQUIREMENT: Bus must remain stable
 property p bsel stable;
  @(posedge bus if.monitor mp.clk)
   disable iff (bus reset)
    (bus start) |=> ($stable(bus sel));
 endproperty
 assert property (p bsel stable) else begin
  status = new();
  status.set err stable sel();
  status ap.write(status);
// Continued on next page
```

#### Example B-4 Assertion-based IP tb\_monitor module

```
property p baddr stable;
   @(posedge bus if.monitor mp.clk)
   disable iff (bus reset)
    (bus start) |=> $stable(bus addr);
endproperty
assert property (p baddr stable) else begin
  status = new();
  status.set err stable addr();
  status ap.write(status);
end
property p bwrite stable;
  @ (posedge bus if.monitor mp.clk)
   disable iff (bus reset)
     (bus start) |=> $stable(bus write);
endproperty
assert property (p bwrite stable) else begin
   status = new();
  status.set err stable write();
  status ap.write(status);
end
property p bwdata stable;
  @(posedge bus if.monitor mp.clk)
   disable iff (bus reset)
     (bus start) && (bus write) |=>
       $stable(bus wdata);
endproperty
assert property (p bwdata stable) else begin
  status = new();
  status.set err stable wdata();
  status ap.write(status);
end
property p burst size;
  int psize;
 @(posedge bus if.monitor mp.clk)
      ((bus inactive), psize=0)
  ##1 ((bus start, psize++, build tr(psize))
       ##1 (bus active))[*1:$]
  ##1 (bus inactive);
endproperty
cover property (p burst size);
// Continued on next page
```

#### Example B-4 Assertion-based IP tb\_monitor module

```
function void build tr(int psize);
  tb transaction tr;
  tr = new();
  if (bus write) begin
    tr.set write();
    tr.data = bus wdata;
  end
  else begin
    tr.set read();
    tr.data = bus rdata;
  end
  tr.burst count = psize;
  tr.addr = bus addr;
  cov ap.write(tr);
endfunction
initial begin
  bus reset = 0;
  bus inactive = 0;
  bus start = 0;
  bus active = 0;
endmodule
```

## B.1.5 tb\_env class

The environment class is the topmost container of an AVM testbench. It contains all the class-based components that comprise the testbench and orchestrate test execution of the testbench.

#### Example B-5 Testbench environment class

```
package tb env pkg;
 import avm pkg::*;
 import tb tr pkg::*;
 import tb transactor pkg::*;
class tb env extends avm env;
   protected tb stimulus p stimulus;
  protected tb driver p driver;
   protected to responder p responder;
   protected tb coverage p_coverage;
   analysis fifo #( tb status ) p status af;
   avm analysis port #( tb status ) p status ap;
   avm analysis port #( tb transaction ) p cov ap;
   local process p stimulus process;
   virtual pins if #( .DATA SIZE(8), .ADDR SIZE(8) )
              p nonpiped bus;
 // Environment class constructor
   function new(
     virtual pins if #(.DATA SIZE(8),.ADDR SIZE(8))
                   nonpiped bus,
      avm analysis port #( tb transaction ) cov ap,
     avm analysis port #( tb status ) status ap
   );
     p nonpiped bus = nonpiped bus;
    p cov ap = cov ap;
    p status ap = status ap;
     p driver = new("driver ", this);
     p responder = new("responder", this);
    p coverage = new("coverage ", this);
     p stimulus = new("stimulus", this);
    p status af = new("status fifo");
   endfunction
// Continued on next page
```

#### **Example B-5 Testbench environment class**

```
function void connect;
    p stimulus.blocking put port.connect (
        p driver.blocking put export
    p driver.m bus if = p nonpiped bus;
    p responder.p bus if = p nonpiped bus;
    p cov ap.register(
       p coverage.analysis export
    );
    p status ap.register(
      p status af.analysis export
   endfunction
// Test Controller
   task run;
   fork
     begin
       p stimulus process = process::self;
      p stimulus.generate stimulus;
     end
     terminate when timedout;
     terminate on error;
     terminate when covered;
    ioin
   endtask
   task terminate when timedout;
   #200000;
   p stimulus process.kill;
   avm report message ("terminate when timedout", "");
    $finish;
   endtask
   task terminate on error;
   string s;
   tb status status;
   p status af.get( status );
    p_stimulus process.kill;
    $sformat (s, "%s", status.convert2string);
    avm report error("terminate on error" , s );
    $finish;
   endtask
// Continued on next page
```

#### Example B-5 Testbench environment class

```
task terminate_when_covered;
  wait( p_coverage.p_is_covered );
  p_coverage.report;
  p_stimulus_process.kill;
  avm_report_warning("terminate_when_covered" , "" );
  $finish;
  endtask
endclass
endpackage
```

# B.1.6 tb\_tr\_pkg package

The tb\_tr\_pkg contains the class definitions for coverage transactions and error status, which is referenced in Example B-5.

```
package tb_tr_pkg package

package tb_tr_pkg;

import avm_pkg::*;
    'include "tb_transaction.svh"
    'include "tb_status.svh"

endpackage
```

#### B.1.7 tb\_transaction class

The tb\_transaction class defines the nonpipelined bus address and data for both stimulus generation and coverage detection.

#### Example B-7 tb transaction class

```
class tb transaction extends avm transaction;
  typedef enum {IDLE, WRITE, READ} bus trans t;
 rand bus trans t bus trans type;
 rand bit[4:0] burst_count;
rand bit[7:0] data;
  rand bit[7:0] addr;
 function avm transaction clone();
   tb transaction t = new;
   t.copy( this );
   return t;
  endfunction
  function void copy( input tb transaction t );
   data
                   = t.data;
    addr
                   = t.addr;
   burst count = t.burst count;
   bus trans type = t.bus trans type;
  endfunction
  function bit comp( input tb transaction t );
   avm report message( t.convert2string , convert2string );
    return ((t.data == data) & (t.addr == addr) &
            (t.burst count == burst count) &
            (t.bus trans type == bus trans type));
  endfunction
  function string bus transaction type;
    if (bus trans type == IDLE)
     return ("IDLE ");
    else if (bus trans type == WRITE)
     return ("WRITE");
    else
     return ("READ ");
  endfunction
  function string convert2string;
    string s;
    \$sformat(s, ``Bus type = \$s, data = \$d, addr = \$d'',
             bus transaction type(), data , addr);
    return s;
 endfunction
  function bit is idle;
    return (bus trans type == IDLE);
 endfunction
// Continued on next page
```

#### Example B-7 tb\_transaction class function bit is write; return (bus trans type == WRITE); endfunction function bit is read; return (bus trans type == READ); endfunction function bit is done; return (burst count == 1); endfunction function void set idle(); bus trans type = IDLE; return ; endfunction function void set write(); bus trans type = WRITE; return ; endfunction function void set read(); bus trans type = READ; return ; endfunction function void set data( bit [7:0] D ); data = D;return ; endfunction function void set addr(bit [7:0] A); addr = A;return ; endfunction function bit[7:0] get data; return data ; endfunction function bit[7:0] get addr; return addr ; endfunction function bit[4:0] get burst count; return burst count ; endfunction

// Continued on next page

#### Example B-7 tb\_transaction class

```
function void decrement_burst_count;
  burst_count = burst_count - 1;
  return;
  endfunction
endclass
```

# B.1.8 tb status class

The tb\_status class is broadcast through an avm\_analysis\_port to identify a specific nonpipelined bus error.

```
Example B-8 tb_status class
class tb status extends avm transaction;
   typedef enum { ERR TRANS RESET ,
                  ERR TRANS INACTIVE ,
                  ERR TRANS START ,
                  ERR TRANS ACTIVE ,
                  ERR TRANS ERROR ,
                  ERR STABLE SEL ,
                  ERR STABLE ADDR ,
                  ERR STABLE WRITE ,
                  ERR STABLE WDATA } bus_status_t;
  bus status t bus status;
   function void set err trans reset;
    bus status = ERR TRANS RESET;
  endfunction
   function void set err trans inactive;
    bus status = ERR TRANS INACTIVE;
  endfunction
   function void set err trans start;
    bus status = ERR TRANS START;
  endfunction
// Continued on next page
```

#### Example B-8 tb\_status class

```
function void set err trans active;
   bus status = ERR TRANS ACTIVE;
  endfunction
  function void set err trans error;
   bus status = ERR TRANS ERROR;
  endfunction
  function void set err stable sel;
   bus status = ERR STABLE SEL;
  endfunction
  function void set err stable addr;
   bus status = ERR STABLE ADDR;
  endfunction
  function void set err stable write;
   bus status = ERR STABLE WRITE;
  endfunction
  function void set err stable wdata;
   bus status = ERR STABLE WDATA;
  endfunction
  function avm transaction clone();
   tb status t = new;
   t.copv(this);
   return t;
  endfunction
  function void copy( input tb status t );
   bus status = t.bus status;
  endfunction
  function bit comp( input tb status t );
    avm report message( t.convert2string , convert2string );
    return (t.bus status == bus status);
  endfunction
  function string convert2string;
    string s;
    $sformat(s, "Assertion error %s", bus status type());
   return s;
  endfunction
 function string bus status type;
   return bus status.name();
 endfunction
endclass
```

# B.1.9 tb\_transactor package

The tb\_transactor package, which is referenced in Example B-5, includes all the SystemVerilog class-based components.

# package tb\_transactor package package tb\_transactor\_pkg; import avm\_pkg::\*; import tb\_tr\_pkg::\*; 'include "tb\_stimulus.svh" 'include "tb\_driver.svh" 'include "tb\_responder.svh" 'include "tb\_coverage.svh" endpackage

# B.1.10 tb\_stimulus class

The tb\_stimulus class is responsible for generating random stimulus in our example testbench.

# Example B-10 tb\_stimulus class // Get new random transaction type and burst count assert( t.randomize() ); burst count = t.get burst count(); for ( int j = 1; j<=burst count; j++) begin</pre> // Keep same transaction type and burst count // but randomize data and address within burst count loop t.data = \$random % 256; t.addr = \$random % 256; \$cast( m temp , t.clone() ); blocking put port.put( m temp ); t.decrement burst count(); end end endtask endclass

# B.1.11 tb\_driver class

The tb\_driver class is responsible for converting an untimed transaction into the appropriate timed pin activity defined by the nonpipelined bus protocol.

#### Example B-11 tb driver class

```
avm blocking put export #( tb transaction )
      blocking put export;
  local tlm fifo #( tb transaction ) p fifo;
 local tb driver_state_e m_state;
 local tb transaction m transaction;
// Generate cycle accurate bus controls for protocol
  function new( string name ,
   avm named component parent );
    super.new( name , parent );
   p fifo = new("fifo", this);
   m state = INACTIVE;
   blocking put export =
       new("blocking_put_export", this);
    set report verbosity level ( 400 );
  endfunction
  function void export connections;
   blocking put export.connect
          ( p fifo.blocking put export );
  endfunction
 task run;
   string m trans str;
   m bus if.driver mp.en = 0;
    m bus if.driver mp.sel = 0;
    forever begin
      @( posedge m bus if.driver mp.clk );
      if ( m bus if.driver mp.rst == 1 ) begin
       m bus if.driver mp.en <= 0;</pre>
       m bus if.driver mp.sel <= 0;</pre>
       m state = INACTIVE;
      end
      else begin
// Continued on next page
```

```
Example B-11 tb_driver class
 // Conceptual state-machine to
 // emulate bus protocol activity
         case( m state )
           INACTIVE : begin
 // Get stimulus generator output
              if ( p fifo.try get ( m transaction ) ) begin
 // If not idle, set bus controls to transition to a START state
                m bus if.driver mp.write <= 0;</pre>
                m bus if.driver mp.en <= 0;</pre>
                if ( ~m transaction.is idle() ) begin
                 m bus if.driver mp.sel <= 1;</pre>
                  m state = START;
                end
                else begin
                  m bus if.driver mp.sel <= 0;</pre>
                  m state = INACTIVE;
               m bus if.driver mp.addr <= m transaction.get addr();</pre>
 // Set bus controls for write
                if ( m transaction.is write() ) begin
                 m bus if.driver mp.write <= 1;</pre>
                m bus if.driver mp.wdata <= m transaction.get data()</pre>
 ;
                end
              end
             else begin
              avm report error ("DRIVER reqest fifo.try get failed",
                                   "");
              end
           end // INACTIVE
           START : begin
 // Set bus controls to transition to an ACTIVE state
             m bus if.driver mp.sel <= 1;</pre>
             m bus if.driver mp.en <= 1;</pre>
             m state = ACTIVE;
 // Continued on next page
```

# Example B-11 tb driver class if (m bus if.driver mp.write) begin avm report message ("DRIVER sending m transaction.convert2string ); end end // START ACTIVE : begin if (~m\_bus\_if.driver\_mp.write) begin \$sformat( m trans str , "Bus type = READ , data = %d , addr = %d" , m bus if.driver mp.rdata , m bus if.driver mp.addr ); avm report message ("DRIVER receiving", m trans str ); end // Determine if burst is done m bus if.driver mp.en <= 0;</pre> if ( m transaction.is done() ) begin // Set bus controls to transition to an INACTIVE state m bus if.driver mp.sel <= 0;</pre> m state = INACTIVE; end else begin // Set bus controls to transition to a START state for burst m bus if.driver mp.sel <= 1; m state = START; // Get next transaction if( p\_fifo.try\_get( m\_transaction ) ) begin m bus if.driver mp.addr <= m transaction.get addr()</pre> // Set bus controls for write // Continued on next page

```
Example B-11 tb_driver class
                  if ( m transaction.is write() ) begin
                    m bus if.driver mp.write <= 1;</pre>
                    m bus if.driver mp.wdata <=
                                             m transaction.get data()
 ;
                  end
                  else begin
                    m bus if.driver mp.write <= 0;</pre>
                  end
                end
                else begin
                avm report error ("DRIVER reqest fifo.try get failed",
                end
              end
           end // ACTIVE
         endcase
       end
     end
   endtask
 endclass
```

# B.1.12 tb\_responder class

The  $tb_responder$  class emulates the DUV and responds to bus activity initiated from the  $tb_driver$ , as illustrated in Figure B-1.

```
Example B-12 tb_responder class

class tb_responder extends avm_threaded_component;

virtual pins_if #( .DATA_SIZE( 8 ), .ADDR_SIZE( 8 ) ) p_bus_if;

function new( string name ,
    avm_named_component parent = null );

super.new( name , parent );

set_report_verbosity_level( 400 );
endfunction

// Continued on next page
```

#### Example B-12 tb\_responder class

```
task run;
// Used to decode bus control signals
   localparam INACTIVE = 2'b00;
   localparam START = 2'b10;
   localparam ACTIVE = 2'b11;
   localparam ERROR = 2'b01;
    string s trans str;
// Evaluate cycle accurate bus controls for protocol
    forever begin
      @( posedge p bus if.responder mp.clk );
      if (p bus if.responder mp.rst) continue;
// Conceptual state-machine to decode bus protocol transitions
     case( {p bus if.responder mp.sel,p bus if.responder mp.en} )
       INACTIVE : begin
       end // INACTIVE
        START : begin
// If read transaction, get generator output for transaction
          if (~p bus if.responder mp.write) begin
// Get stimulus generator output for read transaction
           p bus if.responder mp.rdata = $random % 256;
           $sformat( s trans str ,
                    "Bus type = READ , data = %d , addr = %d'' ,
                    p bus if.responder mp.rdata,
                    p bus if.responder mp.addr);
           avm report message("RESPONDER sending" ,
                                s trans str );
          end
        end // START
       ACTIVE : begin
// If write transaction, print data and addr sent from driver
// Continued on next page
```

#### 

# B.1.13 tb\_coverage class

The tb\_coverage class is the coverage collector, which receives transactions detected by our assertion-based monitor as illustrated in Figure B-1, and uses a SystemVerilog covergroup construct to measure various bus burst lengths.

```
class tb_coverage extends avm_threaded_component;

bit p_is_covered;

local bit [4:0] tsize;
local bit ttype;
local tb_transaction t;

covergroup p_size_cov;
    csize : coverpoint tsize;
    ctype : coverpoint ttype;
endgroup

analysis_fifo #(tb_transaction) af;
analysis_if #(tb_transaction) analysis_export;

// Continued on next page
```

#### Example B-13 tb coverage class

```
function new( string name ,
                avm named component parent = null );
   super.new( name , parent );
   p size cov = new;
   tsize = 0;
   p is covered = 0;
   set report verbosity level(4);
   af = new("trans fifo", this);
  endfunction
  function void export connections;
   analysis export = af.analysis export;
 endfunction
 task run;
   forever begin
     af.get(t);
     this.avm report message ("COLLECTOR receiving ",
                               t.convert2string);
     ttype = t.is write();
     tsize++;
// If done bursting (burst count == 1),
// sample final burst size and type
      if (t.get burst count() == 1) begin
       p_size cov.sample;
       if(p size cov.get inst coverage > 75) begin
          p is covered = 1;
       end
       tsize = 0;
     end
   end
 endtask
  function void report;
    string report str;
    $sformat( report str , "%d percent covered" ,
              p_size_cov.get_inst_coverage );
    this.avm report message ( "coverage report" , report str );
   endfunction
endclass
```

# B.2 OVM/AVM high-level reference guide

This section contains a high-level reference guide, which provides an overview description for many of the potentially less obvious OVM/AVM classes used in our complete testbench example. For a comprehensive list of all OVM/AVM classes, we suggest you reference the OVM/AVM Encyclopedia appendix in [Glasser et al., 2007], which documents all of the classes in the OVM/AVM library. For each class, the OVM/AVM Encyclopedia provides a description of the class and what it is used for along with a listing of all the members and methods.<sup>1</sup>

```
avm_env extends avm_named_component
```

A subclass of avm\_env is the top-level class in any class-based AVM verification environment. All the components of the testbench are children of this top-level class.

```
avm_named_component extends avm_report_client
```

This is the fundamental building block of the AVM. All structural classes (for example, avm\_env, avm\_threaded\_component, avm\_random\_stimulus, and so forth) inherit from avm\_named\_component.

This is a general purpose unidirectional random stimulus generator. It is a useful component in its own right, but can also be used as a template to define other stimulus generators or extended to add stimulus generation methods to simplify test writing.

The avm\_random\_stimulus class generates streams of trans\_type transactions. These streams may be generated by the randomize() method of trans type,

1. The OVM is a superset of the 3.0 version of the AVM. The names in this appendix are discussed in terms of avm\_\* prefix, which are backwards compatible, versus the ovm\_\* names that are being proposed at the time of this writing.

or the randomize() method of one of its subclasses, depending on the type of the argument passed into the generate\_stimulus() method. The stream may go indefinitely until terminated by a call to stop\_stimulus\_generation(), or you may specify the maximum number of transactions to be generated.

#### ${\tt avm\_threaded\_component} \ {\tt extends}$

avm named component

A threaded component inherits from avm\_named\_component and adds the ability to spawn a run() task at the beginning of the simulation.

An <code>avm\_\*\_export</code> is a connector that provides interfaces to other components. It gets these interfaces by connecting to an <code>avm\_\*\_export</code> or <code>avm\_\*\_imp</code> in a child component.

```
avm_*_port #(type T=int) extends avm_port_base
    #(tlm_*_if #(T))
```

An avm\_\*\_port is a connector that requires interfaces be supplied to it. It may get these interfaces by connecting to a parent's avm\_\*\_port or an avm\_\*\_export or avm\_\*\_imp in a sibling.

avm\_analysis\_port is used by a component such as a monitor to publish a transaction to zero, one, or more subscribers. Typically, it will be used inside a monitor to publish a transaction observed on a bus to scoreboards and coverage objects.

avm\_port\_base is the base class for all ports, exports, and implementations (avm\_\*\_port, avm\_\*\_export, and avm\_\*\_imp). avm\_port\_base extends IF, which is the type of the interface required or provided by the port, export, or implementation.

#### analysis fifo #(type T=int) extends tlm fifo #(T)

An analysis\_fifo is a tlm\_fifo with an unbounded size and a write() interface. It can be used any place an avm\_subscriber is used. Typical usage is as a buffer between an analysis\_port in a monitor and an analysis component (that is, a component derived from avm subscriber).

tlm\_fifo #(type T=int) extends avm\_named\_component
 tlm\_fifo is a FIFO that implements all the
 unidirectional TLM interfaces.

#### analysis if #(type T=int)

The analysis interface is a nonblocking, non-negotiable, unidirectional interface. It is typically used to transfer a transaction from a monitor, which cannot block, to a scoreboard or coverage object.

#### avm\_transaction

This is the base class for all AVM transactions.

# BIBLIOGRAPHY

- [Accellera OVL 2007] Accellera Standard Open Verification Library Reference Manual, 2007.
- [Alur and Henzinger 1998] R. Alur, T. Henzinger, "Finitary fairness," *ACM Trans. Program. Lang. Syst.*, 20, 6 Nov. 1998.
- [AMBA 1999] ARM, AMBA specification version 2.0, May 1999.
- [Bailey et al., 2005] B. Bailey, G. Martin, T. Anderson, *Taxonomies for the Development and Verification of Digital Systems*, Springer, 2005.
- [Bailey et al., 2007] B. Bailey, G. Martin, A. Piziali, ESL Design and Verification: A Prescription for Electronic System Level Methodology, Morgan Kaufmann, 2007.
- [Bergeron et al., 2006] J. Bergeron, E. Cerny, A. Hunter, A. Nightingale, Verification Methodology Manual for SystemVerilog, Springer, 2006.
- [Chattterjee 2005] P. Chattterjee, "Streamline Verification Process with Formal Property Verification to Meet Highly Compressed Design Cycle," *Proc. Design Automation Conference*, 2005.
- [Cohen 2005] B. Cohen, S. Venkataramanan, A. Kumar, *SystemVerilog Assertions Handbook...for Formal and Dynamic Verification*, VhdlCohen Publishing, 2005.
- [Dasgupta 2006] P. Dasgupta, *A Roadmap for Formal Property Verification*, Springer 2006.
- [Ecker *et al.*, 2006] W., Ecker, V. Esen, M. Hull, "Execution semantics and formalisms for multi-abstraction TLM assertions," *Proc. MEMOCODE*, 2006.
- [Eisner and Fisman 2006] C. Eisner, D. Fisman, *A Practical Introduction to PSL*, Springer, 2006.
- [eRM 2005] Scalable Testbench White Paper, Cadence Design Systems, 2005.
- [Foster and Coelho 2001] H. Foster, C. Coelho, "Assertions Targeting A Diverse Set of Verification Tools," *Proc. Intn'l HDL Conference*, March, 2001.
- [Foster et al., 2004] H. Foster, A. Krolnik, D. Lacey, Assertion-Based Design, 2<sup>nd</sup> Edition, Kluwer Academic Publishers, 2004.
- [Foster *et al.*, 2006a] H. Foster, K. Larsen, M. Turpin, "Introducing The New Accellera Open Verification Library Standard," *Proc. DVCon*, 2006.

- [Foster *et al.*, 2006b] H. Foster, L. Loh, B. Rabii, V. Singhal, "Guidelines for creating a formal verification testplan," *Proc. DVCON*, 2006.
- [Glasser et al., 2007] M. Glasser, A. Rose, T. Fitzpatrick, D. Rich, H. Foster, *The Verification Cookbook: Advanced Verification Methodology (AVM)*, Mentor Graphics Corp, 2007. http://www.mentor.com/go/cookbook.
- [Haque et al., 2006] F. Haque, J. Michelson, K. Khan, *The Art of Verification with SystemVerilog Assertions*, Verification Central, 2006.
- [I<sup>2</sup>C 2000] *I<sup>2</sup>C Bus Specification*, version 2.1, January 2000, http://www.semiconductors.philips.com/buses/i2c.
- [IEEE 1800-2005] IEEE Standard 1800-2005 SystemVerilog: Unified Hardware Design, Specification and Verification Language, IEEE, Inc., New York, NY, USA, 2005
- [IEEE 1850-2005] IEEE Standard 1850-2005 Property Specification Language (PSL), IEEE, Inc., New York, NY, USA, 2005.
- [ITRS 2003] The International Technology Roadmap for Semiconductors, 2003 Edition, Retrieved July 5, 2007 from the World Wide Web: http://www.itrs.net/Links/2003ITRS/Home2003.htm.
- [Kariniemi and Nurmi 2005] H. Kariniemi and J. Nurmi, *Arbitration and Routing Schemes for on-Chip Packet Networks*, Springer, 2005, http://www.tkt.cs.tut.fi/kurssit/9636/K05/Chapter18.pdf.
- [Keating and Bricaud 2002] M. Keating and P. Bricaud, *Reuse Methodology Manual*, Kluwer Academic Publishers, 2002.
- [Long et al., 2007] J. Long, A, Seawright, H. Foster, "SVA Local Variable Coding Guidelines for Effective Use," *Proc. DVCon*, 2007.
- [Marschner 2002] E. Marschner, B. Deadman, G. Martin, "IP Reuse Hardening via Embedded Sugar Assertions," *Proc. International Workshop on IP-Based SoC Design*, 2002.
- [Martin 2002] G. Martin, "UML for embedded systems specification and design: motivation and overview," *Proc. Design, Automation and Test in Europe*, 2002.
- [OCP 2003] *Open Core Protocol Specification 2.0*, Document Revision 1.1, Part number: 161-000125-0002, 2003, www.ocpip.org.
- [Piziali 2004] A. Piziali, Functional Verification Coverage Measurement and Analysis, Kluwer Academic Publishers, 2004.
- [Richards 2003] J. Richards, "Creative assertion and constraint methods for formal design verification," *Proceedings of DVCon*, 2003.
- [Ruah *et al.*, 2005] S. Ruah, A. Fedeli, C. Eisner, "Property-Driven Specification of VLSI design," Property Based System Design (PROSYD) methodology document FP6-IST-507219, 2005.

306 Creating Assertion-Based IP

- [Susantol and Melham 2003] K. W. Susanto1, T. Melham, "An AMBA-ARM7 Formal Verification Platform," *Lecture Notes in Computer Science*, Springer, 2003.
- [Vijayaraghavan and Ramanathan 2005] S. Vijayaraghavan, M. Ramanathan, *A Practical Guide for SystemVerilog Assertion*, Springer, 2005.
- [Wilcox 2004] P. Wilcox, *Professional Verification: A Guide to Advanced Functional Verification*, Kluwer Academic Publishers, 2004.

# Index

Symbols	Advanced Verification Methodology
\$ 260	(AVM) 20, 35, 41, 47, 51, 57
\$assertion 272	assertion-based IP 20
\$assertkill 272	AMBA 35, 63, 75, 76, 90
\$assertoff 272	analysis port 30, 50, 51, 52, 54, 69, 70, 71,
\$asserton 272	72, 83, 86, 99, 109, 138, 142, 162, 258
\$countones 270	broadcasting data 30
\$display 271	publisher 30
Serror 271	subscriber 30, 51
\$fatal 271	analysis fifo class 303
\$fell 269	analysis if class 303
\$info 272	arbiter 31, $\overline{90}$ , 113
\$isunknown 270	credit registers 125
Sonehot 270	credits 125
\$onehot 270	grant without pending request 121
\$past 269	interleaving request 132
\$rose 269	latency 125
\$sampled 269	minimum latency 119
\$warning 271	mutually exclusive grants 118
[*m:n] 260	natural language properties 136
[*n] 260	round-robin 117, 125
[=n] 262	specific properties 117
[->n] 261	arbitration schemes 114
=> 268	fair 115, 128
-> 268	fixed priority 122
1 200	variable dynamic priority 128
<b>A</b>	variable weighted priority 125, 127
A	weighted-priority 125
abstraction 31	assertion coverage 31
Accellera Open Verification Library (OVL)	assertion-based IP 1, 4, 7, 19, 31, 40
11, 13	academic instructor 14
PSL 11	action 38, 57, 112
SVA 11	ad hoc process 7
Verilog 11	analysis interface 24
Advanced High-performance Bus (AHB)	analysis port 24, 30, 50, 51, 52, 69, 70,
35, 63, 90	71, 72, 83, 86, 99, 109, 138,
Advanced Peripheral Bus (APB) 35, 75	142, 162, 258

architect 14	avm_env
architecture 41	definition of 301
clarity xvi, 2, 38	avm_named_component class
coverage 108, 112	definition of 301
designer 14	avm port base class 302
detection 38, 57, 112	avm random stimulus class 301
development philosophy 14	avm threaded component class
engineering manager 14	definition of 302
formal verification 14	avm transaction class 69, 83, 100, 138,
guidelines and conventions 57	163, 303
interface-based 53	105, 5 05
libraries 11	D
modularity xvi, 2, 38	В
module versus interface assertions 41	behavior 31
module-based 44	black box 32
motivation 3, 17	bus functional model (BFM) 32, 35
novice 14	bus-based design 59, 60, 61
optimization 14	
process 13, 37, 39	C
provider 15	C or C++ model 7
reuse 1, 11, 17	channel class 303
separating detection from action xvi, 2	tlm fifo 303
simulation 14	class-based component 49
systematic process 7, 9	communication channel 23
systematic set of steps 37	component classes
systematic steps 39	avm env 301
terminology 31	avm named component 301
verification engineer 14	avm random stimulus 301
assertion-based monitor 38	avm_threaded_component 302
assertion-based verification (ABV) 1	conceptual state-machine 77, 152, 168, 169
libraries 11	implicit vs. explicit modeling 175
methodology 11	connector classes
ad hoc 11	avm_*_export 302
reuse 38	avm * port 302
assertions 31	avm analysis port 52, 302
black-box 6, 14	avm port base 302
definition 9	consequent 268
design engineer xv, 5	constraint 32
end-to-end 6	controllers 32
implementation-level xv, 4	memory 145
naming convention 57	corner case 32
verification engineer xv, 5	coverage 32, 108
white-box 6, 14	coverage model 32
assumption 31	coverage property 55
avm * export class	
definition of 302	D
avm_*_port class	D
definition of 302	datapath 32
avm_analysis_port class 52, 302	design component 32

design IP 59	assume 273
design refinement process 7	cover 273
blocks 8	disable iff 256
bus cycle-accurate (BCA) 7	ended 267
modules 8	first match 267
RTL model 8	intersect 265
system function model 7	or 265
transaction-level model (TLM) 7	property 255, 263
units 8	sequence 263
DUV 35	throughout 266
dynamic verification 33	within 266
•	local variable 110
E	local variables 273
	repetition
EDA xv, 4, 13, 35	nonconsecutive 261
elasticity buffer 199	sequence intersection 265
environment class 49, 56	sequences 258
constructor 48	task and functions
eRM 20, 35	\$assertkill 272
	\$assertoff 272
F	\$asserton 272
FIFO 35	\$countones 270
fixed priority 122	<b>\$error</b> 271
formal verification 3, 14	<b>\$fatal</b> 271
FSM 35	\$fell 269
	\$info 272
TT	\$isunknown 270
H	\$onehot 270
HDL 35	\$onehot0 270
HVL 36	\$past 269
	\$rose 269
I	\$sampled 269
IEEE Std 1800-2005 SystemVerilog	\$warning 271
SystemVerilog Assertions (SVA) 10,	temporal delay 258
36, 253	IEEE Std 1850 Property Specification Lan-
action block 257	guage (PSL) xv, 4, 10, 36, 274
action blocks 13	implication 268
concurrent assertions 254, 255,	Intellectual Property (IP) 8, 33, 36
256	industry guidelines 9
consecutive repetition 260	provider 15
goto repetition 261	quality 9
immediate assertions 254	reuse 8
implication 268	interfaces 63
infinite range 260	nonpipelined bus 63, 75
keyword	basic read operation 80
## 258	basic write operation 78
and 264	natural language properties 81
assert 273	203, 218, 228, 242
: <del>-</del>	

pipelined bus 63, 90	R
serial bus 63, 64	requirement 34
natural language properties. 67	reuse 70, 72
Inter-Integrated Circuit (I2C) Bus 36, 64	RTL 36
International Technology Roadmap for	RIE 30
Semiconductors (ITRS) 8	C
· · ·	$\mathbf{S}$
L	SDRAM 36, 147, 148, 151, 152, 154, 165, 173
libraries	DDR 146
encapsulate property set 11	SDR 146
linear-time temporal logic 253	SoC 36, 59, 60, 61, 63
linear-time temporal operators 274	split transaction 90
	static verification 34
M	SystemVerilog Assertions (SVA) xv, 4
memory controller 146	SystemVerilog interface 37, 45, 48, 54, 55,
burst read cycle 148	56, 68, 82
natural language properties 158	class-based reference 47
single read cycle 148	instantiation 46
single write cycle 148	modport 45, 46, 47, 68, 83, 99, 136, 161
model 33	virtual 49
modularity 27	SystemVerilog module-based assertion
module-based transactor 44	monitor 37
	montor b,
0	_
	T
Open Core Protocol (OCP) 63	testbench
Open Verification Library (OVL) 36	architecture
Open Verification Methodology (OVM) 30, 36	analysis layer 28
30	control layer 28
	environment layer 29
P	transactors layer 29
parameterized class 52	TLM 36
platform-based design 33, 63	TLM interface classes
properties 6	analysis_if 303
architecture 6	tlm_fifo class 303
definition 9	transaction 34
micro-architectural 6	transaction-level model (TLM) 7
natural language 7, 8	untimed 8
property 34	transactions policy classes
encapsulation 89	AVM transactions, base class for 69,
property encapsulation 75, 108, 141, 173	83, 100, 138, 163, 303
protocol 34	
protocol checker 34	V
•	·
0	verification
Q	stakeholders
queue	architect 6
explicit 213	design engineer 6
implicit 213	verification engineer 6

port 22 verification components xvi, 2, 10, 19, 20, responder 26 34, 38 reuse 51 analysis interface 24 scenario generator 25 analysis port 24, 50 scoreboard 25, 51 channel 23 simulation controller 25 class-based 37 slave 26 class-based versus module-based 42 stimulus generator 25 communication channel 19 transaction interface 23 coverage collector 25, 51, 56 transaction port 24 driver 26 Verification Intellectual Property (VIP) 1, export 22 10, 35, 36, 40 interconnect 22 declarative forms 4 master 25 imperative forms 3 modularity 27 synthesizable 3 module-based 37 VMM 20, 36 monitor 26 organization 26 analysis 29 W concentric testbench 26 white box 35 hierarchical testbench 27 operational 29

Index 313

#### Continued from page ii

Leakage in Nanometer CMOS Technologies Siva G. Narendra and Anantha Chandrakasan ISBN 978-0-387-25737-2, 2005

Statistical Analysis and Optimization for VLSI: Timing and Power Ashish Srivastava, Dennis Sylvester, and David Blaauw ISBN 978-0-387-26049-9, 2005