#### Getting to Work with OpenPiton

**Princeton University** 

http://openpiton.org





#### Princeton Parallel Research Group

- Redesigning the Data Center of the Future
  - Chip Architecture
  - Operating Systems and Runtimes
  - Power and Cooling Optimization
- Biodegradable Computing (Materials)

- 11 PhD Students
- 3 Undergraduates



#### Support













This work was partially supported by the NSF under Grants No. CCF-1217553, CCF-1453112, and CCF-1438980, AFOSR under Grant No. FA9550-14-1-0148, and DARPA under Grants No. N66001-14-1-4040 and HR0011-13-2-0005. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of our sponsors.

# The world's first open source, general purpose, multithreaded manycore processor

- Open source (GPL core, BSD uncore) manycore
- Written in Verilog RTL
- Scales to ½ billion cores
- Configurable core, uncore
- Includes synthesis and back-end flow
- ASIC & FPGA verified
- Runs full stack multi-user Debian Linux
- Great for Architecture, Programming Language, Compilers, Operating Systems, Security, EDA research

























#### Tile Overview


To Other Tiles



# **Chipset Overview**




## Piton Chip Block Diagram



- 25-core
  - 2 Threads per core
  - 64-bit Architecture
  - Modified OpenSPARC T1 Core
- 3 NoCs
  - 64-bit, 2D Mesh
  - Extend off-chip enabling multichip systems
- Directory-Based Cache System
  - 64KB L2 Cache per core (Shared)
  - 8KB L1.5 Data Cache
  - 8KB L1 Data Cache
  - 16KB L1 Instruction Cache
- IBM 32nm SOI Process
  - 6mm x 6mm
  - 460 Million Transistors
- Target: 1GHz Clock @ 900mV
- 208 Pin CQFP Package


## Piton Chip



- Among largest chips ever built in academia
- Received silicon and has been tested working in lab

#### Piton Chip


- Piton Processor packaged in 208-pin Ceramic Quad Flat Pack (CQFP)
- Received ~100 die from IBM







## Piton Test Setup



Chipset FPGA
Kintex 7

Piton + Heat Sink

**Power Supply** 

#### Tetris on Debian Linux on Piton

From Michael McKeown <mmckeown@PRINCETON.EDU>

 ♦ Reply
 ♦ Reply All
 Forward
 Archive
 Junk
 Delete

10/11/16, 5:44 PM

**Subject Tetris on Piton!!** 

To ee-parallel@Princeton.EDU <ee-parallel@Princeton.EDU> \*

Piton boots Linux and we can play tetris!

Solution was to use another chip:).

Mike

-IMG 20161011 174325.jpg



**FPGA Targets** 



Board	Frequency (1 Core)	Cores	Academic Price
Xilinx VC707	67MHz	4	\$3495
Xilinx ML605	18MHz	2	\$1995
Digilent Genesys 2	60MHz	2	\$600
Digilent Nexys Video	30MHz	1	\$250
Digilent Nexys 4 DDR	29MHz	1	\$160

## OpenPiton Philosophy

- Focus/Value is in the Uncore
  - Not religious about ISA
  - Provide whole working system
- We are practical
  - Use Verilog
  - Industry standard tools
  - Use the best tool for job (including commercial CAD tools)
- Primarily for research, but welcome industry also
- Licensing
  - All our code is BSD-like
  - Linux, Hypervisor, T1 core (GPL or LGPL)
- Scalability (Million Core)

## **OpenPiton Community**

- Building a community
  - Welcome community contributions
  - Over 1500 Downloads

- Visit <a href="http://openpiton.org">http://openpiton.org</a>
- openpiton@princeton.edu

Google Group





DOWNLOAD, BUILD, TAPE-OUT!

Explore and build on top of a robust research many-core processor.

## Doing Research with OpenPiton

- Software
  - Install on Debian, test scalability
- Operating System
  - Recompile kernel, rebuild SW, run
- Hardware/Software Co-design
  - Add new instructions, change compiler/HV/OS/SW
- Architecture
  - Change parameters, rebuild HW, run



#### **Enabled Research**

- Coherence Domain Restriction
  - Fu et al. MICRO 2015
- Execution Drafting
  - McKeown et al. MICRO 2014
- Memory Inter-arrival Time Traffic Shaper
  - Zhou et al. ISCA 2016
- Oblivious RAM
  - Fletcher et al. ASPLOS 2015
- DVFS modelling

