C declaration	Intel data type	Assembly-code suffix	Size (bytes)
char	Byte	b	1
short	Word	W	2
int	Double word	1	4
long	Quad word	q	8
char *	Quad word	q	8
float	Single precision	S	4
double	Double precision	1	8

Figure 3.1 Sizes of C data types in x86-64. With a 64-bit machine, pointers are 8 bytes long.

63	31	15	7 0	
%rax	%eax	%ax	%al	Return value
%rbx	%ebx	%bx	%b1	Callee saved
Угсх	%ecx	%cx	%cl	4th argument
%rdx	%edx	%dx	%d1	3rd argument
%rsi	%esi	%si	%sil	2nd argument
%rdi	%edi	%di	%dil	1st argument
%rbp	%ebp	%ър	%bpl	Callee saved
Угsр	%esp	%sp	%spl	Stack pointer
%r8 mmmi last A griad assidin r s	%r8d	%r8w	%r8b	5th argument
%r9 I had seemal the great wh	%r9d	%r9w	%r9b	6th argument
%rio	%r10d	%r10w	%r10b	Caller saved
%rii	%r11d	%r11w	%r11b	Caller saved
%r12	%r12d	%r12w	%r12b	Callee saved
%r13	%r13d	%r13w	%r13b	Callee saved
%r14	%r14d	%r14w	%r14b	Callee saved
%r15	%r15d	%r15w	%r15b	Callee saved

Figure 3.2 Integer registers. The low-order portions of all 16 registers can be accessed as byte, word (16-bit), double word (32-bit), and quad word (64-bit) quantities.

Туре	Form	Operand value	Name
Immediate	\$Imm	Imm	Immediate
Register	\mathbf{r}_a	$R[r_a]$	Register
Memory	Imm	M[Imm]	Absolute
Memory	(r _a)	$M[R[r_a]]$	Indirect
Memory	$Imm(r_h)$	$M[Imm + R[r_b]]$	Base + displacement
Memory	$(\mathbf{r}_b, \mathbf{r}_i)$	$M[R[r_b] + R[r_i]]$	Indexed
Memory	$Imm(\mathbf{r}_b,\mathbf{r}_i)$	$M[Imm + R[r_b] + R[r_i]]$	Indexed
Memory	$(,\mathbf{r}_{i},s)$	$M[R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(,r_i,s)$	$M[Imm + R[x_i] \cdot s]$	Scaled indexed
Memory	$(\mathbf{r}_h,\mathbf{r}_i,s)$	$M[R[r_b] + R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(r_b, r_i, s)$	$M[Imm + R[r_b] + R[r_i] \cdot s]$	Scaled indexed

Figure 3.3 Operand forms. Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor s must be either 1, 2, 4, or 8.

Instruction		Effect	Description
MOV	S, D	$D \leftarrow S$	Move
movb			Move byte
movw			Move word
movl			Move double word
movq			Move quad word
movabsq	I, R	$R \leftarrow I$	Move absolute quad word

Figure 3.4 Simple data movement instructions.

Instruction		Effect	Description	
leaq	S, D	$D \leftarrow \&S$	Load effective address	
INC	D	$D \leftarrow D+1$	Increment	
DEC	D	$D \leftarrow D-1$	Decrement	
NEG	D	$D \leftarrow -D$	Negate	
NOT	D	$D \leftarrow \sim D$	Complement	
ADD	S, D	$D \leftarrow D + S$	Add	
SUB	S, D	$D \leftarrow D - S$	Subtract	
IMUL	S, D	$D \leftarrow D * S$	Multiply	
XOR	S, D	$D \leftarrow D^{s}$	Exclusive-or	
OR	S, D	$D \leftarrow D \mid S$	Or	
AND	S, D	$D \leftarrow D & S$	And	
SAL	k, D	$D \leftarrow D << k$	Left shift	
SHL	k, D	$D \leftarrow D << k$	Left shift (same as SAL)	
SAR	k, D	$D \leftarrow D >>_{\Lambda} k$	Arithmetic right shift	
SHR	k, D	$D \leftarrow D >>_{L} k$	Logical right shift	

Figure 3.10 Integer arithmetic operations. The load effective address (leaq) instruction is commonly used to perform simple arithmetic. The remaining ones are more standard unary or binary operations. We use the notation $>>_A$ and $>>_L$ to denote arithmetic and logical right shift, respectively. Note the nonintuitive ordering of the operands with ATT-format assembly code.

Instruction	Effect	Description
MOVZ S, R	$R \leftarrow ZeroExtend(S)$	Move with zero extension
movzbw		Move zero-extended byte to word
movzbl		Move zero-extended byte to double word
movzwl		Move zero-extended word to double word
movzbq		Move zero-extended byte to quad word
movzwq		Move zero-extended word to quad word

Figure 3.5 Zero-extending data movement instructions. These instructions have a register or memory location as the source and a register as the destination.

Instruction	Effect	Description
MOVS S, R	$R \leftarrow SignExtend(S)$	Move with sign extension
movsbw		Move sign-extended byte to word
movsbl		Move sign-extended byte to double word
movswl		Move sign-extended word to double word
movsbq		Move sign-extended byte to quad word
movswq		Move sign-extended word to quad word
movslq		Move sign-extended double word to quad word
cltq	%rax ← SignExtend(%eax)	Sign-extend %eax to %rax

Figure 3.6 Sign-extending data movement instructions. The MOVS instructions have a register or memory location as the source and a register as the destination. The cltq instruction is specific to registers %eax and %rax.

Instruction	Effect	Description
pushq S	$R[\%rsp] \leftarrow R[\%rsp] - 8;$ $M[R[\%rsp]] \leftarrow S$	Push quad word
popq D	$D \leftarrow M[R[\%rsp]];$ $R[\%rsp] \leftarrow R[\%rsp] + 8$	Pop quad word

Figure 3.8 Push and pop instructions.

Instruction		Based on	Description	
CMP	S_1, S_2	$S_2 - S_1$	Compare	
cmpb			Compare byte	
cmpw			Compare word	
cmpl			Compare double word	
cmpq			Compare quad word	
TEST	S_1, S_2	$S_1 \& S_2$	Test	
testb			Test byte	
testw			Test word	
testl			Test double word	
testq			Test quad word	

- CF: Carry Flag. The most recent operation generated a carry out of the most significant bit. Used to detect overflow for unsigned operations.
- ZF: Zero Flag. The most recent operation yielded zero.
- SF: Sign Flag. The most recent operation yielded a negative value.
- OF: Overflow Flag. The most recent operation caused a two's-complement overflow—either negative or positive.


Figure 3.13 Comparison and test instructions. These instructions set the condition codes without updating any other registers.

Instruc	tion	Synonym	Effect	Set condition
sete	D	setz	$D \leftarrow \mathtt{ZF}$	Equal / zero
setne	\boldsymbol{D}	setnz	$D \leftarrow \text{~ZF}$	Not equal / not zero
sets	\boldsymbol{D}		$D \leftarrow \mathtt{SF}$	Negative
setns	\boldsymbol{D}		$D \leftarrow \text{~SF}$	Nonnegative
setg	D	setnle	$D \leftarrow \texttt{``(SF`OF) \& `ZF'}$	Greater (signed >)
setge	\boldsymbol{D}	setnl	$D \leftarrow \text{``}(SF \ \hat{\ } OF)$	Greater or equal (signed >=)
setl	\boldsymbol{D}	setnge	$D \leftarrow \texttt{SF } \hat{\ } \texttt{OF}$	Less (signed <)
setle	\boldsymbol{D}	setng	$D \leftarrow (\texttt{SF ^ OF}) \mid \texttt{ZF}$	Less or equal (signed <=)
seta	\boldsymbol{D}	setnbe	$D \leftarrow \texttt{~CF \& ~ZF}$	Above (unsigned >)
setae	\boldsymbol{D}	setnb	$D \leftarrow \texttt{~CF}$	Above or equal (unsigned >=)
setb	D	setnae	$D \leftarrow \mathtt{CF}$	Below (unsigned <)
setbe	D	setna	$D \leftarrow \texttt{CF} \mid \texttt{ZF}$	Below or equal (unsigned <=)

Figure 3.11 The SET instructions. Each instruction sets a single byte to 0 or 1 based on some combination of the condition codes. Some instructions have "synonyms," i.e., alternate names for the same machine instruction.

In	struction	Synonym	Jump condition	Description
jmp	Label		1	Direct jump
jmp	*Operand		1	Indirect jump
je	Label	jz	ZF	Equal / zero
jne	Label	jnz	~ZF	Not equal / not zero
js	Label		SF	Negative
jns	Label		~SF	Nonnegative
jg	Label	jnle	~(SF ^ OF) & ~ZF	Greater (signed >) Greater or equal (signed >=) Less (signed <) Less or equal (signed <=)
jge	Label	jnl	~(SF ^ OF)	
jl	Label	jnge	SF ^ OF	
jle	Label	jng	(SF ^ OF) ZF	
ja	Label	jnbe	~CF & ~ZF	Above (unsigned >) Above or equal (unsigned >=) Below (unsigned <) Below or equal (unsigned <=)
jae	Label	jnb	~CF	
jb	Label	jnae	CF	
jbe	Label	jna	CF ZF	

Figure 3.12 The jump instructions. These instructions jump to a labeled destination when the jump condition holds. Some instructions have "synonyms," alternate names for the same machine instruction.



Stack "bottom"