RISC-V Instruction-Set

Erlk Engheim <erlk.engheim@ma.com>

Arithmetic Operation

	Mnemonic	Instruction	Туре	Description
ADD	nd, ns1, ns2	Add	R	rd + rs1 + rs2
SUB	nd, rs1, rs2	Subtract	R	rd - rs1 - rs2
ADDI	rd, rs1, im12	Add Immediate	1	rd + rs1 + 1m12
SLT	nd, rs1, rs2	Set less than	R	rd + rs1 < rs2 ? 1 : 0
RTI	rd, rs1, imm12	Set less than immediate	1	rd + rs1 < imm12 ? 1 : 0
SL TU	nd, ns1, ns2	Set less than unsigned	R	rd + rs1 < rs2 ? 1 : 0
SITE	rd, rs1, imm12	Set less than immediate unsigned	ı	rd + rs1 < imm12 ? 1 : 0
LUI	rd, imm20	Load upper immediate	U	rd + imm20 << 12
AUIP	rd, im20	Add upper immediate to PC	U	rd + PC + imm20 << 12

Logical Operations

	Mnemonic	Instruction	Туре	Descrip	tion
AND	nd, rs1, rs2	AND	R	rd + rs1 & rs2	
OR	nd, ns1, ns2	OR	R	rd + rs1 rs2	
XOR	nd, rs1, rs2	XOR	R	rd + rs1 ^ rs2	
ANDI	rd, rs1, imm12	AND immediate	1	rd ← rs1 & imm12	
ORI	rd, rs1, imm12	OR immediate	- 1	rd ← rs1 imm12	
XORI	rd, rs1, imm12	XOR immediate	1	rd ← rs1 ^ imm1;	!
SLL	rd, rs1, rs2	Shift left logical	R	rd + rs1 << rs2	
SRL	rd, rs1, rs2	Shift right logical	R	rd + rs1 >> rs2	
SRA	nd, rs1, rs2	Shift right arithmetic	R	rd + rs1 >> rs2	
SLLI	rd, rs1, shamt	Shift left logical immediate	1	rd ← rs1 << sha	rt
SRLI	rd, rs1, shamt	Shift right logical imm.	1	rd ← rs1 >> sha	rt
SRAI	rd, rs1, shamt	Shift right arithmetic immediate	ī	rd + rs1 >> sha	wt

Load / Store Operations

Mnemonic	Instruction	Туре	Description
LD rd, imm12(rs1)	Load doubleword	1	rd - mem[rs1 + imm12]
LW rd, imm12(rs1)	Load word	1	rd - mem[rs1 + imm12]
LH rd, imm12(rs1)	Load halfword	- 1	rd + mem(rs1 + imm12)
LB rd, imm12(rs1)	Load byte	1	rd ← mem[rs1 + imm12]
LMU rd, imm12(rs1)	Load word unsigned	f	rd - mem(rs1 + imm12)
LHU rd, imm12(rs1)	Load halfword unsigned	1	rd ← mem{rs1 + imm12}
LBU rd, imm12(rs1)	Load byte unsigned	1	rd + mem[rs1 + imm12]
SD rs2, imm12(rs1)	Store doubleword	s	rs2 → mem(rs1 + imm12)
SW rs2, imm12(rs1)	Store word	s	rs2(31:0) - mem[rs1 + imm12]
SH rs2, imm12(rs1)	Store halfword	s	rs2(15:0) + mem[rs1 + imm12]
SB rs2, imm12(rs1)	Store byte	s	rs2(7:0) - mem[rs1 + imm12]

Branching

Mnemonic	Instruction	Туре	Description
3E9 rs1, rs2, imm12	Branch equal	SB	if rs1 = rs2 pc + pc + imm12
BNE rs1, rs2, imm12	Branch not equal	SB	if rs1 ≠ rs2 pc ← pc + imm12
BGE rs1, rs2, imm12	Branch greater than or equal	SB	if rs1 ≥ rs2 pc + pc + imm12
BGEU rs1, rs2, imm12	Branch greater than or equal unsigned	SB	if rs1 >= rs2 pc + pc + imm12
BLT rs1, rs2, imm12	Branch less than	SB	if rs1 < rs2 pc + pc + imm12
BLTU rs1, rs2, imm12	Branch less than unsigned	SB	if rs1 < rs2 pc + pc + imm12 << 1
JAL rd, imm20	Jump and link	ιυ	rd + pc + 4 pc + pc + imm20
JALR rd, imm12(rs1)	Jump and link register	- 1	rd + pc + 4 pc + rs1 + imm12

32-bit instruction format

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	:1	10	9	8	7	6	5	4	3	2	1	•
1		func rs2					rs1 fu				func rd				opcode						2.0											
	Г		lm	med	late										rs1				func				rd					0	рсос	je		
В	Г		lm	med	late					rs2					rs1				func			imr	ned			0	pcod	de	le g			
J	Г		im	med	liate																		rd			Г		۰	pco	de		

Pseudo Instructions

Mnemonic	Instruction	Base instruction(s)
rd, imm12	Load immediate (near)	ADDI rd, zero, imm12
rd, imm	Load immediate (far)	LUI rd, imm[31:12] ADDI rd, rd, imm[11:9]
rd, sym	Load address (far)	AUIPC rd, sym[31:12] ADDI rd, rd, sym[11:0]
rd, rs	Copy register	ADDI rd, rs, 9
of rd, rs	One's complement	XORI rd, rs, -1
EG rd, rs	Two's complement	SUB rd, zero, rs
6T rs1, rs2, offset	Branch if rs1 > rs2	BLT rs2, rs1, offset
SLE rs1, rs2, offset	Branch if rs1 s rs2	36E rs2, rs1, offset
BGTU rs1, rs2, offset	Branch if rs1 > rs2 (unsigned)	BLTU rs2, rs1, offset
BLEU rs1, rs2, offset	Branch if rs1 ≤ rs2 (unsigned)	BGEU rs2, rs1, offset
BE9Z rs1, offset	Branch if rs1 = 0	BE9 rs1, zero, offset
BNEZ rs1, offset	Branch if rs1 ≠ 0	BNE rs1, zero, offset
BGEZ rs1, offset	Branch if rs1 ≥ 0	86E rs1, zero, offset
BLEZ rs1, offset	Branch if rs1 ≤ 0	36E zero, rs1, offset
BGTZ rs1, offset	Branch if rs1 > 0	BLT zero, rs1, offset
J offset	Unconditional jump	JAL zero, offset
CALL offset12	Call subroutine (near)	JALR ra, ra, offset12
CALL offset	Cail subroutine (far)	AUIPC ra, offset[31:12 DALR ra, ra, offset[
RET	Return from subroutine	JALR zero, 0(ra)
NOP	No operation	ADDI zero, zero, 0

Register File

Register Aliases La

te t1

a7 52

55 56 57

59 518 t4 t5

re	r1	r2	r3
14	r5	r6	r7
r8	г9	r10	r11
r12	r13	r14	r15
r16	r17	r18	r19
r2 0	r21	r22	r23
r24	r25	r26	r27
r28	r29	r30	r31

	tp	
	s8/fp	
	a2	
7	a6	
	54	١
		1

ra - return address sp - stack pointer gp - global pointer tp - thread pointer

t0 - t6 - Temporary registers s0 - s11 - Saved by callee a0 - 17 - Function arguments

a0 - a1 - Return value(s)