


Using Vivado

1. Open vivado (type command vivado in terminal).
2. Once the tool opens, click on Create New project.
3. Click Next.
4. Now select a directory for the project and a project name. (choose a relevant name, can be same as the ISE design name).
5. In the next screen, choose RTL project and enable the button “Do not specify sources at this time”.



6. Click next and select the part number as xc7a35tcpg236-1 and click on next.

New Project

Default Part
Choose a default Xilinx part or board for your project. This can be changed later.

Select: ☒ Parts ☐ Boards

Filter

Product category: Speed grade:

Family: Temp grade:

Package:

Search: (30 matches)

| Part | I/O Pin Count | Block RAMs | DSPs | FlipFlops | GTPE2 Transceivers | Gb Transceivers | Available IOBs | LUT Elem |
|------------------|---------------|------------|------|-----------|--------------------|-----------------|----------------|----------|
| xc7a35tcbg236-3 | 236 | 50 | 90 | 41600 | 2 | 2 | 106 | 20800 |
| xc7a35tcbg236-2 | 236 | 50 | 90 | 41600 | 2 | 2 | 106 | 20800 |
| xc7a35tcbg236-2L | 236 | 50 | 90 | 41600 | 2 | 2 | 106 | 20800 |
| xc7a35tcbg236-1 | 236 | 50 | 90 | 41600 | 2 | 2 | 106 | 20800 |
| xc7a35tcbg324-3 | 324 | 50 | 90 | 41600 | 0 | 0 | 210 | 20800 |
| xc7a35tcbg324-2 | 324 | 50 | 90 | 41600 | 0 | 0 | 210 | 20800 |
| xc7a35tcbg324-2L | 324 | 50 | 90 | 41600 | 0 | 0 | 210 | 20800 |
| xc7a35tcbg324-1 | 324 | 50 | 90 | 41600 | 0 | 0 | 210 | 20800 |
| xc7a35tcbg325-3 | 325 | 50 | 90 | 41600 | 4 | 4 | 150 | 20800 |
| xc7a35tcbg325-2 | 325 | 50 | 90 | 41600 | 4 | 4 | 150 | 20800 |
| xc7a35tcbg325-2L | 325 | 50 | 90 | 41600 | 4 | 4 | 150 | 20800 |

- Click on Finish. The project is created.
- Now we need to add sources. On the left pane, click on Add sources under project manager tab. Then click on "add or create design sources"

Add Sources

VIVADO
HLS Editions

This guides you through the process of adding and creating sources for your project


- ☐ Add or create constraints
- ☒ Add or create design sources
- ☐ Add or create simulation sources
- ☐ Add or create DSP sources
- ☐ Add existing block design sources
- ☐ Add existing IP

XILINX
ALL PROGRAMMABLE


To continue, click Next

Constraints | Status | WNS | TNS | WHS | THS | TPWS | Total Power | Failed Routes | LUT | FF | BRAM


- Click next and then on add files. Browse to add the vhdI file generated from ise schematic design. Enable the “copy sources into project” checkbox. Click on Finish.



- Similarly, add the constraints file (*.xdc file) that is provided to you by clicking on add design sources --> add or create constraints.



11. Click on generate bitstream in the left pane in the program and debug tab.



12. Once the process is complete, click on Open hardware manager → open target → Auto connect. Make sure that the basys board is ON.
13. Once this is over, you will see a link to program device. Click on it and check that the bit file path is correct. Click on program.
14. Now you can toggle switches on the board to ensure that your design works correctly on the board.