

Cache Memory


From what we know until now




Solution – Cache Memory



BOTH SRAM and DRAM are **VOLATILE** memory, i.e., they require power to maintain stored information




- + FASTER!!
- + Closer to Processor
- More Expensive
- Smaller Capacity





- SLOWER
- Far from Processor
- + Cheaper
- + Larger Capacity

Memory Hierarchy




Looking Inside Cache and Main Memory





A collection of Cache Lines is called a Cache **SET**.


Looking Inside Cache and Main Memory




LINE SIZE = BLOCK SIZE

0	ВО	B1	B2	В3	
1	B4	B5	В6	В7	
2	B8	В9	B10	B11	BLOC
3	B12	B13	B14	B15	
4	B16	B17	B18	B19	
5	B20	B21	B22	B23	
6	B24	B25	B26	B27	
7	B28	B29	B30	B31	

Accessing Data



Cache



3


IF B2 exists in Cache

 HIT IF B2 NOT found in Cache

- MISS
- Proceed to Step 2

0	В0	B1	B2	В3
1	B4	B5	В6	В7
2	B8	В9	B10	B11
3	B12	B13	B14	B15
4	B16	B17	B18	B19
5	B20	B21	B22	B23
6	B24	B25	B26	B27
7	B28	B29	B30	B31

Accessing Data




Cache

Step 1: Search in CACHE

IF B2 exists in Cache

• HIT
IF B2 NOT found in
Cache

- MISS
- Proceed to Step 2



Step 2: Access Byte B2 from Main Memory

Step 3: Copy the entire Block 0 to the Cache



0	ВО	B1	B2	В3
1	B4	B5	В6	В7
2	B8	B9	B10	B11
3	B12	B13	B14	B15
4	B16	B17	B18	B19
5	B20	B21	B22	B23
6	B24	B25	B26	B27
7	B28	B29	B30	B31

Two Important Questions

Why did I copy the entire Block 0 to the cache?

• In which Cache Line will I place Block 0?

Two Important Questions

Why did I copy the entire Block 0 to the cache?

• In which Cache Line will I place Block 0?

Locality

 "Tendency of a processor to access the same set of memory locations repetitively over a short period of time."

Spatial



block

block

- The number of Bytes in a block affects spatial locality
- Temporal
 - If a Byte is referenced now then the same Byte is likely be referenced again in the future

Two Important Questions


Why did I copy the entire Block 0 to the cache?

• In which Cache Line will I place Block 0?

Mapping

• 'In which *line* of the cache is one *block* of the main memory mapped to?'

Main Memory



Types of Mapping

Direct Mapping

Fully Associative Mapping

Set Associative

Consider a Scenario

- BYTE addressable
 - Address associated with each Byte

- Main Memory
 - Total number of Bytes = 64
 - Divided into Blocks
 - Block Size = 4 Bytes
 - How many blocks?
 - 64/4 = 16 Blocks


Block 0	В0	B1	B2	В3		
Block 1	B4	B5	В6	B7		
Block 2	B8	В9	B10	B11		
Block 3	B12	B13	B14	B15		
	•••					
Block 14	B56	B57	B58	B59		
Block 15	B60	B61	B62	B63		

Consider a Scenario

- Byte addressable
 - Address associated with each Byte

- Cache
 - Total number of Bytes = 16
 - Divided into Sets
 - 1 Set = 1 Line
 - Line Size = 4 Bytes
 - How many Lines?
 - 16/4 = 4 Lines

	Cad	che	
Line 0			
Line 1			
Line2			
Line 3			



Block 0	В0	B1	B2	В3	
Block 1	B4	B5	B6	В7	
Block 2	B8	В9	B10	B11	
Block 3	B12	B13	B14	B15	
Block 14	B56	B57	B58	B59	
Block 15	B60	B61	B62	B63	

Main Memory

Byte Addressable = Each Byte in Main Memory is identified by an address

Cache

Line 0
Line 1
Line 2
Line 3

Block 0	В0	B1	B2	В3
Block 1	B4	B5	В6	В7
Block 2	B8	В9	B10	B11
Block 3	B12	B13	B14	B15


Main Memory

- Number of Bytes in Main Memory = $64 = 2^6$
- How many addresses?
 - 64
- How many bits per address?
 - 6-bit address

Block 14

Block 15

B56	B57	B58	B59
B60	B61	B62	B63




Line 0

Line 1

Line 2

Line 3

1 Set = 1 Line, so Line Number and Set Number are the same



Block 0	В0	B1	B2	В3			
Block 1	B4	B5	В6	В7			
Block 2	B8	В9	B10	B11			
Block 3	B12	B13	B14	B15			
Block 14	B56	B57	B58	B59			

B61

B60

Block 15

B62

B63

Main

Memory

Mapped in Round Robin manner

Line Number/Index = K mod n

- K = Block Number
- n = Number of lines

Cache

1 Set = 1 Line, so Line Number and Set Number are the same


	Cacife
Line 0	Block 0/4/8/12
Line 1	Block 1/5/9/13
Line 2	Block 2/6/10/14
Line 3	Block 3/7/11/15


Block 0	ВО	B1	B2	В3	
Block 1	B4	B5	B6	B7	
Block 2	B8	В9	B10	B11	
Block 3	B12	B13	B14	B15	
Block 14	B56	B57	B58	B59	
Block 15	B60	B61	B62	B63	

- Mapped in Round Robin manner
- Line Number/Index = K mod n
 - K = Block Number
 - n = Number of lines

Direct Mapping – Many to One Mapping

Main Memory Blocks





CPU

Step 1: Search in Cache

Cache

• If MISS, go to **Step 2**

Line 0

Block 0/4/8/12

Block 1/5/9/13


Block 2/6/10/14


Line 2

Block 3/7/11/15

Line 3

Byte address






Block 0 B2 **B3** B0 B1 Block 1 B7 **B4 B5** B6 Block 2 B8 B9 B10 B11 Block 3 B12 B13 B14 B15 ••• ••• Offset ••• Block 14 B56 B57 B58 B59 B60 B61 B62 B63 Block 15

Main Memory


Byte address

b5		b4	b3	b2	b1	b0	
	Blo	ock Num	ıber				Block O


- Suppose Line 0 of the cache has Tag '00'
 - What are the addresses of the Bytes present in line 0 of the cache?



- Suppose Line 0 of the cache has Tag '00'
 - What are the addresses of the Bytes present in line 0 of the cache?



- Suppose Line 0 of the cache has Tag '00'
 - What are the addresses of the Bytes present in line 0 of the cache?



- Suppose Line 0 of the cache has Tag '00'
 - What are the addresses of the Bytes present in line 0 of the cache?

Tag

B0 B2 **B3** B1 **B4 B**5 B6 B7 Block 2 B8 B9 B10 **B11** B12 B13 B14 B15 B56 B57 B58 B59 Block 14 B61 B62 B60 B63 Block 15 b0 00 01 10 11

Block 0

Block 1

Block 3

b1

Cache


Number


Line

0

Main Memory


Block Number






Sequence of Actions

Byte Address






Step 1: Go to Line Number 01


Step 2: Check **Valid Bit.** If Valid Bit = 0, then it's a **MISS**. If Valid Bit = 1, go to Step 3

Step 3: If Tag matches, then it's **HIT**, or else **MISS**

Sequence of Actions









This is a MISS!!

Sequence of Actions





Block Offset

This is a HIT!!

Line Number



Line 0
Line 1
5
Line 2
Line 3

Sequence of Block Numbers requested by CPU

5, 4, 8 , 12, 9, 13



Line 0 4


Line 1 5


Line 2


Line 3


Sequence of Block Numbers requested by CPU

5, **4**, 8 , 12, 9, 13









Line 0 4 8 12

Line 1 5 9 13

Line 2

Line 3

Sequence of Block Numbers requested by CPU

5, 4, 8, 12, 9, 13

This results in **Conflict MISS!!**

Waste of Space!!


Solutions

- Fully Associative Mapping
 - A Main Memory Block can be mapped to any Cache line.
 - Advantages: Better Cache Hit Rate
 - Disadvantages
 - Slow because the valid bit and tag of every cache line has to be compared.
 - Expensive due to the high cost of associative-comparison hardware.

Solutions

- Set Associative Mapping
 - Cache lines grouped into sets
 - A main memory block is mapped to a set
 - Associative Mapping within a set
 - Tradeoff between Direct Mapping and Fully Associative Mapping
 - Disadvantages
 - Can still suffer from conflict miss.

More details in next recitation



[13:7]

[1:0]

Memory Size = 16Kbytes Memory Block Size = 4 bytes Cache Size = 256 bytes Block Size = 4 bytes Associativity = 2 Number of Sets = 32

References

https://www.youtube.com/watch?v=VePK5TNgQU8

https://www.youtube.com/watch?v=N OJn7jdKCc

• https://en.wikipedia.org/wiki/Cache placement policies

Locality