Cache Exercises, Virtual Memory

The heart of the recent hit game SimAquarium is a tight loop that calculates the average position of 256 algae. You are evaluating its cache performance on a machine with a 1024-byte direct-mapped data cache with 16-byte blocks (B=16). You are given the following definitions:

```
struct algae_position {
   int x;
   int y;
};

struct algae_position grid[16][16];
int total_x = 0, total_y = 0;
int i, j;
```

You should also assume the following:

- sizeof(int) == 4.
- grid begins at memory address 0.
- The cache is initially empty.
- The only memory accesses are to the entries of the array grid. Variables i, j, total_x, and total_y are stored in registers.


Determine the cache performance for the following code:

```
for (i = 0; i < 16; i++) {
    for (j = 0; j < 16; j++) {
        total_x += grid[i][j].x;
}

for (i = 0; i < 16; i++) {
    for (j = 0; j < 16; j++) {
        total_y += grid[i][j].y;
}
</pre>
```

- What is the total number of reads?
- What is the total number of reads that miss in the cache?
- What is the miss rate?
- Will increasing the Cache size improve the performance?
- Will increasing the Block size improve performance?

Visualize the Cache and Main Memory



```
Sequence of accesses
//1st nested for
sequence
grid[0][0] -> miss
grid[0][1] -> hit
grid[8][0] -> miss
grid[8][1] -> hit
grid[15][14] -> miss
grid[15][15] -> hit
//2<sup>nd</sup> nested for
sequence
grid[0][0] -> miss
grid[0][1] -> hit
grid[15][0] -> miss
grid[15][1] -> hit
```

Main Memory

0	grid[0][0]	grid[0][1]] 16 B
1	grid[0][2]	grid[0][3]	
2	grid[0][4]	grid[0][5]	
	•••		
64	grid[8][0]	grid[8][1]	
	•		
127	grid[15][14]	grid[15][15]	

50% MISS RATE

If we double the cache

Cache 0 Block 0 16 B 1 Block 1 Block 2 2 • • • • • • 127 Block 127

```
Sequence of accesses
//1st nested for
sequence
grid[0][0] -> miss
grid[0][1] -> hit
grid[8][0] -> miss
grid[8][1] -> hit
grid[15][14] -> miss
grid[15][15] -> hit
//2<sup>nd</sup> nested for
sequence
grid[0][0] -> hit
grid[0][1] -> hit
grid[8][0] -> hit
grid[8][1] -> hit
grid[15][0] -> hit
grid[15][1] -> hit
```

25% MISS RATE

- What is the total number of reads?
 - 512
- What is the total number of reads that miss in the cache?
 - 256
- What is the miss rate?
 - 50%
- Will doubling the Cache size improve the performance?
 - Yes
 - What will the number of misses in this case?
 - 128 misses for the first nested for loop sequence. 0 misses for the next nested for loop sequence.
- Will increasing the Block size improve performance?
 - Yes

```
for (i = 0; i < 16; i++){
    for (j = 0; j < 16; j++) {
        total_x += grid[j][i].x;
        total_y += grid[j][i].y;
}
</pre>
```


- A. What is the total number of reads?
- B. What is the total number of reads that miss in the cache?
- C. What is the miss rate?
- D. What would the miss rate be if the cache were twice as big?

Visualize the Cache and Main Memory

Cache 0 Block 0, 64 16 B 1 Block 1, 65 Block 2, 66 ... • • • Block 63, 127 63

Sequence of accesses grid[0][0] -> miss grid[0][0] -> hit grid[1][0] -> miss grid[1][0] -> hit grid[8][0] -> miss grid[8][0] -> hit grid[15][0] -> miss grid[15][0] -> hit grid[0][1] -> miss grid[0][1] -> hit grid[15][1] ->miss grid[15][1] -> hit • • •

Main Memory



If we double the cache

Cache

```
0
              Block 0
1
              Block 1
              Block 2
2
                         • • •
127
              Block 127
```

16 B

25% MISS RATE

```
Sequence of accesses
grid[0][0] -> miss
grid[0][0] -> hit
grid[1][0] -> miss
grid[1][0] -> hit
grid[8][0] -> miss
grid[8][0] -> hit
grid[15][0] -> miss
grid[15][0] -> hit
grid[0][1] -> hit
grid[0][1] -> hit
grid[15][1] -> hit
grid[15][1] -> hit
grid [0][2] -> miss
grid [0][2] -> hit
grid[0][3] -> hit
grid[0][3] -> hit
```

Exercise 2 - Answers

```
for (i = 0; i < 16; i++){
    for (j = 0; j < 16; j++) {
        total_x += grid[j][i].x;
        total_y += grid[j][i].y;
}
</pre>
```

- A. What is the total number of reads? 512
- B. What is the total number of reads that miss in the cache? 256
- C. What is the miss rate? 50%
- D. What would the miss rate be if the cache were twice as big? 25%

Exercise 3 – Try to solve it

```
for (i = 0; i < 16; i++){
    for (j = 0; j < 16; j++) {
        total_x += grid[i][j].x;
        total_y += grid[i][j].y;
}</pre>
```

```
grid[0][0]
grid[0][1]
grid[0][1]
...
grid[15][14]
grid[15][14]
grid[15][15]
grid[15][15]
```

Sequence of

accesses

grid[0][0]


- A. What is the total number of reads?
- B. What is the total number of reads that miss in the cache?
- C. What is the miss rate?
- D. What would the miss rate be if the cache were twice as big?

Exercise 3 – Answers

```
for (i = 0; i < 16; i++){
    for (j = 0; j < 16; j++) {
        total_x += grid[i][j].x;
        total_y += grid[i][j].y;
}
</pre>
```

- A. What is the total number of reads? 512
- B. What is the total number of reads that miss in the cache? 128
- C. What is the miss rate? 25%
- D. What would the miss rate be if the cache were twice as big? No

Virtual Memory



Consider a Scenario

Main Memory

- Size of Main Memory = 64 Bytes
- Frame Size = 4 Bytes
- Number of Frames = 64/4 = 16

Process

- Size of Process = 16 Bytes
- Page Size = 4 Bytes
- Number of Pages = 16/4 = 4

Paging

How does the MMU get the Physical address of B14 in Main Memory?!!


Main Memory

Process

	Process P1									
Page 0	В0	B1	B2	B3						
Page 1	B4	B5	B 6	В7						
Page 2	B8	B9	B10	B11						
Page 3	B12	B13	B14	B15						

CPU	VA of B6 = 0110	MMU	PA of B14
-----	-------------------------------	-----	------------------

Frame 0	В0	B1	B2	В3				
Frame 1	B4	B5	B6	B7				
Frame 2	B8	B9	B10	B11				
Frame 3	B12	B13	B14	B15				
Frame 4	B16	B17	B18	B19				
Frame 5	B20 B21 B22 B2							
Frame 14	B56	B57	B58	B59				
Frame 15	B60	B61	B62	B63				



Related Links

• You can refer to the following links to know more about virtual memory, how frames are allocated to processes and about the page replacement policies.

- Allocation of frames in Operating Systems
- Page Replacement Algorithms in Operating Systems
- Virtual Memory

Some Important Byte Conversions

•
$$1 KB = 2^{10}B$$

- $1 MB = 2^{20}B$
- 1 $GB = 2^{30}B$
- $1 TB = 2^{40}$

Example:

- $2^{34} B$
 - $2^{30} * 2^4 B = 2^4 GB = 16 GB$

- Physical Address Space (PAS)
 - Size of Main Memory

- Virtual Address Space (VAS)
 - Size of the process

- PAS = 128 KB
- VAS = 128 KB
- How many bits for PA?
 - 17
- How many bits for VA?
 - 17

- Physical Address Space (PAS)
 - Size of Main Memory

- Virtual Address Space (VAS)
 - Size of the process

- PAS = 128 KB
- VAS = 128 KB
- Page Size = 4 KB
- How many bits for the page offset?
 - 12 bits

- Physical Address Space (PAS)
 - Size of Main Memory

- Virtual Address Space (VAS)
 - Size of the process

- PAS = 128 KB
- VAS = 128 KB
- Page Size = 4 KB
- How many bits for the page number?
 - (17 12) bits = 5 bits
- How many Pages?
 - $2^5 = 32$

- Physical Address Space (PAS)
 - Size of Main Memory

- Virtual Address Space (VAS)
 - Size of the process

- PAS = 128 KB
- VAS = 128 KB
- Page Size = 4 KB
- How many bits for the Frame number?
 - (17 12) bits = 5 bits
- How many Frames?
 - $2^5 = 32$

- Physical Address Space (PAS)
 - Size of Main Memory

- Virtual Address Space (VAS)
 - Size of the process

- PAS = 128 KB
- VAS = 128 KB
- Page Size = 4 KB
- How many bits for a Page Table Entry (PTE)?
 - 5 bits

- Physical Address Space (PAS)
 - Size of Main Memory

- Virtual Address Space (VAS)
 - Size of the process

- PAS = 128 KB
- VAS = 128 KB
- Page Size = 4 KB
- What is the Size of the Page Table?
 - (Number of Pages * Size of a Page Table Entry) = $2^5 * 5$ bits

VAS	PAS	VA	PA	Page Size	Page Offset	# of Virtual Pages	# of Physical Pages(or frames)	PTE ^{\$}	Size of Page Table
1 MB					10		256		

VAS	PAS	VA	PA	Page Size	Page Offset	# of virtual Pages	# of Physical Pages (or Frames)	PTE ^{\$}	Size of Page Table
1 MB				2 ¹⁰	10		256		

VAS	PAS	VA	PA	Page Size	Page Offset	# of Virtual Pages	# of Frames	PTE ^{\$}	Size of Page Table
1 MB	# of Frames * Frame Size = 256 KB			2 ¹⁰	10		256		

VAS	PAS	VA	PA	Page Size	Page Offset	# of Virtual Pages	# of Frames	PTE ^{\$}	Size of Page Table
1 MB = 2^20 Bytes	# of Frames * Frame Size = 256 KB = 2^18 Bytes	20 bits	18 bits	2 ¹⁰	10		256		


VAS	PAS	VA	PA	Page Size	Page Offset	# of Virtual Pages	# of Frames	PTE ^{\$}	Size of Page Table
1 MB = 2^20 Bytes	# of Frames * Frame Size = 256 KB = 2^18 Bytes	20 bits	18 bits	2 ¹⁰	10	$2^{(20-10)} = 2^{10}$	256		

VAS	PAS	VA	PA	Page Size	Page Offset	# of Virtual Pages	# of Frames	PTE ^{\$}	Size of Page Table
1 MB = 2^20 Bytes	# of Frames * Frame Size = 256 KB = 2^18 Bytes	20 bits	18 bits	2 ¹⁰	10	$2^{(20-10)} = 2^{10}$	256 = 2^8	8 bits	

VAS	PAS	VA	PA	Page Size	Page Offset	# of Virtual Pages	# of Frames	PTE ^{\$}	Size of Page Table
1 MB = 2^20 Bytes	# of Frames * Frame Size = 256 KB = 2^18 Bytes	20 bits	18 bits	2 ¹⁰	10	$2^{(20-10)} = 2^{10}$	256 = 2^8	8 bits	2 ¹⁰ * 8 bits

TLB

Virtual Address





Speeding up Translation with a TLB

- Page table entries (PTEs) are cached in L1 like any other memory word
 - PTEs may be evicted by other data references
 - PTE hit still requires a small L1 delay
- Solution: Translation Lookaside Buffer (TLB)
 - Small set-associative hardware cache in MMU
 - Maps virtual page numbers to physical page numbers
 - Contains complete page table entries for small number of pages

Accessing the TLB

 MMU uses the VPN portion of the virtual address to access the TLB:






Physical Address


PPN

PO


2-way set associative **TLB**




TLB Hit



TLB Miss




Address Manipulation



Cache Tutorial

A Small Example

Suppose we have a simple memory system with **14-bit** virtual addresses, **12-bit** physical addresses, and a page size of **64 bytes**. The TLB has **16 entries** in total and is **4-way** set associative. The cache is direct-mapped with **16 sets** and a block size of **4 bytes**.



Current State of Memory System:

TLB:

Set	Tag	PPN	V									
0	03	-	0	09	0D	1	00	-	0	07	02	1
											-	
2	02	-	0	08	-	0	06	-	0	03	-	0
3	07	-	0	03	0D	1	0A	34	1	02	-	0

Page table (partial):


VPN	PPN	V	VPN	PPN	V
0	28	1	8	13	1
1	-	0	9	17	1
2	33	1	Α	09	1
3	02	1	В	-	0
4	34 — 24	0	C	1	0
5	16	1	D	2D	1
6	820	0	E	_	0
7	-	0	F	0D	1


Cache:

ndex	Tag	V	B0	B1	B2	B3	Index	Tag	V	BO	B1	B2	B3
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	-	-			9	2D	0	12	-	-	_
2	1B	1	00	02	04	08	Α	2D	1	93	15	DA	3B
3	36	0	-	-	=	-	В	OB	0	-	-	=	-
4	32	1	43	6D	8F	09	С	12	0	2-2	-	_	-
5	0D	1	36	72	F0	1D	D	16	1	04	96	34	15
6	31	0	-	_	-	:::	E	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	F	14	0		-	_	_

Memory Requests

1. Virtual Address: 0x0ACA







NOTE: It is just a coincidence that the PPN is the same width as the cache tag.


Memory Requests


1. Virtual Address: 0x0ACA







2. Virtual Address: 0x015D







2. Virtual Address: 0x015D







3. Virtual Address: 0x0273







3. Virtual Address: 0x0273







4. Virtual Address: 0x036B





4. Virtual Address: 0x036B





Virtual Memory Table

VA width (n)	PA width (m)	Page size (P)	VPN width	PPN width	Bits in PTE (assume V, D, R, W, X)
32	32	16 KiB			
32	26			13	
	32		21		22
		32 KiB	25		26
64			48		29

Virtual Memory Table

VA width (n)	PA width (m)	Page size (P)	VPN width	PPN width	Bits in PTE (assume V, D, R, W, X)
32	32	16 KiB	18	18	23
32	26	8 KiB	19	13	18
36	32	32 KiB	21	17	22
40	36	32 KiB	25	21	26
64	40	64 KiB	48	24	29

 $p = log_z P$, VPN width = n - p, PPN width = m - p, bits in PTE = PP/U width +5.

References Used

https://www.youtube.com/watch?v=2i2N Qo FyM&list=PLEbnTDJUr
 If BnzJkkN J0Tl3iXTL8vq

 https://www.geeksforgeeks.org/multilevel-paging-in-operatingsystem/

https://ravindrababuravula.com/index.php