


Flynn's Taxonomy for classification of computers

SISD: (Single instruction, Single Data)

- > A traditional sequential computer architecture where a single processor executes a single instruction stream on a single data stream.

> Characteristics:



One CU

One Processing unit


Executes one instruction at a time
Processes one data at a time

- > eg! - classical uniprocessor systems

- > use?? Embedded systems, simple tasks.

SIMD:

- > A parallel architecture where multiple processing units execute same instruction on different pieces of data simultaneously.



> Characteristics:

One CU

Multiple PU

Execute one inst on many data pts.
Vector & matrix operations.

- > eg! GPU

Intel AVX


- > Image processing
ML Training

> A model considered L... ..

MISD!

> An uncommon architecture where multiple processors execute different instructions on same data stream.

> Ch^r: Multiple control units
Multiple PU
limited applicability



> eg: fault tolerant systems.


> Real Time systems

Safety critical systems (Aeronics)

MIMD!

> A highly flexible architecture where multiple processors execute different instructions on different data independently.

> Ch^r: X CU
X PU
asynchronous parallelism
Shared / Distributed memory based.



> eg: Multicore CPU.
cluster / cloud C.
Modern supercomputers.

> web servers
Databases.

PRAM (Parallel Random Access Machine)

- > A model considered for most parallel algorithms
- > Multiple processors are attached to a common bus

	SISD	SIMD	MISD	MIMD
with stream	Single	Single	Multiple	Multiple
Data stream	Single	M	S	M
Parallelism	None	Data P	Instn Redundancy	Task P.
Usage	Legacy sys - Embedded sys.	- GPU - SC.C. - ML-Training	- fault tolerant systems	- Multicore CPUs, - clusters


Task Parallelism

- > Involves different tasks ~~tasks~~ ^{fn's} threads across multiple processors.

Features!

- * Parallel execution of different tasks.
- * Each task may be independent or may req. co-ord.
- * Heterogeneous workloads.

> eg!



- > Multithreaded systems.
OS / CC / cluster.
RTS

MCCPU's

Data Parallelism

- > Involves distributing same task across multiple processors.
- > Each processor works on different subset of data.

Features!

- * Parallel execution of same task.
- * Efficient for large datasets.
- * Homogeneous workloads.

> eg! Image Processing

Each processor applies same filter to diff. part of image.

- > { ML-Training
Graphics.

- Scalable
- Performance ↑
- Simple

GPU's

→ comm. overhead
→ limited use.

PRAM (Parallel Random Access Machines)

- > A model considered for most parallel algorithms
- > Multiple processors are attached to single block of a memory through (RAM) - ~~Homogeneous access~~

Bit Level Parallelism

- > This is about parallelism inside a processor
- > Word size of a computer \uparrow
- > $8 \rightarrow 16 \rightarrow 32 \rightarrow 64$.

Benefits!

- * Faster arithmetic operations
- * Reduces no. of instructions required.
- * Common in modern processors.

Instruction Level Parallelism!

- > Executing multiple instructions simultaneously within a processor.

> Sequential \rightarrow concurrent
= parallelism.

> Benefits! * Better CPU utilization.

> Techniques! * \uparrow Performance.

* Pipelining (Fetch \rightarrow Decode \rightarrow Execute)
eg! Assembly line

* Superscalar Execution

Multiple Execution units

* Out of order execution

✓ As resources are available

X not strictly in program order

* Speculative execution & Branch Prediction

✓ execute instruction ahead of time

HPC systems aim to solve large, complex problems by using multiple computing resources in parallel. The key concepts used for this are:-

- 1) concurrency
- 2) Decomposition

Note C+D
foundation of parallelism model

Concurrency

- > Multiple tasks are in progress at the same time.
- > concurrency \rightarrow parallelism
- > degree of concurrency \uparrow
- > Levels:

- * ILP (Instruction)
- * TLP (Thread)
- * PL (Concurrency/Process)
- * DLP (Data)
- * Task level concurrency

> Conc. Computing

\downarrow
threading
+
Asynchrony
+
Preemptive Multitasking

Decomposition


- > Process of breaking a large problem into smaller subproblems.

\downarrow
concurrency.

> Types:

- * Domain D (Data)
- * Functional D (Task)
- * Hybrid D.

C&D in Architectures




PRAM (Parallel Random Access Machines)

- > A model considered for most parallel algorithms
- > Multiple processors are attached to single block of a memory through (MAU) - Memory access unit.

> A PRAM model contains

- * A set of similar type of processors.
- * Common shared memory unit.
- * MAU.



n number of processors can perform independent operations on n no. of data. which may result in simultaneous access of same memory location. To solve we have following constraints.

EREW
EREW
CREW
CRCW

Methods to implement PRAM

- ① Shared memory model
- ② Message passing model
- ③ Data parallel model

