## **DDCO Laboratory (UE23CS251A)**

3rd Semester, Academic Year 2024-25

Date: 19/10/24 Week-6 Submission

Name: Darshana Muraly SRN: Section PES1UG23CS172 C

## Implement the following using the Verilog. After each experiment attach the following.

- Verilog Code Screenshot.
- ii. Verilog VVP Output Screen Shot.
- **III.** GTKWAVE Screenshot.
- 1. ALU AND REGISTER

```
V laburegy

| Total property | Total pro
```

```
VCD info: dumpfile tb_reg_alu.vcd opened for output.

Time=0 | sel=0, wr=0, op=00, rd_addr_a=000, rd_addr_b=000, wr_addr=000, d_in=0000, d_out_a=xxxx, d_out_b=xxxx, cout=x
Time=50 | sel=0, wr=0, op=00, rd_addr_a=000, rd_addr_b=000, wr_addr=000, d_in=0000, d_out_a=0000, d_out_b=0000, cout=0
Time=160 | sel=0, wr=1, op=xx, rd_addr_a=xxx, rd_addr_b=xxx, wr_addr=011, d_in=cdef, d_out_a=xxxx, d_out_b=0000, cout=0
Time=250 | sel=0, wr=1, op=xx, rd_addr_a=xxx, rd_addr_b=xxx, wr_addr=011, d_in=cdef, d_out_a=XXXx, d_out_b=XXXx, cout=x
Time=260 | sel=0, wr=1, op=xx, rd_addr_a=xxx, rd_addr_b=xxx, wr_addr=111, d_in=3210, d_out_a=xxxx, d_out_b=XXXx, cout=x
Time=350 | sel=0, wr=1, op=xx, rd_addr_a=xxx, rd_addr_b=xxx, wr_addr=111, d_in=3210, d_out_a=xxxx, d_out_b=XXXx, cout=x
Time=360 | sel=0, wr=1, op=xx, rd_addr_a=011, rd_addr_b=101, wr_addr=101, d_in=4567, d_out_a=cdef, d_out_b=3210, cout=x
Time=460 | sel=0, wr=1, op=xx, rd_addr_a=001, rd_addr_b=101, wr_addr=001, d_in=ba98, d_out_a=ba98, d_out_b=4567, cout=x
Time=560 | sel=0, wr=1, op=xx, rd_addr_a=001, rd_addr_b=101, wr_addr=001, d_in=ba98, d_out_a=ba98, d_out_b=4567, cout=x
Time=660 | sel=1, wr=1, op=00, rd_addr_a=001, rd_addr_b=101, wr_addr=001, d_in=xxxx, d_out_a=ba98, d_out_b=4567, cout=x
Time=760 | sel=1, wr=1, op=00, rd_addr_a=001, rd_addr_b=101, wr_addr=010, d_in=xxxx, d_out_a=ba98, d_out_b=4567, cout=x
Time=760 | sel=1, wr=1, op=00, rd_addr_a=010, rd_addr_b=101, wr_addr=100, d_in=xxxx, d_out_a=ba98, d_out_b=4567, cout=x
Time=760 | sel=1, wr=1, op=01, rd_addr_a=010, rd_addr_b=101, wr_addr=100, d_in=xxxx, d_out_a=ba98, d_out_b=4567, cout=x
Time=760 | sel=1, wr=1, op=01, rd_addr_a=010, rd_addr_b=111, wr_addr=100, d_in=xxxx, d_out_a=ba98, d_out_b=4567, cout=0
Time=760 | sel=1, wr=1, op=01, rd_addr_a=010, rd_addr_b=101, wr_addr=100, d_in=xxxx, d_out_a=ba98, d_out_b=4567, cout=0
Time=860 | sel=1, wr=1, op=01, rd_addr_a=010, rd_addr_b=100, wr_addr=100, d_in=xxxx, d_out_a=61ff, d_out_b=3210, cout=1
Time=860 | sel=1, wr=0, op=01, rd_addr_a=000, rd_addr_b=100, wr_addr=xxx, d
```

