

Deekshith Anantha

Raleigh, NC | +1(984) 382-1068 | ananthadeekshith@gmail.com | linkedin.com/in/deekshith-anantha | [Portfolio](#)

EDUCATION

North Carolina State University, Raleigh <i>Master of Science (MS), Computer Engineering</i>	Aug 2025 - May 2027 4.00/4.00
RV College of Engineering, Bangalore India <i>Bachelor of Engineering, Electronics and Telecommunication</i>	Aug 2019 - Jun 2023 7.9/10

WORK EXPERIENCE

AIRBUS <i>Embedded Software Engineer</i> Contributed to the development of firmware for the Flight Warning Computer on Next-Gen Single Aisle Aircraft (A320s), demonstrating C/C++ and embedded systems expertise. <ul style="list-style-type: none">Exposed to hardware-software integration, requirement-based testing, and real-test bench debugging using Trace32 and GDB, which aligns with rigorous firmware testing and debugging practices.Solely responsible for performing Static Analysis of the Flight Warning application using the Astrée tool to ensure compliance and software reliability.Engineered a CI/CD pipeline leveraging Jenkins, achieving a 50% reduction in build and deployment time and substantially optimizing the development workflow.Integrated the SDAC (System Data Acquisition Concentrator) test bench configuration with the Flight Warning Computer by introducing a LUA based graphical user interface, mitigating resource constraints, and increasing productivity by 30%.	Jul 2023 - Jul 2025
AIRBUS <i>Engineering Intern</i> Designed automation scripts using Python to streamline firmware configuration and verification under DO-178C guidelines. <ul style="list-style-type: none">Developed an auto-process tool to automate the Change and Configuration Management process, aligning with systematic firmware documentation practices.Automated migration of 34 software components to the latest toolchain using Python and Shell scripting, reducing migration time by 80%.Enhanced cockpit simulation by optimizing over 15,000 signals using Python profiling, leading to a 15% boost in computational performance and reduced system latency.	Mar 2023 - Jul 2023

TECHNICAL SKILLS

- Programming & Core Languages:** C++, Embedded C, Python, Robot framework, Assembly Language, Shell Scripting, Ruby, Object Oriented Programming, Data Structures and Algorithms
- Embedded Systems & Real-Time Systems:** Bare-Metal Programming, RTOS, ARM Cortex-M, Microcontrollers, Digital Signal Processing, Interrupt Handling, Low-Level Driver Development, Bootloaders, Memory-Mapped I/O, UART, ARINC 429, MATLAB, Simulink, SPI, I2C
- Hardware & Debugging:** Lauterbach Trace32, GDB, ARM Cortex-M, GPIO, Logic Analyzer, Keil, Polyspace, Astrée, Unit Testing, Hardware-in-the-Loop (HIL) Testing
- Build and Deployment Tools:** Makefile, Jenkins, Git, Jira, Continuous Integration & Deployment (CI/CD), Linux/Unix
- Software Development Lifecycle:** Agile Methodologies, Requirement-Based Development, Documentation, Component-based development

PROJECTS

ARM Cortex-M Firmware Development (Personal Project – In Progress)

- Designing bare-metal firmware for an **ARM Cortex-M** microcontroller focused on board bring-up, clock configuration, linker script setup, and startup code initialization.
- Implementing interrupt-driven peripheral drivers for **UART, SPI, and I2C** to enable communication with external sensors and devices.
- Planning RTOS-based task scheduling and inter-task communication using FreeRTOS concepts such as queues and semaphores.
- Using **GDB** and register-level debugging techniques to validate peripheral initialization, interrupt handling, and memory-mapped I/O behavior.

Cache and Memory Hierarchy Simulator with Stream Buffer Prefetching (C++)

- Developed a configurable simulator for multi-level cache hierarchies (L1, L2) supporting adjustable size, associativity, and block parameters.
- Implemented a **stream buffer prefetching unit** to model speculative data access and analyzed performance metrics such as hit/miss rates and average access time. Evaluated system-level trade-offs in **latency, bandwidth, and energy** using CACTI models, reinforcing concepts in **performance modeling and firmware-level optimization**.

Superscalar Pipeline Simulator (C++)

- Developed a cycle-accurate simulator for an **out-of-order** (OOO) superscalar processor to model **dynamic instruction scheduling**.
- Implemented core microarchitectural components essential for **OOO execution**, including a Reorder Buffer (ROB), a unified Issue Queue (IQ), and a Rename Map Table (RMT). Modeled the complete multi-stage pipeline (Fetch, Decode, Rename, Register Read, Dispatch, Issue, Execute, Writeback, and Retire) to resolve true data dependencies.
- Analyzed processor performance by processing instruction trace files to generate detailed cycle-by-cycle timing reports and calculate final metrics like Instructions Per Cycle (IPC).

Adaptive Modulation and Detection using Machine Learning (Matlab)

- Designed a machine learning model to perform automatic modulation classification (AMC) on signals using adaptive modulation techniques.
- Developed and trained a deep neural network (DNN) to predict the modulation scheme (e.g., QPSK, 16-QAM, 64-QAM) of a received signal, overcoming the errors and quality loss of traditional demodulation.
- Utilized Python, MATLAB, and Jupyter Notebook to pre-process signal datasets, build the ML architecture, and train the model to minimize loss.
- Evaluated model performance by comparing its classification accuracy against other established architectures, including CNN, LSTM, and PCA.