
Moore Machine (overlapping)

1001

4+1=> 5 states



RTL CODE:

```
1 //-----Moore OverLapping_1001 -----
3 // VLSI Aspirant : RAHUL REDDY DB
4 // RTL
5 // Learn without limitations...
6 //
7 //-----
9 // Code your design here
10 module e_ee (clk,rst,in,out);
11
  //inputs and outputs
input clk,rst,in;
output reg out;
12
13
14
15
   //Parameters
16
17 parameter s0=3'b000,
             s1=3'b001,
18
             s2=3'b010,
19
             s3=3'b011,
20
             s4=3'b100;
21
22
23
   //internal reg
24
   reg [2:0]state;
25
   //sequential always block
26
  always @(posedge clk or posedge rst)
27
       if(rst)
28
29
         begin
          out<=1'b0;
30
          state<=s0;
31
32
         end
       else
33
34
         begin
35
           case(state)
             s0:begin
36
               out<=1'b0;
37
38
               if(in)
39
                 state<=s1;
              else
40
41
                state <= s0;
             end
42
43
44
             s1:begin
               out<=1'b0;
45
              if(~in)
46
                state<=s2;
47
              else
48
                state<=s1;
49
             end
50
51
52
             s2:begin
              out<=1'b0;
53
54
               if(~in)
55
                 state<=s3;
               else
56
57
                state<=s1;
             end
58
50
```

```
59
                s3:begin
60
                  out<=1'b0;
61
                  if(in)
62
                     state<=s4;
63
                  else
64
                     state<=s0;
65
                end
66
67
68
                s4:begin
69
                  out <= 1'b1;
70
                   if(in)
                     state<=s1;
                   else
73
                     state<=s2;
74
75
                end
              endcase
76
78
            end
   endmodule
```

TB CODE:

```
testbench.sv -
```

```
1 //-----Moore OverLapping_1001 -----
2 //
3 // VLSI Aspirant : RAHUL REDDY DB
4 //
               TB
5 // Learn without limitations...
7 //-----
10 // Code your TB here
11 module e_ee_tb ():
12
   //set up variables
13
14
  reg clk,rst,in;
15
  wire out;
16
17 // Instantiate the moore over lapping rtl
    e_ee DUT (.clk(clk),.rst(rst),.in(in),.out(out));
18
19
    //clock generation
20
    always begin
21
      #5 clk=1'b0;
22
      #5 clk=~clk;
23
24
    end
25
    //stimulate inputs
26
   initial begin
27
     in=1'b0;
28
      #5 rst=1'b1;
29
    #5 rst=1'b0;
30
    #10 in=1'b1;
31
    #10 in=1'b0;
32
     #10 in=1'b0;
33
     #10 in=1'b1;
34
    #10 in=1'b0;
35
     #10 in=1'b0;
36
     #10 in=1 b1;
37
      #10 in=1'b1;
38
    end
39
40
    //set up the monitoring fot the signal values
41
    initial begin
42
      $dumpfile("dump.vcd");
43
      $dumpvars(1);
44
      $monitor ("[%0t]: clk=%b, rst=%b,in=%b, out=%b",$time,clk,rst,in,out);
45
      #120 $finish();
46
    end
47
48 endmodule
```

Result from Display statement:

Done

```
● Log

Share

1 module and 0 UDP read.
recompiling module e_ee_tb
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++ -o ../simv
                     -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-r
../simv up to date
CPU time: .353 seconds to compile + .344 seconds to elab + .362 seconds to link
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64; Aug 8 05:58 2024
[0]: clk=x, rst=x,in=0, out=x
[5]: clk=0, rst=1,in=0, out=0
[10]: clk=1, rst=0,in=0, out=0
[15]: clk=0, rst=0,in=0, out=0
[20]: clk=1, rst=0,in=1, out=0
[25]: clk=0, rst=0,in=1, out=0
[30]: clk=1, rst=0,in=0, out=0
[35]: clk=0, rst=0,in=0, out=0
[40]: clk=1, rst=0,in=0, out=0
[45]: clk=0, rst=0,in=0, out=0
[50]: clk=1, rst=0,in=1, out=0
[55]: clk=0, rst=0,in=1, out=0
[60]: clk=1, rst=0,in=0, out=1
[65]: clk=0, rst=0, in=0, out=1
[70]: clk=1, rst=0,in=0, out=0
[75]: clk=0, rst=0,in=0, out=0
[80]: clk=1, rst=0,in=1, out=0
[85]: clk=0, rst=0,in=1, out=0
[90]: clk=1, rst=0,in=1, out=1
[95]: clk=0, rst=0,in=1, out=1
[100]: clk=1, rst=0,in=1, out=0
[105]: clk=0, rst=0,in=1, out=0
[110]: clk=1, rst=0,in=1, out=0
[115]: clk=0, rst=0,in=1, out=0
Sfinish called from file "testbench.sv", line 46.
Sfinish at simulation time
                                           120
          VCS Simulation Report
Time: 120 ns
CPU Time:
              0.360 seconds;
                                   Data structure size:
                                                          O. OMb
Thu Aug 8 05:58:52 2024
```

EP Wave form:

