


Moore Machine (overlapping)

1001

$4 + 1 \Rightarrow 5$ states



RTL CODE:

```
1 //-----Moore OverLapping_1001 -----
2 //
3 // VLSI Aspirant : RAHUL REDDY DB
4 //           RTL
5 // Learn without limitations...
6 //
7 //-----
8
9 // Code your design here
10 module e_ee (clk,rst,in,out);
11
12     //inputs and outputs
13     input clk,rst,in;
14     output reg out;
15
16     //Parameters
17     parameter s0=3'b000,
18               s1=3'b001,
19               s2=3'b010,
20               s3=3'b011,
21               s4=3'b100;
22
23     //internal reg
24     reg [2:0]state;
25
26     //sequential always block
27     always @(posedge clk or posedge rst)
28         if(rst)
29             begin
30                 out<=1'b0;
31                 state<=s0;
32             end
33         else
34             begin
35                 case(state)
36                     s0:begin
37                         out<=1'b0;
38                         if(in)
39                             state<=s1;
40                         else
41                             state<=s0;
42                     end
43
44                     s1:begin
45                         out<=1'b0;
46                         if(~in)
47                             state<=s2;
48                         else
49                             state<=s1;
50                     end
51
52                     s2:begin
53                         out<=1'b0;
54                         if(~in)
55                             state<=s3;
56                         else
57                             state<=s1;
58                     end
59                 end
60             end
61         end
```

```
59
60     s3:begin
61         out<=1'b0;
62         if(in)
63             state<=s4;
64         else
65             state<=s0;
66     end
67
68     s4:begin
69         out<=1'b1;
70         if(in)
71             state<=s1;
72         else
73             state<=s2;
74         end
75     endcase
76
77 end
78
79 endmodule
```

TB CODE:

testbench.sv



```
1 //-----Moore overLapping_1001 -----
2 //
3 // VLSI Aspirant : RAHUL REDDY DB
4 //          TB
5 // Learn without limitations...
6 //
7 //-----
8
9
10 // Code your TB here
11 module e_ee_tb ();
12
13     //set up variables
14     reg clk,rst,in;
15     wire out;
16
17 // Instantiate the moore over lapping rtl
18 e_ee DUT (.clk(clk),.rst(rst),.in(in),.out(out));
19
20 //clock generation
21 always begin
22     #5 clk=1'b0;
23     #5 clk=~clk;
24 end
25
26 //stimulate inputs
27 initial begin
28     in=1'b0;
29     #5 rst=1'b1;
30     #5 rst=1'b0;
31     #10 in=1'b1;
32     #10 in=1'b0;
33     #10 in=1'b0;
34     #10 in=1'b1;
35     #10 in=1'b0;
36     #10 in=1'b0;
37     #10 in=1'b1;
38     #10 in=1'b1;
39 end
40
41 //set up the monitoring fot the signal values
42 initial begin
43     $dumpfile("dump.vcd");
44     $dumpvars(1);
45     $monitor ("[%0t]:  clk=%b, rst=%b,in=%b, out=%b", $time,clk,rst,in,out);
46     #120 $finish();
47 end
48 endmodule
```

Result from Display statement:

[Log](#)[Share](#)

```
1 module and 0 UDP read.
recompiling module e_ee_tb
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++ -o ../simv -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=../simv.daidir -Wl,-rpath=../simv up to date
CPU time: .353 seconds to compile + .344 seconds to elab + .362 seconds to link
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64; Aug 8 05:58 2024
[0]: clk=x, rst=x,in=0, out=x
[5]: clk=0, rst=1,in=0, out=0
[10]: clk=1, rst=0,in=0, out=0
[15]: clk=0, rst=0,in=0, out=0
[20]: clk=1, rst=0,in=1, out=0
[25]: clk=0, rst=0,in=1, out=0
[30]: clk=1, rst=0,in=0, out=0
[35]: clk=0, rst=0,in=0, out=0
[40]: clk=1, rst=0,in=0, out=0
[45]: clk=0, rst=0,in=0, out=0
[50]: clk=1, rst=0,in=1, out=0
[55]: clk=0, rst=0,in=1, out=0
[60]: clk=1, rst=0,in=0, out=1
[65]: clk=0, rst=0,in=0, out=1
[70]: clk=1, rst=0,in=0, out=0
[75]: clk=0, rst=0,in=0, out=0
[80]: clk=1, rst=0,in=1, out=0
[85]: clk=0, rst=0,in=1, out=0
[90]: clk=1, rst=0,in=1, out=1
[95]: clk=0, rst=0,in=1, out=1
[100]: clk=1, rst=0,in=1, out=0
[105]: clk=0, rst=0,in=1, out=0
[110]: clk=1, rst=0,in=1, out=0
[115]: clk=0, rst=0,in=1, out=0
$finish called from file "testbench.sv", line 46.
$finish at simulation time 120
V C S S i m u l a t i o n R e p o r t
Time: 120 ns
CPU Time: 0.360 seconds; Data structure size: 0.0Mb
Thu Aug 8 05:58:52 2024
```

[Done](#)

EP Wave form:

