

Project Summary x Schematic x all\_logic\_gates.v x


C:/Users/deepa/all\_logic\_gates/all\_logic\_gates.srscs/sources\_1/new/all\_logic\_gates.v

Q [Icons]

```
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23 module all_logic_gates(a,b,y1,y2,y3,y4,y5,y6,y7); //ports to module
24
25 input a,b;
26 output y1,y2,y3,y4,y5,y6,y7;
27 // data flow model for all logic gates
28 assign y1=a&b; // AND gate
29 assign y2=a|b; // OR gate
30 assign y3=~a; // NOT gate
31 assign y4=~(a&b); // NAND gate
32 assign y5=~(a|b); // NOR gate
33 assign y6=a^b; // XOR gate
34 assign y7=~(a^b); // XNOR gate
35 endmodule
36
```


Tcl Console Messages Log Reports Design Runs









## HALF ADDER




## HALF ADDER



## FULL ADDER




FULL ADDER






## HALF SUBTRACTOR




The screenshot displays the Xilinx ISE Project Navigator interface. The title bar indicates the project path: "/home/ise/vlsi design/tc1/tc1.xise - [Kam\_dev\_deep\_half\_subtractor.v\*]". The menu bar includes "Process", "Tools", "Window", "Layout", and "Help". The toolbar contains various icons for file operations, simulation, and debugging. The main editor window shows the Verilog code for a half subtractor module. The code includes comments about the revision and a series of slashes for documentation. The module definition includes inputs 'a' and 'b', and outputs 'difference' and 'borrow'. The logic is implemented using 'assign' statements: 'difference = (a ^ b)' and 'borrow = (~a & b)'. The file name 'Kam\_dev\_deep\_half\_subtractor.v\*' is visible in the status bar at the bottom.

```
15 //  
16 // Revision:  
17 // Revision 0.01 - File Created  
18 // Additional Comments:  
19 //  
20 //////////////////////////////////////  
21 module Kam_dev_deep_half_subtractor(  
22     input a,b,  
23     output difference,borrow  
24 );  
25     assign difference=(a^b);  
26     assign borrow=(~a&b);  
27  
28  
29 endmodule  
30
```

HALF SUBTRACTOR



## FULL SUBTRACTOR




The screenshot shows a Verilog code editor window titled "Project Navigator (P.20131013) - /home/ise/vlsi design/tc1/tc1.xise - [Kam\_dev\_deepak\_full\_subtractor.v]". The editor has a menu bar with "File", "Tools", "Window", "Layout", and "Help". Below the menu bar is a toolbar with various icons for file operations, editing, and simulation. The main text area contains the following Verilog code:


```
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////,
21 module Kam_dev_deepak_full_subtractor (
22     input a,b,c,
23     output diff,borrow
24 );
25     assign diff=(a^b^c);
26     assign borrow=(~a&c) | (~a&b) | (b&c);
27
28
29 endmodule|
30
```

The code defines a module named `Kam_dev_deepak_full_subtractor` with three inputs (`a`, `b`, `c`) and two outputs (`diff`, `borrow`). The difference (`diff`) is calculated as `a XOR b XOR c`, and the borrow is calculated as `(NOT a AND c) OR (NOT a AND b) OR (b AND c)`. The code is saved in a file named `Kam_dev_deepak_full_subtractor.v`.

## FULL SUBTRACTOR



## MUX 8\*1



### MUX 8\*1

