

simple\_fsm - [C:/Users/deepa/simple\_fsm/simple\_fsm.xpf] - Vivado 2023.1

File Edit Flow Tools Reports Window Layout View Help Q: QuickAccess Ready

Flow Navigator IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Run Linter
- Open Elaborated Design
  - Report Methodology
  - Report DRC
  - Schematic
  - Open Dataflow Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

ELABORATED DESIGN - Kria Part

Project Summary Schematic simple\_fsm.v

C:/Users/deepa/simple\_fsm/simple\_fsm.srcs/sources\_1/new/simple\_fsm.v

```
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module simple_fsm(
24     input wire clk,
25     input wire reset,
26     input wire in,
27     output reg [1:0] state
28 );
29
30 // State encoding
31 localparam IDLE = 2'b00;
32 localparam STATE1 = 2'b01;
33 localparam STATE2 = 2'b10;
34
35 // State register
36 reg [1:0] current_state, next_state;
37
38 // Sequential logic for state transitions
39 always @(posedge clk or posedge reset) begin
40     if (reset)
41         current_state <= IDLE;
42     else
43         next_state <= current_state;
44 end
```

Tcl Console Messages Log Reports Design Runs

25:19 Insert Verilog

08:42 04-07-2024

simple\_fsm - [C:/Users/deepa/simple\_fsm/simple\_fsm.xpr] - Vivado 2023.1

File Edit Flow Tools Reports Window Layout View Help Q: QuickAccess Ready

Flow Navigator

- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Schematic
    - Open Dataflow Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design

ELABORATED DESIGN - Kria Part

Project Summary x Schematic x simple\_fsm.v x

C:/Users/deepa/simple\_fsm/simple\_fsm.srcs/sources\_1/new/simple\_fsm.v

```
41 current_state <= IDLE;
42 else
43 current_state <= next_state;
44 end
45
46 // Combinational logic for next state
47 always @(*) begin
48 case (current_state)
49 IDLE:
50 if (in)
51 next_state = STATE1;
52 else
53 next_state = IDLE;
54 STATE1:
55 if (in)
56 next_state = STATE2;
57 else
58 next_state = IDLE;
59 STATE2:
60 if (in)
61 next_state = STATE2;
62 else
63 next_state = IDLE;
64 default:
65 next_state = IDLE;
66 endcase
67 end
```

Tcl Console Messages Log Reports Design Runs

31:27 Insert Verilog

08:43 04-07-2024

simple\_fsm - [C:/Users/deepa/simple\_fsm/simple\_fsm.xpf] - Vivado 2023.1

File Edit Flow Tools Reports Window Layout View Help Q: Quick Access Ready

Flow Navigator

- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Schematic
    - Open Dataflow Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design

ELABORATED DESIGN - Kria Part

Project Summary x Schematic x simple\_fsm.v x

C:/Users/deepa/simple\_fsm/simple\_fsm.srcs/sources\_1/new/simple\_fsm.v

```
51         next_state = STATE1;
52     else
53         next_state = IDLE;
54     STATE1:
55         if (in)
56             next_state = STATE2;
57         else
58             next_state = IDLE;
59     STATE2:
60         if (in)
61             next_state = STATE2;
62         else
63             next_state = IDLE;
64     default:
65         next_state = IDLE;
66     endcase
67 end
68
69 // Output logic
70 always @(*) begin
71     state = current_state;
72 end
73
74 endmodule
75
```

Tcl Console Messages Log Reports Design Runs

31:27 Insert Verilog 08:43 04-07-2024

simple\_fsm - [C:/Users/deepa/simple\_fsm/simple\_fsm.xpr] - Vivado 2023.1

File Edit Flow Tools Reports Window Layout View Help Q: QuickAccess Ready

Flow Navigator

- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Schematic
    - Open Dataflow Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design

ELABORATED DESIGN - Kria Part

Project Summary x Schematic x simple\_fsm.v x

4 Cells 5 I/O Ports 11 Nets

next\_state\_i

V=B\*10', S=1b1

I0[1:0]

I1[1:0]

O[1:0]

RTL\_MUX

next\_state\_i\_0

S=2'b00

I0[1:0]

S=2'b01

I1[1:0]

S=2'b10

I2[1:0]

S=default

I3[1:0]

O[1:0]

RTL\_MUX

current\_state\_reg[1:0]

CLR

D

Q

RTL\_REG\_ASYNC

state[1:0]

in

reset

clk

Tcl Console Messages Log Reports Design Runs

08:43 04-07-2024

simple\_fsm - [C:/Users/deepa/simple\_fsm/simple\_fsm.xpr] - Vivado 2023.1

File Edit Flow Tools Reports Window Layout View Help Q: QuickAccess Ready

Default Layout

ELABORATED DESIGN - Kria Part

Project Summary x Schematic x simple\_fsm.v x simple\_fsm\_tb.v \* x

C:/Users/deepa/simple\_fsm/simple\_fsm.srcs/sim\_1/new/simple\_fsm\_tb.v

```
20 //////////////////////////////////////////////////
21
22 module simple_fsm_tb:
23
24     // Inputs
25     reg clk;
26     reg reset;
27     reg in;
28
29     // Outputs
30     wire [1:0] state;
31
32     // Instantiate the FSM
33     simple_fsm uut (
34         .clk(clk),
35         .reset(reset),
36         .in(in),
37         .state(state)
38     );
39
40     // Clock generation
41     always #5 clk = ~clk;
42
43     initial begin
44         // Initialize inputs
45         clk = 0;
```

Flow Navigator


- Language Templates
- IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Schematic
    - Open Dataflow Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design

Source File Properties

Tcl Console Messages Log Reports Design Runs

76:1 Insert Verilog

08:51 04-07-2024



simple\_fsm - [C:/Users/deepa/simple\_fsm/simple\_fsm.xpr] - Vivado 2023.1

File Edit Flow Tools Reports Window Layout View Help Q: QuickAccess Ready

Flow Navigator ELABORATED DESIGN - Kria Part

Language Templates  
IP Catalog

IP INTEGRATOR  
Create Block Design  
Open Block Design  
Generate Block Design

SIMULATION  
Run Simulation

RTL ANALYSIS  
Run Linter  
Open Elaborated Design  
Report Methodology  
Report DRC  
Schematic  
Open Dataflow Design

SYNTHESIS  
Run Synthesis  
Open Synthesized Design

Project Summary Schematic simple\_fsm.v simple\_fsm\_tb.v \*  
C:/Users/deepa/simple\_fsm/simple\_fsm.srcs/sim\_1/new/simple\_fsm\_tb.v

```
53  
54 // Test sequence  
55 #10 in = 1; // Move to STATE1  
56 #10 in = 1; // Move to STATE2  
57 #10 in = 0; // Move back to IDLE  
58 #10 in = 1; // Move to STATE1  
59 #10 in = 0; // Move back to IDLE  
60 #10 in = 1; // Move to STATE1  
61 #10 in = 1; // Move to STATE2  
62 #10 in = 1; // Stay in STATE2  
63 #10 in = 0; // Move back to IDLE  
64 #10;  
65  
66 // Finish simulation  
67 $finish;  
68 end  
69  
70 initial begin  
71 // Monitor signals  
72 $monitor("Time: %0d, Reset: %b, In: %b, State: %b", $time, reset, in, state);  
73 end  
74  
75 endmodule  
76  
77
```

Tcl Console Messages Log Reports Design Runs

77:1 Insert Verilog

08:51  
04-07-2024



simple\_fsm - [C:/Users/deepa/simple\_fsm/simple\_fsm.xpr] - Vivado 2023.1

File Edit Flow Tools Reports Window Layout View Run Help Quick Access Ready

10 us Default Layout

Flow Navigator

- Language Templates
- IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION**
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Schematic
    - Open Dataflow Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design

Sources

Objects

Protocol Instances

simple\_fsm.v x simple\_fsm\_tb.v x Untitled 1 x

Value Radix: Hexadecimal Match: Exact Previous Next

Name	Value
clk	Z
re...	Z
in	Z
> S...	X
> c...	X
> ne...	X
> ID...	0
> S...	1
> S...	2

0.000 ns 200.000 ns 400.000 ns 600.000 ns 800.000 ns

350.638 ns

facebook.com

26° Search 09:18 04-07-2024