

CMPE 310


Lecture 05 - 8086 Addressing modes and Instructions set


Outline

Addressing modes


Instruction format


Instruction set








Examples



































1.Register Addressing
2.Immediate Addressing
3.Direct Addressing
4.Register Indirect Addressing
5.Based Addressing
6.Indexed Addressing
7.Based Index Addressing
8.String Addressing
9.Direct I/O port Addressing
10. Indirect I/O port Addressing
11.Relative Addressing
12.Implied Addressing

Employed in string operations to operate on string data.

The effective address (EA) of source data is stored in SI register and the EA of destination is stored in **DI** register.

Segment register for calculating base address of source data is **DS** and that of the destination data is **ES**

Example:

MOVSB ; DS ← 1000h, SI ← 5000h

; ES \leftarrow 7000h, DI \leftarrow 6000h

MOVSW, MOVSD for word or doubleword respectively

Operations:

BA - Base Address, MA – Memory Address (Physical Address)

Calculation of source memory location:

EA = SI $BA = DS * 16_{10}$

MA = BA + EA

Calculation of destination memory location:

EA = DI $BA = ES * 16_{10}$ MA = BA + EA

If DF = 1, then SI - 1 and DI = DI - 1If DF = 0, then SI + 1 and DI = DI + 1

1.Register Addressing 2.Immediate Addressing 3.Direct Addressing These addressing modes are used to access data from standard I/O mapped devices or ports. 4.Register Indirect Addressing 5.Based Addressing In direct port addressing mode, an 8-bit port address is directly specified in the instruction. 6.Indexed Addressing Example: IN AL, [09h] 7.Based Index Addressing Operations: Content of port with address 09h is moved to AL register. 8.String Addressing 9.Direct I/O port Addressing 10.Indirect I/O port Addressing 11.Relative Addressing

Adapted from lecture notes by Dr Chintan Patel and Avani Dave

12.Implied Addressing

1.Register Addressing	
2.Immediate Addressing	
3.Direct Addressing	
4.Register Indirect Addressing	In indirect port addressing mode, a 16-bit port address is specified in a register.
5.Based Addressing	Example: IN AL, [DX]
6.Indexed Addressing	Operations: Content of port with address in register DX is moved to AL register.
7.Based Index Addressing	Control between alternative 9000 (control AV)
8.String Addressing	Can be a byte or word transfer in 8086 (e.g. AL or AX). In 32-bit systems, can be byte, word or doubleword transfer (e.g. AL, AX, or EAX).
9.Direct I/O port Addressing	
10.Indirect I/O port Addressing	
11.Relative Addressing	

Adapted from lecture notes by Dr Chintan Patel and Avani Dave

12.Implied Addressing

1.Register Addressing
2.Immediate Addressing
3.Direct Addressing

4.Register Indirect Addressing

5.Based Addressing
6.Indexed Addressing

7.Based Index Addressing

8.String Addressing

9.Direct I/O port Addressing

10.Indirect I/O port Addressing

11.Relative Addressing

12.Implied Addressing

In this addressing mode, the effective address of a program instruction is specified relative to Instruction Pointer (IP) by an 8-bit signed displacement.

Example: JZ 0Ah; $CS \leftarrow 7000H$, $IP \leftarrow 6500H$

Operations:

$$000Ah \leftarrow 0Ah$$
 (sign extend) If $ZF = 1$, then

$$EA = IP + 000A_h$$

$$BA = CS * 16_{10}$$

$$MA = BA + EA$$

If ZF = 1, then the program control jumps to new address calculated above.

If ZF = 0, then next instruction of the program is executed.

1.Register Addressing
2.Immediate Addressing
3.Direct Addressing
4.Register Indirect Addressing
5.Based Addressing
6.Indexed Addressing
7.Based Index Addressing
8.String Addressing
9.Direct I/O port Addressing
10. Indirect I/O port Addressing
11.Relative Addressing
12.Implied Addressing

Instructions using this mode have **no operands.** The instruction itself will specify the data to be operated by the instruction.

Example: CLC - Clears the carry flag to zero.

CLD - Clears the Direction Flag (DF)

STD - Sets the Direction Flag (DF)





Image Source: 8086 User Manual, Page 4-19



Field	Value	Function
 S	0	No sign extension
3	1	Sign extend 8-bit immediate data to 16 bits if W=1
W	0	Instruction operates on byte data
VV	1	Instruction operates on word data
D	0	Instruction source is specified in REG field
	1	Instruction destination is specified in REG field
v	0	Shift/rotate count is one
V	1	Shift/rotate count is specified in CL register
_	0	Repeat/loop while zero flag is clear
2	1	Repeat/loop while zero flag is set

Image Source: 8086 User Manual, Page 4-19

BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6
OPCODE DWM	OD REG R/M	LOW DISP/DATA	HIGH DISP/DATA	LOW DATA	HIGH DATA

Table 4-8. MOD (Mode) Field Encoding

CODE	EXPLANATION
00	Memory Mode, no displacement follows*
01	Memory Mode, 8-bit displacement follows
10	Memory Mode, 16-bit displacement follows
11	Register Mode (no displacement)

^{*}Except when R/M = 110, then 16-bit displacement follows

Table 4-10. R/M (Register/Memory) Field Encoding

MOD = 11				EFFECTIVE ADDRESS CALCULATION			
R/M	W = 0	W = 1	R/M	MOD = 00	MOD = 01	MOD = 10	
000	AL	AX	000	(BX) + (SI)	(BX) + (SI) + D8	(BX) + (SI) + D16	
001	CL	cx	001	(BX) + (DI)	(BX) + (DI) + D8	(BX) + (DI) + D16	
010	DL	DX	010	(BP) + (SI)	(BP) + (SI) + D8	(BP) + (SI) + D16	
011	BL	вх	011	(BP) + (DI)	(BP) + (DI) + D8	(BP) + (DI) + D16	
100	AH	SP	100	(SI)	(SI) + D8	(SI) + D16	
101	СН	BP	101	(DI)	(DI) + D8	(DI) + D16	
110	DH	SI	110	DIRECT ADDRESS	(BP) + D8	(BP) + D16	
111	вн	DI	111	(BX)	(BX) + D8	(BX) + D16	

Image Source: 8086 User Manual, Page 4-19, 4-20



Table 4-9. REG (Register) Field Encoding

Table 4-10. R/M (Register/Memory) Field Encoding

REG	W=0	W = 1	MOD=11		EFFECTIVE ADDRESS CALCULATION				
	 	 	R/M	W = 0	W = 1	R/M	MOD = 00	MOD = 01	MOD = 10
000	AL	AX	000	1	1	000	(5)() (6))	(0)() (0)) 00	(2)()
001	CL	CX	000	AL	AX	000	(BX) + (SI)	(BX) + (SI) + D8	(BX) + (SI) + D16
010	l DL	DX	001	CL	CX	001	(BX)+(DI)	(BX) + (DI) + D8	(BX) + (DI) + D16
011	BL	BX	010	DL	DX	010	(BP) + (SI)	(BP) + (SI) + D8	(BP) + (SI) + D16
	1	1	011	BL	BX	011	(BP) + (DI)	(BP) + (DI) + D8	(BP) + (DI) + D16
100	AH	SP	100	AH	SP	100	(SI)	(SI) + D8	(SI) + D16
101	CH	BP	101	СН	BP	101	(DI)	(DI) + D8	(DI) + D16
110	DH	SI	110	DH	SI	110	DIRECT ADDRESS	(BP) + D8	(BP) + D16
111	ВН	DI	111	ВН	DI	111	(BX)	(BX) + D8	(BX) + D16

Image Source: 8086 User Manual, Page 4-19, 4-20

- 1. Data Transfer Instructions
- 2. Arithmetic Instructions
- 3. Logical Instructions
- 4. String manipulation Instructions
- 5. Process Control Instructions
- 6. Control Transfer Instructions

1.Data Transfer Instructions		
2.Arithmetic Instructions		
3.Logical Instructions		
4.String manipulation Instructions		
5.Process Control Instructions		
6.Control Transfer Instructions		

Instructions that are used to transfer data/ address in to registers, memory locations and I/O ports.

Generally involve two operands: **Source operand** and **Destination operand** of the same size.

Source: Register or a memory location or an immediate data

Destination : Register or a memory location.

The size should be a either a byte or a word.

A 8-bit data can only be moved to 8-bit register/ memory and a 16-bit data can be moved to 16-bit register/ memory.

1.Data Transfer Instructions			
2.Arithmetic Instructions			
3.Logical Instructions			
4.String manipulation Instructions			
5.Process Control Instructions			
6.Control Transfer Instructions			

Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...

MOV reg2/ mem, reg1/ mem MOV reg2, reg1 MOV mem, reg1 MOV reg2, mem	(reg2) ← (reg1) (mem) ← (reg1) (reg2) ← (mem)
MOV reg/ mem, imm MOV reg, imm MOV mem, imm	(reg) ← imm (mem) ← imm
XCHG reg2/ mem, reg1 XCHG reg2, reg1 XCHG mem, reg1	$(reg2) \longleftrightarrow (reg1)$ $(mem) \longleftrightarrow (reg1)$


No memory to memory data transfer

1.Data Transfer Instructions
2.Arithmetic Instructions
3.Logical Instructions
4.String manipulation Instructions
5.Process Control Instructions
6.Control Transfer Instructions

Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...

PUSH reg16/ mem	$SP \leftarrow SP - 2$
	$MA_S = SS * 16_{10} + SP$
PUSH reg16	$[MA_S, MA_S+1] \leftarrow reg16$
PUSH mem	
	$[MA_S, MA_S+1] \leftarrow mem$
POP reg16/ mem	$MA_S = SS * 16_{10} + SP$
	$reg16 \leftarrow [MA_S, MA_S+1]$
POP reg16	
POP mem	$[\text{mem}] \leftarrow [\text{MA}_{\text{S}}, \text{MA}_{\text{S}}+1]$
	$SP \leftarrow SP + 2$


Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...



Before PUSH AX

After PUSH AX

Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...



Before POP AX

After POP AX

1.Data Transfer Instructions 2.Arithmetic Instructions 3.Logical Instructions 4.String manipulation Instructions 5.Process Control Instructions 6.Control Transfer Instructions

Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...

IN reg, [DX]		OUT [DX], reg	
IN AL, [DX] IN AX, [DX]	$PORT_{addr} = DX$ $AL \longleftarrow [PORT]$	OUT [DX], AL OUT [DX], AX	$PORT_{addr} = DX$ $[PORT] \longleftarrow AL$
	AX ← [PORT]		[PORT] ← AX
IN reg, addr8		OUT addr8, reg	
IN AL, [addr8] IN AX, [addr8]	AL ← [addr8] AX ← [addr8]	OUT [addr8], AL OUT [addr8], AX	[addr8] ← AL [addr8] ← AX

1.Data Transfer Instructions
2.Arithmetic Instructions
3.Logical Instructions
4.String manipulation Instructions
5.Process Control Instructions
6.Control Transfer Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

ADD reg2/ mem, reg1/mem	
ADD reg2, reg1 ADD reg2, mem ADD mem, reg1	$reg2 \leftarrow reg2 + reg1$ $reg2 \leftarrow reg2 + [mem]$ $[mem] \leftarrow [mem] + reg1$
ADD reg/mem, data	
ADD reg, data ADD mem, data	reg ← reg+ data [mem] ← [mem]+data
ADD A, data	
ADD AL, data8 ADD AX, data16	$AL \leftarrow AL + data8$ $AX \leftarrow AX + data16$

1.Data Transfer Instructions

2.Arithmetic Instructions

- 3.Logical Instructions
- 4.String manipulation Instructions
- 5.Process Control Instructions
- 6.Control Transfer Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

ADC reg2/ mem, reg1/mem	
ADC reg2, reg1	$reg2 \leftarrow reg2 + reg1 + CF$
ADC reg2, mem	$reg2 \leftarrow reg2 + [mem] + CF$
ADC mem, reg1	$[mem] \leftarrow [mem] + reg1 + CF$
ADC reg/mem, data	
ADC reg, data	reg ← reg+ data+CF
ADC mem, data	$[mem] \leftarrow [mem] + data + CF$
ADDC A, data	
ADC AL, data8	$AL \leftarrow AL + data8 + CF$
ADC AX, data16	$AX \leftarrow AX + data16 + CF$

1.Data Transfer Instructions
2.Arithmetic Instructions
3.Logical Instructions
4.String manipulation Instructions
5.Process Control Instructions
6.Control Transfer Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

SUB reg2/ mem, reg1/mem	
SUB reg2, reg1	$reg2 \leftarrow reg2 - reg1$
SUB reg2, mem	$reg2 \leftarrow reg2 - [mem]$
SUB mem, reg1	$[mem] \leftarrow [mem] - reg1$
SUB reg/mem, data	
SUB reg, data	reg ← reg - data
SUB mem, data	$[mem] \leftarrow [mem] - data$
SUB A, data	
SUB AL, data8	$AL \leftarrow AL - data8$
SUB AX, data16	AX ← AX - data16

1.Data Transfer Instructions	
2.Arithmetic Instructions	
3.Logical Instructions	
4.String manipulation Instructions	
5.Process Control Instructions	
6.Control Transfer Instructions	

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

SBB reg2/ mem, reg1/mem	
SBB reg2, reg1	$reg2 \leftarrow reg2 - reg1 - CF$
SBB reg2, mem	$reg2 \leftarrow reg2 - [mem] - CF$
SBB mem, reg1	$[mem] \leftarrow [mem] - reg1 - CF$
SBB reg/mem, data	
SBB reg, data	reg ← reg - data - CF
SBB mem, data	$[mem] \leftarrow [mem] - data - CF$
SBB A, data	
SBB AL, data8	AL ← AL - data8 - CF
SBB AX, data16	$AX \leftarrow AX - data16 - CF$

1.Data Transfer Instructions

2.Arithmetic Instructions

3.Logical Instructions

4.String manipulation Instructions

5.Process Control Instructions

6.Control Transfer Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

INC reg/ mem	
INC reg8 INC reg16 INC mem	$reg8 \leftarrow reg8 + 1$ $reg16 \leftarrow reg16 + 1$ $[mem] \leftarrow [mem] + 1$
DEC reg/ mem	
DEC reg8 DEC reg16 DEC mem	$reg8 \leftarrow reg8 - 1$ $reg16 \leftarrow reg16 - 1$ $[mem] \leftarrow [mem] - 1$

1.Data Transfer Instructions	
2.Arithmetic Instructions	
3.Logical Instructions	
4.String manipulation Instructions	
5.Process Control Instructions	
6.Control Transfer Instructions	

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

MUL reg/ mem	
MUL reg	For byte: $AX \leftarrow AL * reg8$ For word: $DX:AX \leftarrow AX * reg16$
MUL mem	For byte: $AX \leftarrow AL * [mem8]$ For word: $DX:AX \leftarrow AX * [mem16]$
IMUL reg/ mem	Signed multiplication (Sign-extended)
IMUL reg	For byte: AX ← AL * reg8 For word: DX:AX ← AX * reg16
IMUL mem	For byte: $AX \leftarrow AX * [mem8]$ For word: $DX:AX \leftarrow AX * [mem16]$

1.Data Transfer Instructions

2.Arithmetic Instructions

3.Logical Instructions

4.String manipulation Instructions

5.Process Control Instructions

6.Control Transfer Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

DIV reg/ mem	<u>For 16-bit / 8-bit</u> :
DIV reg	$AL \leftarrow AX / reg8$ Quotient
	AH ← AX % reg8 Remainder
	For 32-bit / 16-bit:
	$AX \leftarrow DX:AX / reg16$ Quotient
	DX ← DX:AX % reg16 Remainder
DIV mem	For 16-bit / 8-bit :
	$AL \leftarrow AX / [mem8]$ Quotient
	AH ← AX % [mem8] Remainder
	For 32-bit / 16-bit:
	$AX \leftarrow DX:AX / [mem16]$ Quotient
	DX ← DX:AX % [mem16] Remainder

1.Data Transfer Instructions		
2.Arithmetic Instructions		
3.Logical Instructions		
4.String manipulation Instructions		
5.Process Control Instructions		
6.Control Transfer Instructions		

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP... Signed Division

IDIV reg/ mem IDIV reg	For 16-bit / 8-bit: AL ← AX / reg8 Quotient AH ← AX % reg8 Remainder For 32-bit / 16-bit: AX ← DX:AX / reg16 Quotient DX ← DX:AX % reg16 Remainder
IDIV mem	For 16-bit / 8-bit: AL ← AX / [mem8] Quotient AH ← AX % [mem8] Remainder For 32-bit / 16-bit: AX ← DX:AX / [mem16] Quotient DX ← DX:AX % [mem16] Remainder

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

1.Data Transfer Instructions		
2.Arithmetic Instructions		
3.Logical Instructions		
4.String manipulation Instructions		
5.Process Control Instructions		
6.Control Transfer Instructions		

CMP reg2/mem, reg1/ mem	Modify flags ← reg2 – reg1
CMP reg2, reg1	If reg2 > reg1 then CF=0, ZF=0, SF=0 If reg2 < reg1 then CF=1, ZF=0, SF=1 If reg2 = reg1 then CF=0, ZF=1, SF=0
CMP reg2, mem	Modify flags ← reg2 – [mem] If reg2 > [mem] then CF=0, ZF=0, SF=0 If reg2 < [mem] then CF=1, ZF=0, SF=1 If reg2 = [mem] then CF=0, ZF=1, SF=0
CMP mem, reg1	Modify flags ← [mem] – reg1 If [mem] > reg1 then CF=0, ZF=0, SF=0 If [mem] < reg1 then CF=1, ZF=0, SF=1 If [mem] = reg1 then CF=0, ZF=1, SF=0

1.Data Transfer Instructions
 2.Arithmetic Instructions
 3.Logical Instructions
 4.String manipulation Instructions
 5.Process Control Instructions
 6.Control Transfer Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

CMP reg/mem, data CMP reg, data	Modify flags ← reg – data
	If reg > data then CF=0, ZF=0, SF=0
	If reg < data then CF=1, ZF=0, SF=1
	If reg = data then CF=0, ZF=1, SF=0
CMP mem, data	Modify flags ← [mem] – data
CMP mem, data	Modify flags ← [mem] – data If [mem] > data then CF=0, ZF=0, SF=0
CMP mem, data	

1.Data Transfer Instructions	
2.Arithmetic Instructions	
3.Logical Instructions	
4.String manipulation Instructions	
5.Process Control Instructions	
6.Control Transfer Instructions	

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

CMP A, data CMP AL, data8	Modify flags ← AL – data8
	If AL > data8 then CF=0, ZF=0, SF=0
	If AL< data8 then CF=1, ZF=0, SF=1
	If AL= data8 then CF=0, ZF=1, SF=0
CMP AX, data16	Modify flags ← AX – data16
	Widding Hags — AA – data10

1.Data Transfer Instructions
2.Arithmetic Instructions
3.Logical Instructions
4.String manipulation Instructions
5.Process Control Instructions
6.Control Transfer Instructions

AND A, data AND AL, data8 AND AX, data16	AL ← AL & data8 AX ← AX & data16
AND reg/mem, data AND reg, data8/16 AND mem, data8/16	reg ← reg & data8/16 mem ← mem & data8/16

1.Data Transfer Instructions	
2.Arithmetic Instructions	
3.Logical Instructions	
4.String manipulation Instructions	
5.Process Control Instructions	
6.Control Transfer Instructions	

OR reg2/mem, reg1/mem OR reg2,reg1 OR reg2,mem OR mem,reg1	reg2 ← reg2 reg1 reg2 ← reg2 mem mem ← mem reg1
OR reg/mem, data OR reg, data8/16 OR mem, data8	reg ← reg data8/16 mem ← mem data
OR A, data OR AL, data8 OR AX, data16	AL ← AL data8 AX ← AX data16


1.Data Transfer Instructions	
2.Arithmetic Instructions	
3.Logical Instructions	
4.String manipulation Instructions	
5.Process Control Instructions	
6.Control Transfer Instructions	

XOR reg2/mem, reg1/mem XOR reg2,reg1 XOR reg2,mem XOR mem,reg1	reg2 ← reg2 ^ reg1 reg2 ← reg2 ^ mem mem ← mem ^ reg1
XOR reg/mem, data XOR reg, data8/16 XOR mem, data8	reg ← reg ^ data8/16 mem ← mem ^ data
XOR A, data XOR AL, data8 XOR AX, data16	AL ← AL ^ data8 AX ← AX ^ data16


1.Data Transfer Instructions
2.Arithmetic Instructions
3.Logical Instructions
4.String manipulation Instructions
5.Process Control Instructions
6.Control Transfer Instructions

TEST reg2/mem, reg1/mem TEST reg2,reg1 TEST reg2,mem TEST mem,reg1	Modify flags ← reg2 & reg1 Modify flags ← reg2 & mem Modify flags ← mem & reg1
TEST reg/mem, data TEST reg, data8/16 TEST mem, data8	Modify flags ← reg & data8/16 Modify flags ← mem & data
TEST A, data TEST AL, data8/16 TEST AX, data8	Modify flags ← AL & data8 Modify flags ← AX & data16

- 1.Data Transfer Instructions
- 2. Arithmetic Instructions
- 3.Logical Instructions
- 4. String manipulation Instructions
- 5. Process Control Instructions
- 6.Control Transfer Instructions



- 1.Data Transfer Instructions
- 2. Arithmetic Instructions
- 3.Logical Instructions
- 4.String manipulation Instructions
- **5.Process Control Instructions**
- 6.Control Transfer Instructions



1.Data Transfer Instructions	
2.Arithmetic Instructions	
3.Logical Instructions	
4.String manipulation Instructions	
4.String manipulation Instructions	
4.String manipulation Instructions 5.Process Control Instructions	

Mnemonics: : REP, MOVS, CMPS, SCAS, LODS, STOS...

REP REPZ/ REPE (Repeat CMPS or SCAS until ZF = 0)	While $CX = 0$ and $ZF = 1$, repeat execution of string instruction and $CX \longleftarrow CX - 1$
REPNZ/ REPNE (Repeat CMPS or SCAS until ZF = 1)	While $CX = 0$ and $ZF = 0$, repeat execution of string instruction and $CX \leftarrow CX - 1$

Addressing Mode

1.Data Transfer Instructions
2.Arithmetic Instructions
3.Logical Instructions
4.String manipulation Instructions
4.String manipulation Instructions 5.Process Control Instructions

STD	Set direction flag DF ← 1
CLD	Clear direction flag DF ← 0

1.Data Transfer Instructions
2.Arithmetic Instructions
3.Logical Instructions
4.String manipulation Instructions
4.String manipulation Instructions 5.Process Control Instructions

Mnemonics: : REP, MOVS, CMPS, SCAS, LODS, STOS...

MOVSB 8bit	$\begin{aligned} MA &= DS * 16_{10} + SI \\ MA_E &= ES * 16_{10} + DI \\ (MA_E) &\leftarrow (MA) \\ If DF &= 0, \text{ then DI} \leftarrow DI + 1; SI \leftarrow SI + 1 \\ If DF &= 1, \text{ then DI} \leftarrow DI - 1; SI \leftarrow SI - 1 \end{aligned}$
MOVSW 16bit	$MA = DS * 16_{10} + SI$ $MA_E = ES * 16_{10} + DI$ $(MA_E; MA_E + 1) \leftarrow (MA; MA + 1)$ $If DF = 0, \text{ then DI} \leftarrow DI + 2; SI \leftarrow SI + 2$ $If DF = 1, \text{ then DI} \leftarrow DI - 2; SI \leftarrow SI - 2$

1.Data Transfer Instructions
2.Arithmetic Instructions
3.Logical Instructions
4.String manipulation Instructions
4.String manipulation Instructions 5.Process Control Instructions

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS...

CMPSB 8bit	$MA = DS * 16_{10} + SI$ $MA_E = ES * 16_{10} + DI$
	Modify flags $\leftarrow (MA) - (MA_E)$
	If $(MA) > (MA_E)$, then $CF = 0$; $ZF = 0$; $SF = 0$
	If $(MA) < (MA_E)$, then $CF = 1$; $ZF = 0$; $SF = 1$
	If $(MA) = (MA_E)$, then $CF = 0$; $ZF = 1$; $SF = 0$
	For byte operation
	If DF = 0, then DI \leftarrow DI + 1; SI \leftarrow SI + 1
	If DF = 1, then DI \leftarrow DI - 1; SI \leftarrow SI - 1
CMPSW	For word operation
16bit	If DF = 0, then DI \leftarrow DI + 2; SI \leftarrow SI + 2
	If DF = 1, then DI \leftarrow DI - 2; SI \leftarrow SI - 2

1.Data Transfer Instructions
2.Arithmetic Instructions
3.Logical Instructions
4.String manipulation Instructions
4.String manipulation Instructions 5.Process Control Instructions

Mnemonics: : REP, MOVS, CMPS, SCAS, LODS, STOS...

SCASB 8bit	$MA_E = ES * 16_{10} + DI$
	Modify flags \leftarrow AL – (MA _E)
	If $AL > (MA_E)$, then $CF = 0$; $ZF = 0$; $SF = 0$
	If $AL < (MA_E)$, then $CF = 1$; $ZF = 0$; $SF = 1$
	If $AL = (MA_E)$, then $CF = 0$; $ZF = 1$; $SF = 0$
	If DF = 0, then DI \leftarrow DI + 1
	If DF = 1, then DI \leftarrow DI – 1
SCASW 16bit	$MA_E = ES * 16_{10} + DI$
	Modify flags \leftarrow AL – (MA _E)
	If $AX > (MA_E; MA_E + 1)$, then $CF = 0; ZF = 0; SF = 0$
	If $AX < (MA_E; MA_E + 1)$, then $CF = 1; ZF = 0; SF = 1$
	If $AX = (MA_E; MA_E + 1)$, then $CF = 0; ZF = 1; SF = 0$
	If DF = 0, then DI \leftarrow DI + 2
	If DF = 1, then DI \leftarrow DI – 2

Adapted from lecture notes by Dr Chintan Patel and Avani Dave

1.Data Transfer Instructions
2.Arithmetic Instructions
3.Logical Instructions
4.String manipulation Instructions
4.String manipulation Instructions 5.Process Control Instructions

Mnemonics: : REP, MOVS, CMPS, SCAS, LODS, STOS...

LODSB	$MA = DS * 16_{10} + SI$ $AL \leftarrow (MA)$ If DF = 0, then SI \leftarrow SI + 1 If DF = 1, then SI \leftarrow SI - 1
LODSW	$MA = DS * 16_{10} + SI$ $AX \leftarrow (MA ; MA + 1)$ If DF = 0, then SI \leftarrow SI + 2 If DF = 1, then SI \leftarrow SI - 2

Addressing Mode

1.Data Transfer Instructions
2.Arithmetic Instructions
3.Logical Instructions
4.String manipulation Instructions
4.String manipulation Instructions 5.Process Control Instructions

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS...

STOSB	$MA_E = ES * 16_{10} + DI$ $(MA_E) \leftarrow (AL)$ If DF = 0, then DI \leftarrow DI + 1 If DF = 1, then DI \leftarrow DI - 1
STOSW	$MA_E = ES * 16_{10} + DI$ $(MA_E; MA_E + 1) \leftarrow (AX)$ If DF = 0, then DI \leftarrow DI + 2 If DF = 1, then DI \leftarrow DI - 2

Addressing Mode

1.Data Transfer Instructions	
2.Arithmetic Instructions	
3.Logical Instructions	
4.String manipulation Instructions	
5.Process Control Instructions	
6.Control Transfer Instructions	

STC	Set CF ← 1
CLC	Clear CF ← 0
СМС	Complement carry CF ← CF'

1.Data Transfer Instructions	
2.Arithmetic Instructions	
3.Logical Instructions	
4.String manipulation Instructions	
5.Process Control Instructions	
6.Control Transfer Instructions	

STI	Set interrupt enable flag IF ← 1
CLI	Clear interrupt enable flag IF ← 0
NOP	No operation
HLT	Halt after interrupt is set
WAIT	Wait for TEST pin active
ESC opcode mem/ reg	Used to pass instruction to a coprocessor which shares the address and data bus with the 8086
LOCK	Lock bus during next instruction

1.Data Transfer Instructions	
2.Arithmetic Instructions	
3.Logical Instructions	
4.String manipulation Instructions	
5.Process Control Instructions	
6.Control Transfer Instructions	

8086 Unconditional transfers

Transfer the control to a specific destination or target instruction Do not affect flags

Mnemonics	Explanation
CALL reg/ mem/ disp16	Call subroutine
RET	Return from subroutine
JMP reg/ mem/ disp8/ disp16	Unconditional jump

1.Data Transfer Instructions	
2.Arithmetic Instructions	
3.Logical Instructions	
4.String manipulation Instructions	
5.Process Control Instructions	
6.Control Transfer Instructions	


8086 conditional transfers

Operands	Comments
CALL	CALL
JMP	unconditional and conditional jump

CALL works in combination with the RET instruction.

To calculate the address, the offset specified by the label L1 is added or subtracted from the current address of the JMP instruction.


If it's a forward jump, then the offset is added. EIP will hold this value. If it's a backward jump, the offset is subtracted. EIP will hold this value.



Code being executed


CALL L1 MOV AX, BX

L1: MOV CX, AX RET



Adapted from lecture notes by Dr Chintan Patel and Avani Dave


Memory



Code being executed

CALL L1 MOV AX, BX

L1: MOV CX, AX RET



Adapted from lecture notes by Dr Chintan Patel and Avani Dave

1.Data Transfer Instructions	
2.Arithmetic Instructions	
3.Logical Instructions	
4.String manipulation Instructions	
5.Process Control Instructions	
6.Control Transfer Instructions	

8086 unconditional transfers

Operands	Comments
CALL	Call a subroutine
JMP	unconditional and conditional jump

JMP Simply updates EIP to the location specified by its one and only operand.

To calculate the address, the offset specified by the label L1 is added or subtracted from the current address of the JMP instruction.

If it's a forward jump, then the offset is added. EIP will hold this value. If it's a backward jump, the offset is subtracted. EIP will hold this value.

e.g. JMP L1

L1: MOV AX, BX

1.Data Transfer Instructions	
2.Arithmetic Instructions	
3.Logical Instructions	
4.String manipulation Instructions	
5.Process Control Instructions	
6.Control Transfer Instructions	

8086 conditional transfers

Operands	Comments
JNC	Jump not carry
JE, JNE, JZ, JNZ	Jump equal/zero,not equal/zero
JA, JB, JAE, JBE	Jump above/below/or equal
JG, JL, JGE, JLE	Jump greater/less/equal to
JO, JNO	Jump overflow/not overflow
JS, JNS	Jump sign/no sign
JPO, JPE	Jump parity odd/even
JCXZ	Jump if CX == 0

Adapted from lecture notes by Dr Chintan Patel and Avani Dave

1.Data Transfer Instructions
2.Arithmetic Instructions
3.Logical Instructions
4.String manipulation Instructions
5.Process Control Instructions
6.Control Transfer Instructions

Instruction Mnemonic	Condition (Flag States)	Description
Unsigned Conditional Jumps		
JA/JNBE JAE/JNB JB/JNAE JBE/JNA JC JE/JZ JNC JNE/JNZ JNP/JPO JP/JPE JCXZ JECXZ JRCXZ	(CF and ZF) = 0 CF = 0 CF = 1 (CF or ZF) = 1 CF = 1 ZF = 1 CF = 0 ZF = 0 PF = 0 PF = 1 CX = 0 ECX = 0 RCX = 0	Above/not below or equal Above or equal/not below Below/not above or equal Below or equal/not above Carry Equal/zero Not Carry Not equal/not zero Not parity/parity odd Parity/parity even Register CX is zero Register ECX is zero Register RCX is zero
Signed Conditional Jumps		
JG/JNLE JGE/JNL JL/JNGE JLE/JNG JNO JNS JO JS	SF = OF, and $ZF = 0SF = OFSF \neq OFSF \neq OF, or ZF = 1OF = 0SF = 0OF = 1SF = 1$	Greater/not less or equal Greater or equal/not less Less/not greater or equal Less or equal/not greater Not overflow Not sign (non-negative) Overflow Sign (negative)