

# STM32MP1

## Hardware design made easy



Presentation

15 min

- Main Challenge for HW
- Package optimized to ease HW
- Power Management IC companion STPMIC1
- DDR ROUTING
- Documents
- Reference Boards

# Main challenges for HW

3

Platform HW definition should be simple

- ...

PCB routing should allow low complexity PCB stackup and technology


- ...

Platform supplies definition should be as simple as possible

- ...

Signal integrity should be easy to manage / test


- ...



Package optimized to ease HW

# Packages

5




## Consumer / DDR3/3L:

### Full Features:

**LFBGA448** 18x18mm pitch 0.8  
DDR3/3L 32-bits I/F  
176 GPIOs  
6 layers PTH PCB


### Low cost:




**LFBGA354** 16x16mm pitch 0.8  
DDR3/3L 16-bits I/F  
98 GPIOs  
4 layers PTH PCB

## Consumer / LPDDR2/3 & DDR3/3L:

**TFBGA361** 12x12mm pitch 0.5  
LPDDR2/3, DDR3/3L 32-bits I/F  
148 GPIOs  
4 layers PTH + laser via PCB




**TFBGA257** 10x10mm pitch 0.5  
LPDDR2/3, DDR3/3L 16-bits I/F  
98 GPIOs  
4 layers PTH PCB





Pitch 0.65 on inner ball matrix to ease PCB supply routing

# PCB techno for 0.8mm pitch packages


6



Package	PCB layers	VIA	Trace width / isolation
LFBGA448 18x18	6	Plated Through Hole ø 400 µm	90µm / 100µm
LFBGA354 16x16	4	Plated Through Hole ø 400 µm	90µm / 100µm




2 traces between 2 balls




# PCB techno for 0.5/0.65mm pitch 12x12 package

7





Package	PCB layers	VIA	Trace width / isolation
TFBGA361 12x12	4	Plated Through Hole ø 400 µm and Laser via ø 250 µm	90µm / 80µm




4 outer peripheral rings

One ball removed to escape 4 traces


Some balls are escaped with laser via on top layer





# PCB techno for 0.5/0.65mm pitch 10x10 package




Package	PCB layers	VIA	Trace width / isolation
TFBGA257 10x10	4	Plated Through Hole ø 400 µm	90µm / 80µm



3 outer peripheral rings. One ball removed to escape 4 traces  
The 3rd outer peripheral ring can be escape without laser via








Power Management IC companion  
STPMIC1

# STM32MP1 with STPMIC1

10






→ STPMIC1 save external Bucks and LDOs on PCB for Typical Applications

# STPMIC1 BOM options



12

<i>STPMIC1 components</i>	Number of different Passive References	Area	Relative Cost
Industrial profile ( <b>full</b> buck converter performance and 2,5mm x 2,0mm inductors package)	7	247 mm <sup>2</sup>	<i>reference</i>
Consumer profile / <b>low cost</b> (half buck converter performance and 2,5mm x 2,0mm inductors package)	6	247 mm <sup>2</sup>	- 40%
Consumer profile / <b>high integration</b> (half buck converter performance and 2,0mm x 1,6mm inductors package)	6	<b>220 mm<sup>2</sup></b>	- 20%






DDR ROUTING



FLY-BY




POINT TO POINT

# DDR length equalization


16

- Timing constraints request trace length equalization including package and PCB trace lengths
- In order to facilitate the layout of DDR traces, a excel file is proposed. It calculates the total length *based on information from package and PCB*. It verifies that rules are respected


[https://www.st.com/resource/en/board\\_manufacturing\\_specification/stm32mp1\\_seriesddrmemory\\_routing\\_guidelines\\_examples.zip](https://www.st.com/resource/en/board_manufacturing_specification/stm32mp1_seriesddrmemory_routing_guidelines_examples.zip)



	NET NAME	STM32MP15XXAD LENGTH (mm)	STM32MP15XXAD to memory (mm)	TOTAL LENGTH (mm)	DELTA WITH ((DQSn_P+DQSn_N)/2) MAX: +/- 1.016 mm	DELTA WITH ((CLK_P+CLK_N)/2): from -15 to 0 mm
Byte 0	DQ0	4.03	43.34	47.37	0.195	
	DQ1	4.29	42.26	46.55	-0.625	
	DQ2	4.99	41.55	46.54	-0.635	
	DQ3	4.93	41.4	46.33	-0.845	
	DQ4	3.65	42.93	46.58	-0.595	
	DQ5	3.38	43.35	46.73	-0.445	
	DQ6	3.81	42.6	46.41	-0.765	
	DQ7	4.35	42.08	46.43	-0.745	
	DQM0	3.79	42.97	46.76	-0.415	
	DQS0_P	4.49	42.56	47.05		-0.105
	DQS0_N	4	43.3	47.3		
Byte 1	DQ8	3.47	43.42	46.89	-0.02	
	DQ9	3.68	42.79	46.47	-0.44	
	DQ10	3.44	43.17	46.61	-0.3	
	DQ11	3.94	42.62	46.56	-0.35	
	DQ12	3.83	42.75	46.58	-0.33	
	DQ13	3.23	43.23	46.46	-0.45	
	DQ14	4.41	42.21	46.62	-0.29	
	DQ15	3.44	42.96	46.4	-0.51	
	DQM1	4.7	41.83	46.53	-0.38	
	DQS1_P	4.12	43.08	47.2		-0.37
	DQS1_N	3.4	43.22	46.62		




DDR tool suite



# DDR tuning - Technical information



- Example of DDR Byte0 tunable signals



DQS0N / DQS0P signals

DQ0[0:7] byte lane



Constrained signals length  
(e.g. +/-1mm within all signals  
in a byte including DQS)

Length influences  
the round trip delay

- DDR tuning: **Read DQS gating training**

## Read DQS gating

➤ The purpose read DQS gating training is to adjust the timing of internal gating signal for DQS signal so that pseudo edges may occur due to glitches, post/preamble periods are eliminated.




DQS gating position is depending on the round trip delay.

Read DQS signal is an input signal

- DDR tuning: **Data Bit deskew**


## Bit de-skew

Data valid window for a byte is intersection of "bit-wise" data valid windows inside this byte.



Data valid window **before** bit-skew

## Bit de-skew




Data valid window **after** bit-skew

- Delay to be applied to each data line is computed based on results of several iteration DDR suite algo. This explains the step duration

- DDR tuning: **Read Eye Training**


## Eye Training

➤ The purpose of eye training is to find middle point of data valid window so that data is sampled/generated in optimum positions for read/write cycles.



Read Eye training is intended for *Read* access

- **STM32CubeMX** comes along with an exhaustive tool suite for DDR subsystem
  - **Configuration of DDR** controller and PHY registers is managed automatically based on reduced set of editable parameters
  - **Tuning** of lanes delays is proposed to compensate design imperfection
  - **17 DDR Testing** is offered based on a rich tests list.
    - Basic, perfs and stress tests.
    - User can also develop its own tests.



- CubeMX interface DDR Tuning tool

PCC

DDR Test Suite

Pinout & Configuration

DDR Interactive

COM3

Disconnect

Connected

Clock Configuration

SYSRAM Loading

☐ Load U-Boot SPL on SYSRAM first

Port selection: USB ☒ UART

U-Boot SPL file:

Select COM

Select files

Project Manager

Target Information

Config name: DDR3-1066/888 bin G 1x4Gb 533.0MHz v1.41  
 DDR Size: 4 GBits  
 DDR Freq: 533.0MHz

Tools

Target

DDR Tuning

DDR Tests

DDR Tuning allows to fine tune delays for each data bits and to center the DQS signal in the middle of the eye.  
 After tuning operation, you can choose to incorporate or not the tuned parameters to your DDR configuration.

Start Tuning

Save Tuning to configuration

☒ DQS Gating

☒ Bit Deskew

☒ Eye Centering

MCUs Selection

Output

DDR Interactive logs

```

Host > Target tuning 0
Target > Host execute 0:Read DQS gating
Target > Host Result: Pass []
Host > Target tuning 1
Target > Host execute 1:Bit de-skew
Target > Host Byte 0, DQS unit = 5, phase = 6
Target > Host Byte 0, bit 0, DQ delay = 2
Target > Host Byte 0, bit 1, DQ delay = 2
        
```

- 17 tests (functional, perf, stress)
- Parameters used for test are recalled, along with Pass/Fail status and results details
- Test history is available in the output panel

MCUs Selection	Output	DDR Interactive logs
Target	>	Host
Target	>	Host
Host	>	Target
Target	>	Host
Target	>	Host
Target	>	Host

## Details

Name	DataBusWalking0
Purpose	Verifies each data bus signal can be driven
Test Sequence	Writes patterns with 'moving' 0 on a 32 data bus width. Example: write '11111111111111111111111111111110' at given address, read back given address and

## Execution


Parameter(s)	
Address	0xC0000000
Loop	1

Run test

## Verdict

Item(s)	Info
Address	0xC0000000
Loop(s)	1
Result	Pass
Result details	no error for 1 loops









# Documents




# HW related Application Notes


27


(only major ones)

- **AN5031**                    Getting started with STM32MP1 Series hardware development  
[https://www.st.com/resource/en/application\\_note/dm00389996.pdf](https://www.st.com/resource/en/application_note/dm00389996.pdf) 
  - Power supplies, external clocks and resets, boot configuration, IO speed settings, PCB, ...
  - Examples of reference schematics (Debug, STPMIC1, DDR3/DDR3L/LPDDR2/LPDDR3, SD-Card, eMMC, Raw-NAND, Serial-NOR/NAND, USB, Ethernet, DSI, etc...)
- **AN5168**                    DDR configuration on STM32MP1 Series MPUs  
[https://www.st.com/resource/en/application\\_note/dm00505673.pdf](https://www.st.com/resource/en/application_note/dm00505673.pdf) 
  - DDR subsystem initialization and configuration
  - Configuration sequence and parameters for DDR3/DDR3L/LPDDR2/LPDDR3
  - DDR Tuning and Testing
- **AN5122**                    STM32MP1 Series DDR memory routing guidelines  
[https://www.st.com/resource/en/application\\_note/dm00462392.pdf](https://www.st.com/resource/en/application_note/dm00462392.pdf) 
  - Memory architecture options
  - DDR3/DDR3L schematic implementation for DDR3/DDR3L/LPDDR2/LPDDR3
  - PCB design considerations, Memory layout rules
  - Provided with “STM32MP1 Series DDR memory routing guidelines examples” Zip file containing multiple Altium® schematics and PCB projects 

- STM32MP1 CAD Symbol and Footprint files
  - To quickly start projects

[https://www.st.com/resource/en/svd/stm32mp1\\_svd.zip](https://www.st.com/resource/en/svd/stm32mp1_svd.zip) 
- STM32MP1 IBIS file (Input/output Buffer Information Specification)
  - For **board signal integrity** simulations

[https://www.st.com/resource/en/bsdl\\_model/stm32mp1\\_ibis.zip](https://www.st.com/resource/en/bsdl_model/stm32mp1_ibis.zip) 
- STM32MP1 BSDL file (Boundary Scan Description Language)
  - For **board manufacturing tests**

[https://www.st.com/resource/en/bsdl\\_model/stm32mp1\\_bsd.zip](https://www.st.com/resource/en/bsdl_model/stm32mp1_bsd.zip) 
- STM32MP1 System View Description (SVD)
  - Ease debugging using abstraction of HW registers address

[https://www.st.com/resource/en/cad\\_symbol\\_library/stm32mp1\\_cad.zip](https://www.st.com/resource/en/cad_symbol_library/stm32mp1_cad.zip) 

- Main page

<https://wiki.st.com/stm32mpu> 


- Reference documents links

- Application Notes
- DataSheets / Reference Manuals / ErrataSheets
- Boards schematics and users manuals

[https://wiki.st.com/stm32mpu/wiki/STM32MP15\\_ecosystem\\_release\\_note#Reference\\_documents](https://wiki.st.com/stm32mpu/wiki/STM32MP15_ecosystem_release_note#Reference_documents) 

- ROM code HW related information (Boot pins, Flash connections, etc...)

[https://wiki.st.com/stm32mpu/wiki/STM32MP15\\_ROM\\_code\\_overview](https://wiki.st.com/stm32mpu/wiki/STM32MP15_ROM_code_overview) 



# Reference Boards


# Reference Boards 1/2

31

- Evaluation board EV1
  - with STM32MP157 LFBGA448 (18x18) + STPMIC1A + 2xDDR3L 16- + eMMC + UHS-I SD-Card + ST-LINK/V2-1 + 5.5" DSI touchscreen + 5Mpixels Camera + Ethernet Gigabit

<https://www.st.com/en/evaluation-tools/stm32mp157c-ev1.html>

- Board design Altium project files
- Manufacturing files
- Board Schematic
- Bill of materials




Order code	Board reference	Target STM32	Differentiating feature
STM32MP157A-EV1	<ul style="list-style-type: none"><li>• MB1262: mother board</li></ul>	STM32MP157AAA3	Basic security.
STM32MP157C-EV1	<ul style="list-style-type: none"><li>• MB1263: MPU subsystem daughterboard</li><li>• MB1230: DSI display board</li><li>• MB1379: camera board</li></ul>	STM32MP157CAA3	Secure Boot and cryptography.

- Discovery board DK1/DK2
  - with STM32MP157 TFBGA361 (12x12) + STPMIC1A + DDR3L 16-bits + SD-Card + HDMI Bridge + Gigabit Ethernet + USB Type-C + ST-LINK/V2-1 + + 4" DSI touchscreen + Ethernet Gigabit

<https://www.st.com/en/evaluation-tools/stm32mp157c-dk2.html>


- Board design Altium project files
- Manufacturing files
- Board Schematic
- Bill of materials



Order code	Board reference	Target STM32	Differentiating feature
STM32MP157A-DK1	• MB1272	STM32MP157AAC3	• Basic security
STM32MP157C-DK2	• MB1272 • MB1407 <sup>(1)</sup>	STM32MP157CAC3	• Secure Boot and cryptography • LCD • Wi-Fi® • Bluetooth® Low Energy

1. LCD extension board.

[www.st.com/opla](http://www.st.com/opla)



Are challenges still seen as complex ?

# Main challenges for HW (solutions)

34

Platform HW definition should be simple

- STM32CubeMx, Reference board, Application Notes, Wiki

PCB routing should allow low complexity PCB stackup and technology

- Smart Package definition, DDR Tools, Reference design

Platform supplies definition should be as simple as possible

- STPMIC1, Reference design, Application Notes

Signal integrity should be easy to manage / test

- DDR Tools, IBIS models, BSDL files