
STM32MP1

Boot chain and security





Presentation


Agenda 2

40min

Boot chain

Security on STM32MP1






Boot chain overview


Standard Linux Boot Chain








Standard Linux Boot Chain





Standard Linux Boot Chain




FSBL:

- Complete clock tree (PII) initialization
- External RAM (DDR, LpDDR) controller initialization
- Boot device init (mass storage or serial link)
- SSBL loading from the boot device SSBL launch



Standard Linux Boot Chain





Linux User

User space services and applications launch

Linux Kernel


- Linux kernel initialisation (platform device drivers, etc.)
- Root file system (rootfs) mounting
- User space init process launch (/sbin/init)

SSBL:

- Boot file system (bootfs) Ext-RAM loading from boot device (can be also USB mass storage or Ethernet)
- User feedback with boot loader splash screen
- Linux kernel (ulmage) launch with its device tree blob (*.dtb)




STM32MP1 boot chain 8








Engineering Boot chain



- Used in M4-only preliminary debug – no Linux boot image needed
- M4 Firmware Load is done via JTAG/SWD
- Need to address clocks and pio alternate function set-up




Boot Pins: "0b100"



Boot chain configuration

Variability management via device tree 12

• Former **Linux** kernel used to embed the hardware description of the supported board in the same binary. Current kernels put this information in a separate binary, the **device tree blob** (dtb). As a consequence, a unique kernel binary can support different chips and boards. U-Boot also adopted the same solution.



- Device Tree documentation is available on http://elinux.org/Device Tree, starting from Device Tree for Dummies from Thomas Petazzoni.
- Linux developers manually edit device tree source files (dts): STMicroelectronics enables this generation from STM32CubeMX to ease new comers hands-on!







Generated **Device Tree**

Device tree example for STM32MP1 13

```
stm32-usart c
     static const struct of device id stm32 match[] = {
                        .compatible = "st.stm32h7-uart". .data = &stm32h7 info}.
                            stm32mp157c.dtsi
uart4: serial@40010000 {
  compatible = "st.stm32h7-uart":
  reg = <0x40010000 0x400>;
  interrupts-extended = <&intc GIC SPI 52 IRQ TYPE NONE>, <&exti 30 1>;
  clocks = <&rcc clk UART4 K>;
  status = "disabled":
                          stm32mp157-pinctrl.dtsi
uart4_pins_a: uart4@0 {
  pins1 {
  pinmux = <STM32 PINMUX('G', 11, AF6)>; /* UART4 TX */
  bias-disable:
  drive-push-pull;
  slew-rate = <0>;
```

```
stm32mp157c-ed1.dts
&uart4
                 pinctrl-names = "default";
                 pinctrl-0 = <&uart4 pins a>;
                 status = "okay";
```



Different ROMCode boot devices 14


BOOT pins	TAMP_REG[20] (Force Serial)	OTP WORD 3 Primary boot source	OTP WORD 3 Secondary boot source	Boot source #1	Boot source #2 if #1 fails	Boot source if #2 fails
b000	x (don't care)	x (don't care)	x (don't care)	Serial	-	-
b001	!= 0xFF	0 (virgin)	0 (virgin)	QSPI NOR	Serial	-
b010	!= 0xFF	0 (virgin)	0 (virgin)	еММС	Serial	-
b011	!= 0xFF	0 (virgin)	0 (virgin)	FMC NAND	Serial	-
b100	x (don't care)	x (don't care)	x (don't care)	NoBoot	-	-
b101	!= 0xFF	0 (virgin)	0 (virgin)	SD-Card	Serial	-
b110	!= 0xFF	0 (virgin)	0 (virgin)	Serial	-	-
b111	!= 0xFF	0 (virgin)	0 (virgin)	QSPI NAND	Serial	-
!= b100	!= 0xFF	Primary ¹	0 (virgin)	Primary ¹	Serial	-
!= b100	!= 0xFF	0 (virgin)	Secondary ¹	Secondary ¹	Serial	-
!= b100	!= 0xFF	Primary ¹	Secondary ¹	Primary ¹	Secondary ¹	Serial
!= b100	0xFF	x (don't care)	x (don't care)	Serial	-	-

¹Primary and Secondary are fields of OTP WORD3.



AN5031 - Getting started with STM32MP15 Series hardware development. Reference:

[STM32MP15_ROM_code_overview] Wiki article:



OpenSTLinux flash memory mapping


Flash partitions 17

Size	Component	Comment	
Remaining area	userfs	The user file system contains <u>user data</u> and examples	
768MB	rootfs	<u>Linux root file</u> system contains all user space binaries (executable, libraries,) and <u>kernel modules</u>	
64MB	bootfs	 The boot file system contains: (option) the init ram file system, that can be copied to the external RAM and used by Linux before mounting a fatter rootfs Linux kernel device tree (can be in a Flattened Image Tree - FIT) Linux kernel U-Boot image (can be in a Flattened Image Tree - FIT) The boot loader splash screen image, displayed by U-Boot U-Boot distro config file extlinux.conf (can be in a Flattened Image Tree - FIT) 	
1MB	ssbl	The Second Stage Boot Loader (SSBL) <u>is U-Boot</u> , with its device tree blob (dtb) appended at the end	
256kB	fsbl	The <u>First Stage Boot Loader</u> is ARM Trusted Firmware (TF-A) with its device tree blob (dtb) appended at the end. At least two copies are embedded. Note: due to ROM code RAM needs, FSBL payload is limited to 247kB.	




SD card memory mapping 19

SD card







Security on STM32MP1

Security 24

Based on 2 mechanisms

MCU hardware isolation avoids A7 corruption of M4 peripherals configuration or M4 memory

and


A7 hardware isolation called Arm Trust-zone. Arm Trust-zone enables isolated hw execution context. A7 access to these peripherals & memories depends on this execution context.



hw execution context 25


- Hardware execution context
 - « a core and a security mode »
 - Each Cortex-A core can run secure and non-secure contexts

Peripheral assignment to one hw execution context







Hw execution contexts 26









A Trusted boot chain 27






Note: a Basic boot chain is also available, fully relying on U-Boot (instead of TF-A + U-Boot)



Peripheral (IP) assignment 30


All IP are associated to an hardware execution context

- IP can be "assigned" exclusively to an hw execution context
- IP can be "shared" between the 2 or 3 hw execution contexts
- When an IP is assigned to hw execution context
 - Cortex-A secure: IP register or mem accessible to A7 in secure mode (not by M4,A7-non-secure)
 - Cortex-A non-secure: IP register or mem accessible to A7S, A7NS, M4
 - Cortex-M: IP register or mem accessible by M4, A7 cannot access
- IP assigned ensured by ETZPC IP (Extended Trust Zone Protection Controller)
 - static configuration (TF-A device tree manual or by CubeMx)




Peripherals sharing - M4 isolation


Source: ST Wiki article [STM32MP15 peripherals overview]








Peripherals assignment via STM32CubeMX







Thanks