


# STM32MP1

## Coprocessing Management overview



Presentation

30min

- M4 Firmware Loading
- Multi-core Resources management
- Shared resources management

# Cortex-M4 advantage

3

- Save energy
- Real time constraints
- Offload the A7
- Provide more peripheral accessible
- Reuse of already developed firmware on MCU

# M4 Firmware loading

4

- The Cortex-M4 firmware is loaded in *MCURAM* by Cortex-A7
- Load of the firmware is done either :
  - **Automatically by Uboot** (early boot)
  - **Automatically by OpenSTLinux kernel**
  - **Manually** at OpenSTLinux runtime
- In OpenSTLinux uses the *RemoteProc* framework
- Firmware is stored in an ELF format file in OpenSTLinux filesystem (/lib/firmware)


3rd Party

STCommunity

Hardware

Legend

# Fw Load *OpenSTLinux* Framework



# Multi-core Resources management

6

- M4 is seen as a coprocessor of A7
  - Peripherals are assigned to A7 or to M4
  - *OpenSTLinux* controls Clock Tree and Power regulator
  - M4 firmware controls its peripherals independently from A7 (except clock frequency & regulators)
  - For M4 assigned peripheral, *OpenSTlinux rproc-srm* (system resource manager) ensures reservation of peripheral Clocks and GPIOs.

| Peripherals | A7S | A7NS                                | Cortex-M4                           |
|-------------|-----|-------------------------------------|-------------------------------------|
| I2C5        |     | <input type="checkbox"/>            | <input type="checkbox"/>            |
| UART4       |     | <input checked="" type="checkbox"/> | <input type="checkbox"/>            |
| UART5       |     | <input type="checkbox"/>            | <input checked="" type="checkbox"/> |
| UART7       |     | <input type="checkbox"/>            | <input checked="" type="checkbox"/> |
| UART8       |     | <input type="checkbox"/>            | <input type="checkbox"/>            |
| USART2      |     | <input type="checkbox"/>            | <input type="checkbox"/>            |
| USART3      |     | <input type="checkbox"/>            | <input type="checkbox"/>            |
| USART6      |     | <input type="checkbox"/>            | <input type="checkbox"/>            |
| SPI1        |     | <input checked="" type="checkbox"/> | <input type="checkbox"/>            |
| SPI2        |     | <input checked="" type="checkbox"/> | <input type="checkbox"/>            |
| SPI3        |     | <input type="checkbox"/>            | <input type="checkbox"/>            |
| SPI4        |     | <input type="checkbox"/>            | <input type="checkbox"/>            |
| SPI5        |     | <input type="checkbox"/>            | <input type="checkbox"/>            |
| QUADSPI     |     | <input type="checkbox"/>            | <input type="checkbox"/>            |
| SDMMC1      |     | <input checked="" type="checkbox"/> |                                     |
| SDMMC2      |     | <input checked="" type="checkbox"/> |                                     |
| SDMMC3      |     | <input type="checkbox"/>            | <input type="checkbox"/>            |
| USBH_HS1    |     | <input checked="" type="checkbox"/> |                                     |
| USBH_HS2    |     | <input type="checkbox"/>            |                                     |
| USB_OTG_HS  |     | <input checked="" type="checkbox"/> | <input type="checkbox"/>            |
| I2S1        |     | <input type="checkbox"/>            | <input checked="" type="checkbox"/> |

# Peripheral Assignment 7

- All the peripherals is assigned to one hw execution context
- Peripheral Assignment configuration is stored in the TF-A device tree file
- STM32CubeMX supports assignment. TF-A device tree file is generated by the tool.

# A7-M4 Shared resources management


8

- The A7 OpenSTLinux has the control of the *clock tree frequencies* and the *regulators*.  
M4 can ask OpenSTLinux resource manager for a dynamic reconfiguration
- The M4 firmware and OpenSTLinux on A7 shares some peripherals.
  - The GPIO clocks and GPIO pin muxing
  - The EXTI configuration
  - RCC for IP clk gating, IP reset
- GPIO&EXTI configuration is via HSEM h/w semaphore => avoids concurrent access (rproc-srm on A7, HAL driver on M4)
- RCC IP (clock & reset) is via MCU and MPU dedicated registers - HSEM h/w semaphore not required

```
PERIPH_LOCK(GPIOA);  
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);  
PERIPH_UNLOCK(GPIOA);
```





# Shared resource configuration set



# Dynamic system resource update

10






# Coprocessor software framework

11

## Inter-processor communication (I2C variant exists too)



3rd Party

STCommunityCommunity + ST adds-on

→ Loads

→ (Loads &) Calls


⚙️ : Configured via STM32CubeMX

🔒 : Authentication (optional)

Legend

# Engineering Boot chain

12



- Used in M4-only preliminary debug – no Linux boot image needed
- M4 Firmware Load is done via JTAG/SWD
- Need to address clocks and pio alternate function set-up

# M4 Debug in Engineering mode

13

- Used in M4-only preliminary debug
  - No Linux boot image needed
- M4 Firmware Load is done via JTAG/SWD
- Need to address clocks and pins alternate function set-up

# M4 Debug with Linux (CoProc Eclipse plug-in)

14

## Debug perspective

Stops M4, step-by-step debug

Ensure elf selected is before stopping M4

Switch "dev" / "debug" view perspectives

GPIO state viewer : Orange Led is GPIOH 7

Call Stack

Code

Serial Console on target (/dev/ttyACM0 on Linux Host is connected ST-link probe -> to MPU UART4)