Campus Recruitment: Intel - Silicon Design & Validation Engineer

CAMPUS RECRUITMENT DRIVE ANNOUNCEMENT #16
Company: Intel
Job Role: Silicon Design & Validation Engineer
Job Location: Bengaluru
Drive Date: 2026-12-16
Application Deadline: 2026-12-09
Mode of Drive: Hybrid
CTC Offered: 21.0 LPA

ELIGIBILITY CRITERIA:
1. Degree: B.Tech / B.E. (Batch of 2026)
2. Minimum CGPA Cut-off: 7.5 or above in B.Tech
3. 10th & 12th Percentage: Minimum 60.0% aggregate
4. Backlog Policy: 0 active backlogs
5. Allowed Disciplines / Branches: ECE, CSE, IT
6. Education Gap: Maximum 1 year education gap permissible between 12th and degree. No gaps during engineering.

SELECTION PROCESS:
Round 1: Online Technical Assessment (Cognitive & Coding) - 90 mins
Round 2: Technical Interview Panel 1 - 45 mins
Round 3: Technical & System Design Panel 2 - 45 mins
Round 4: HR & Leadership Interview - 30 mins

Students meeting the cut-offs are requested to register on the placement portal by 2026-12-09 5:00 PM.