

Processor Programming Reference (PPR) for AMD Family 19h Model 11h, Revision B2 Processors Volume 6 of 9

Legal Notices

© 2018-2025 Advanced Micro Devices, Inc. AMD Confidential. All rights reserved.

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of these materials, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of these materials, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by these materials. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

Trademarks:

AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

AGESA is a trademark of Advanced Micro Devices, Inc.

AMD Virtualization is a trademark of Advanced Micro Devices, Inc.

AMD-V is a trademark of Advanced Micro Devices, Inc.

Adobe is a registered trademark of Adobe.

Arm is a registered trademark of Arm Limited.

CXL is a trademark of Compute Express Link Consortium, Inc.

Compute Express Link is a trademark of Compute Express Link Consortium, Inc.

DirectX is a registered trademark of Microsoft Corporation.

EPYC is a trademark of Advanced Micro Devices, Inc.

HyperTransport is a trademark of HyperTransport Consortium.

Infinity Fabric is a trademark of Advanced Micro Devices, Inc.

Linux is a registered trademark of Linus Torvalds.

MIPI I3C is a registered trademark of MIPI Alliance.

Microsoft is a registered trademark of Microsoft Corporation.

PCI Express is a registered trademark of PCI-SIG Corporation.

PCIe is a registered trademark of PCI-SIG Corporation.

SoundWire is a registered trademark of MIPI Alliance, Inc.

Windows is a registered trademark of Microsoft Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Reverse engineering or disassembly is prohibited.

USE OF THIS PRODUCT IN ANY MANNER THAT COMPLIES WITH THE MPEG ACTUAL OR DE FACTO VIDEO AND/OR AUDIO STANDARDS IS EXPRESSLY PROHIBITED WITHOUT ALL NECESSARY LICENSES UNDER APPLICABLE PATENTS. SUCH LICENSES MAY BE ACQUIRED FROM VARIOUS THIRD PARTIES INCLUDING, BUT NOT LIMITED TO, IN THE MPEG PATENT PORTFOLIO, WHICH LICENSE IS AVAILABLE FROM MPEG LA, L.L.C., 6312 S. FIDDLERS GREEN CIRCLE, SUITE 400E, GREENWOOD VILLAGE, COLORADO 80111.

List of Chapters

Volume 1:

- 1** [Overview](#)
- 2** [Core Complex \(CCX\)](#)

Volume 2:

- 3** [Reliability, Availability, and Serviceability \(RAS\) Features](#)
- 4** [System Management Network \(SMN\)](#)

Volume 3:

- 5** [Remote System Management Unit \(RSMU\)](#)

Volume 4:

- 6** [System Management Unit \(SMU\)](#)

Volume 5:

- 7** [Security](#)
- 8** [Advanced Platform Management Link \(APML\)](#)
- 9** [SB Temperature Sensor Interface \(SB-TSI\)](#)
- 10** [Host System Management Port \(HSMP\)](#)
- 11** [Data Fabric \(DF\)](#)
- 12** [Unified Memory Controller \(UMC\)](#)

Volume 6:

- 13** [Northbridge IO \(NBIO\)](#)

Volume 7:

- 14** [Fusion Controller Hub \(FCH\)](#)

Volume 8:

- 15** [System Hub \(SYSHUB\)](#)

Volume 9:

- 16** [DXIO](#)

[List of Namespaces](#)

[List of Definitions](#)

Table of Contents

13	Northbridge IO (NBIO)
13.1	Definitions
13.2	IOHUB Core (IOHC)
13.2.1	Definitions
13.2.2	Architecture
13.2.3	Register Access
13.2.3.1	SMN_INDEX/SMN_DATA
13.2.4	Initialization
13.2.4.1	Configuring Non-PCI Resources
13.2.4.2	PCI Express® Configuration Cycle Hardware Retry on CRS
13.2.4.3	Bridge Device/Function Remapping
13.2.4.4	PCI Express® Vendor Defined Message Support (VDM)
13.2.4.5	External MCTP Manager
13.2.4.6	Legacy PM_PME and HotPlugGPE Message to SCH
13.2.4.7	PME_Turn_Off
13.2.5	Peer-to-Peer Support
13.2.5.1	Peer-to-Peer Synchronization
13.2.5.1.1	Peer-to-Peer Status Polling
13.2.5.1.2	Writing Data and Flag to a Peer
13.2.5.1.3	Signaling via the CPU
13.2.5.1.4	Unsupported Peer-to-Peer Synchronization Methods
13.2.5.2	Peer-to-Peer Interaction with PCIe® ACS
13.2.6	Registers
13.2.6.1	IOHC Registers
13.2.6.2	IOAGR Registers
13.2.6.3	SDPMUX Registers
13.2.6.4	Source Synchronous Tunnel (SST) Registers
13.3	Root Complex Event Collector (RCEC)
13.3.1	Definitions
13.3.2	Overview
13.3.3	Register Access
13.3.4	Initialization
13.3.5	IOAPIC RCEC Registers
13.4	IOAPIC
13.4.1	Overview
13.4.2	Register Access
13.4.3	Initialization
13.4.3.1	IOAPIC Initialization
13.4.3.2	PIC Mode
13.4.4	IOAPIC Registers
13.5	I/O Memory Management Unit (IOMMU)
13.5.1	Functional Description
13.5.1.1	Definitions
13.5.1.2	Programming Reference
13.5.1.2.1	IOMMU SMI Filtering
13.5.1.2.2	x2APIC Enablement
13.5.2	Registers
13.5.2.1	IOMMUL1 Registers
13.5.2.2	IOMMUL2 Registers
13.5.2.3	IOMMUMMIO Registers

- 13.6 Non-Transparent Bridge
 - 13.6.1 Definitions
 - 13.6.2 Architecture
 - 13.6.2.1 NTB BAR Layout
 - 13.6.2.2 NTB BAR Sizing
 - 13.6.2.3 NTB Initialization
 - 13.6.2.4 Back-to-Back Initialization
 - 13.6.2.4.1 Back-to-Back Hot-Add
 - 13.6.2.4.2 Back-to-Back Hot-Remove
 - 13.6.2.4.3 Link-Up/Link-Down Signaling to Driver
 - 13.6.2.5 vNTB
 - 13.6.2.6 VCO Write
 - 13.6.3 NTB Registers
- 13.7 PCIe®
 - 13.7.1 Definitions
 - 13.7.2 Introduction
 - 13.7.3 Register Access
 - 13.7.3.1 PCIe® IP Register Space
 - 13.7.3.1.1 Sub-division of the allocated PCIe® Space
 - 13.7.3.2 Example for accessing a PCIe® Core register
 - 13.7.4 PCIe® Programming
 - 13.7.4.1 SMU initialization
 - 13.7.4.2 Pre-Link BIOS Initialization
 - 13.7.4.3 Architecture and Configuration Topology
 - 13.7.4.3.1 Configuration Topology
 - 13.7.4.3.2 Port Re-ordering
 - 13.7.4.3.2.1 Motivation for Additional Configurations and Routing Support
 - 13.7.4.3.2.2 Port Re-Ordering Definition and Rules
 - 13.7.4.3.3 Lane Aggregation
 - 13.7.5 PCIe® Registers
 - 13.7.5.1 PCIe® Core Registers
 - 13.7.5.2 PCIe® Port Registers
 - 13.7.5.3 PCIe® RC Configuration Registers
 - 13.7.6 CXL™
 - 13.7.7 CXL™ Register Spaces
 - 13.7.7.1 CXL™ Downstream Port Registers
 - 13.7.7.2 CXL™ Component registers
 - 13.7.8 CXL™ Registers
 - 13.7.8.1 CXLIO Registers
 - 13.7.8.2 CXLARBMUX Registers
 - 13.7.8.3 CXLIMPLSP Registers
- 13.8 NBIF
 - 13.8.1 Introduction
 - 13.8.2 nBIF features
 - 13.8.3 Register Access
 - 13.8.3.1 Access from SMN
 - 13.8.3.1.1 nBIF's SMN Aperture
 - 13.8.3.1.2 SystemHub SMN Aperture
 - 13.8.3.2 Configuration (CFG) Register Access from Host CPU
 - 13.8.3.2.1 CFG Direct Access
 - 13.8.3.3 Direct Accessing nBIF Register for MMReg
 - 13.8.4 NBIF Registers
 - 13.8.4.1 NBIFEPF0CFG Registers

- 13.8.4.2 NBIFEPFNCFG Registers
- 13.8.4.3 NBIFRCCFG Registers
- 13.8.4.4 NBIFSWDSCFG Registers
- 13.8.4.5 NBIFMM Registers
- 13.8.4.6 SYSHUBMM Registers

List of Figures

Figure 52:	IOHC Diagram
Figure 53:	Processor NTB Configurations
Figure 54:	Northbridge Memory Map From the SDF Point of View
Figure 55:	Allocated PCIe® space on the SMN
Figure 56:	Generic PCIe® Address Map for 2 PCIe® blocks
Figure 57:	Common PCIe® Status Register
Figure 58:	PCIe® lane aggregation map left half
Figure 59:	PCIe® lane aggregation map right half
Figure 60:	System view of a CXL™ Device
Figure 61:	Software view of single CXL™ port
Figure 62:	CXL™ SMN address mapping
Figure 63:	nBIF System Hub Diagram
Figure 64:	nBIF aperture SMN map
Figure 65:	SystemHub Aperture

List of Tables

Table 225:	Link Definitions
Table 226:	Link Definitions
Table 227:	IOHC Non-PCI MMIO Resources
Table 228:	IOHC Logical Bridge Numbering
Table 229:	IOHC Physical Bridge Numbering
Table 230:	IOHC Egress Port Numbers
Table 231:	Link Definitions
Table 232:	Recommended Interrupt Routing and Swizzling
Table 233:	Link Definitions
Table 234:	Link Definitions
Table 235:	NTB System Configurations to avoid Cross-Link
Table 236:	Link Definitions
Table 237:	Example of PCIe® Link Configurations
Table 238:	Half-sized PCIe® RC9x16 lane configurations

13 Northbridge IO (NBIO)

13.1 Definitions

Table 225: Link Definitions

Term	Description
IOHC	IOHUB Core; the I/O crossbar.
IOMMU	I/O Memory Management Unit.
NBIF	Northbridge Bus Interface, including PCIe® bridges and controllers for internal endpoints.
NTB	Non-transparent bridge. A device that links the memory space of two separate systems together. The processor implements a NTB that connects two systems together using the PCIe interface.

13.2 IOHUB Core (IOHC)

13.2.1 Definitions

Table 226: Link Definitions

Term	Description
IOHC	IOHUB Core. The I/O crossbar.
MCTP	Management Component Transport Protocol. A manageability protocol that supports communication over a variety of interfaces including PCI Express® and SMBus .
VDM	Vendor Defined Message. A type of PCI Express message that is vendor defined.
P2P	Operations sent directly from one I/O device to another I/O device

13.2.2 Architecture

The IOHC is the I/O crossbar which sits below the Data Fabric. It is responsible for routing requests between the Data Fabric, IOMMU, IOAPIC, [FCH/SCH](#), and multiple PCI Express root ports.

In a multi-node system, there is one IOHC per node which needs to be configured.

13.2.3 Register Access

The majority of IOHC registers are only indirectly accessible from CPU software. Software may use any of the SMN_INDEX/SMN_DATA pairs on the same node as the target IOHC.

13.2.3.1 SMN_INDEX/SMN_DATA

The IOHC provides multiple SMN_INDEX/SMN_DATA pairs within configuration space to provide generic access to [SMN](#) registers on the same node. There are 4 index/data pairs located in the NBCONFIG configuration space (IOHC primary bus number, device 0, function 0) for software to use. Each PCI Express root port configuration space also contains an index/data pair.

The target SMN address is programmed into SMN_INDEX and the target register is accessed using SMN_DATA. This is the assigned mapping of SMN_INDEX/SMN_DATA pairs to software agents:

IOHC::NB_SMN_INDEX_0 / IOHC::NB_SMN_DATA_0: Software application
 IOHC::NB_SMN_INDEX_1 / IOHC::NB_SMN_DATA_1: Reserved for OEM
 IOHC::NB_SMN_INDEX_2 / IOHC::NB_SMN_DATA_2: BIOS (existing usage)
 IOHC::NB_SMN_INDEX_3 / IOHC::NB_SMN_DATA_3: Host System Management Port ([HSMP](#))

13.2.4 Initialization

Many of the IOHC registers needed to control address decoding and transaction routing are standard PCI-PCI bridge registers associated with each of the PCI Express root ports. Standard PCI enumeration routines may be used to initialize these registers. The following sections describe additional proprietary registers which must be programmed prior to PCI enumeration.

13.2.4.1 Configuring Non-PCI Resources

IOHC supports several [MMIO](#) resources which are configured outside of the standard PCI enumeration process. SBIOS must reserve these resources and prevent them from being assigned again during PCI enumeration. Non-PCI MMIO resources within a node must be grouped together and placed adjacent to one of the PCI MMIO ranges assigned to the node. The concatenated range may then be covered by a single Data Fabric MMIO address map entry. In an 8-node system, each instance of IOHC may only be allocated one 32-bit MMIO range and one 48-bit MMIO range within the Data Fabric MMIO address map.

Each base address register contains an enable bit and a lock bit. The lock bit prevents further modifications to the enable and address controls for that resource. Software must set the lock bits after enabling each resource. The IOMMU resource does not have a lock bit but is automatically locked once the address range is enabled. Software must also set the lock bits for all unused resources.

Table 227: IOHC Non-PCI MMIO Resources

Resource	MMIO Control Registers	Size
IOMMU MMIO Registers	IOHMMUL2::IOMMU_CAP_BASE_LO IOHMMUL2::IOMMU_CAP_BASE_HI	512 KB
ASP Public Mailbox	IOHC::PSP_BASE_ADDR_LO IOHC::PSP_BASE_ADDR_HI	1 MB
MP1 Public Mailbox	IOHC::SMU_BASE_ADDR_LO IOHC::SMU_BASE_ADDR_HI	1 MB
SMN MMIO Control Registers	IOHC::FASTREGCNTL_BASE_ADDR_LO IOHC::FASTREGCNTL_BASE_ADDR_HI	4 KB
IOAPIC MMIO Registers	IOHC::IOAPIC_BASE_ADDR_LO IOHC::IOAPIC_BASE_ADDR_HI	256 B
Debug/UMC Registers	IOHC::DBG_BASE_ADDR_LO IOHC::DBG_BASE_ADDR_HI	1 MB
IOMMU VF MMIO Registers	IOHMMUL2::IOMMU_VF_BASE_LO IOHMMUL2::IOMMU_VF_BASE_HI	512 MB
IOMMU VF Control Registers	IOHMMUL2::IOMMU_VFCNTL_BASE_LO IOHMMUL2::IOMMU_VFCNTL_BASE_HI	2 MB
PM_MPDMA MMIO APERTURE	IOHC::FASTREG_BASE_ADDR_LO IOHC::FASTREG_BASE_ADDR_HI	1MB

CCP MMIO APERTURE	IOHC::CCP_BASE_ADDR_LO IOHC::CCP_BASE_ADDR_HI	1 MB
-------------------	--	------

13.2.4.2 PCI Express® Configuration Cycle Hardware Retry on CRS

When issuing configuration cycles on the PCI Express bus, the target may respond with Configuration Request Retry Status (CRS). This typically happens immediately after the link is initialized, or after a reset event such as a hot reset or function-level reset. The following registers should be configured to enable hardware to automatically retry the request. If the target does not respond within the programmed limit, the request is terminated with a DECERR and all-F data.

Note: A PCI Express compliant device must become Configuration-Ready within 1s.

Software may subsequently enable CRS software visibility. This automatically disables the hardware retry feature for reads of the target's Vendor ID.

13.2.4.3 Bridge Device/Function Remapping

The device and function numbers of the PCI Express root complex bridges may be reprogrammed during initialization. This can be done to impact the order of PCI enumeration and resource assignment. Software may only swap device and function numbers between bridges. Bridges should not be allocated a device and function number pair which is not allocated to a bridge at reset.

Within the IOHC and IOAPIC some bridge features are programmed based on the logical bridge number and some are programmed based on the physical bridge number. The logical bridge number is based on the software assigned device and function number for a bridge. The physical bridge number is based on the default device and function number of the bridge.

Table 228: IOHC Logical Bridge Numbering

Bridge Bus Number	Assigned Bridge Device Number	Assigned Bridge Function Number	Logical Bridge Number	PM_PME/HPGPE ID
IOHC Primary bus number	1	1	0	1
	1	2	1	2
	1	3	2	3
	1	4	3	4
	1	5	4	5
	1	6	5	6
	1	7	6	7
	2	1	7	8
	2	2	8	9
	3	1	9	10
	3	2	10	11
	3	3	11	12
	3	4	12	13
	3	5	13	14
	3	6	14	15
	3	7	15	16

	4	1	16	17
	4	2	17	18
	5	1	18	19
	5	2	19	20
	5	3	20	21
	5	4	21	22
	7	1	22	25
	7	2	23	26

Table 229: IOHC Physical Bridge Numbering

Bridge Bus Number	Default Bridge Device Number	Default Bridge Function Number	Physical Bridge Number	IOHC Egress Port Number
IOHC Primary bus number	1	1	0	4
	1	2	1	5
	1	3	2	6
	1	4	3	7
	1	5	4	8
	1	6	5	9
	1	7	6	10
	2	1	7	11
	2	2	8	12
	3	1	9	13
	3	2	10	14
	3	3	11	15
	3	4	12	16
	3	5	13	17
	3	6	14	18
	3	7	15	19
	4	1	16	20
	4	2	17	21
	5	1	18	22
	5	2	19	23
	5	3	20	24
	5	4	21	25
	7	1	22	32
	7	2	23	33

The IOHC connects directly to certain clients through physical ports, each with an IOMMU L1. These are enumerated as IOHC crossbar port numbers in the table below. Those clients may further have ports below them, which share a single physical port to the IOHC. These sub-ports are enumerated as IOHC Ingress/Egress port numbers in the table below. Some IOHC features may reference either IOHC Crossbar Port Numbers, or IOHC Ingress/Egress Port numbers, depending on whether the feature applies to a particular physical port of the IOHC or a particular traffic source/destination of the NBIO.

Table 230: IOHC Egress Port Numbers

IOHC Client	Client Port	IOHC Crossbar Port Number	IOHC Ingress/Egress Port Number
-------------	-------------	---------------------------	---------------------------------

SDF	N/A	0	0
IOHC Internal Clients	N/A	6	2
L2IMU	N/A	5	3
PCIE0	0	2	4
	1		5
	2		6
	3		7
	4		8
	5		9
	6		10
	7		11
	8		12
PCIE1	0	3	13
	1		14
	2		15
	3		16
	4		17
	5		18
	6		19
	7		20
	8		21
IOAGR	0 (FCH)	4	48
	1 (IOAPIC)		49
	2 (PCIE2 Port0-3)		22
			23
			24
	3 (nBIF1 Port 0-1)		25
			32
		33	




Figure 52: IOHC Diagram

All standard PCI bridge configuration space registers are accessed using configuration cycles containing the assigned logical device and function number.

Access to internal per-port [PCIe](#) registers is performed based on the physical bridge number. Access to [RAS](#) related registers is based on the physical bridge number.

13.2.4.4 PCI Express® Vendor Defined Message Support (VDM)

In order to properly support ID-routed VDMs, each instance of IOHC must be programmed with the PCI bus number ranges associated with each node in the system. Each IOHC contains several copies of the IOHC::PCIE_VDM_NODE_CTRL4_n[*:0] register with each copy used to describe the PCI bus range owned by a node. The associated node present bits must be set for each valid bus range.

If IOHC::PCIE_VDM_CNTL2[VdmP2pMode] == 1, then each instance of IOHC must have the node present bit cleared for its own bus range.

13.2.4.5 External MCTP Manager

The processor supports the use of an external [PCIe](#) MCTP manager (Topmost Bus Owner) connected via PCI Express to manage MCTP over PCIe endpoints. Typically this would be integrated as part of an external management controller.

In a system configured for multiple PCIe segments, the processor will act as an MCTP bridge with one bridge port connecting to the PCIe MCTP manager plus one bridge port per PCIe segment configured in the system. As such, the MCTP topology will not necessarily match the PCIe topology. The PCIe MCTP manager will assign an EID to the MCTP bridge, and the MCTP bridge will request a pool of EIDs from the PCIe MCTP manager, which the bridge will assign to the PCIe MCTP endpoints itself. MCTP packets between the endpoints and MCTP manager will be routed through the

internal MCTP bridge using the standard MCTP routing protocol.

In a system configured for a single PCIe segment, the PCIe MCTP manager will send and receive MCTP packets directly to the other MCTP endpoints through the processor root ports without an internal MCTP bridge. In a single PCIe segment topology, the processor supports routing MCTP packets between up to 8 root complexes. If there are more root complexes available than is supported, the IOHC needs to be configured for MCTP multi-segment routing mode, even if only one PCIe segment is configured in the system.

To configure IOHC to use multi-segment MCTP routing, set:

IOHC::PCIE_VDM_CNTL2[MCTPMultiSegEn] = 0x1

The external MCTP manager must be directly connected to one of the processor PCI Express ports. Connection through a PCI Express switch is not supported. Software must identify the segment, bus, device, and function number of the MCTP manager device and program this value into IOHC::PCIE_VDM_CNTL2[MCTPMasterID]. This must be done in each node of the system. Additionally, ID-routed vendor defined messaging must be enabled as described in 13.2.4.4 [PCI Express® Vendor Defined Message Support (VDM)].

Non-standard PCI Express behavior is used to support the external MCTP manager. Specifically, the processor supports receiving MCTP VDMs with the Broadcast-from-RC routing code. The processor broadcasts these out all PCI Express ports on all nodes except the port connected to the MCTP manager. The processor also supporting routing Route-to-RC messages to the external MCTP manager.

The PCIe root port modifies the routing code of messages with RouteToRC message routing code to route incoming MCTP VDM properly to its final destination. This is done for MCTP messages with RouteToRC routing code both in the direction of 1) towards the MCTP manager, or 2) from the MCTP manager. The latter type of conversion is required when the MCTP manager is incapable of sending Broadcast packets to the processor, but sending MCTP VDM with Route-to-RC route code.

1. PCIe root port changes MCTP VDM routing code from Route-to-RC to Broadcast-from-RC in order to forward MCTP VDM from the processor to the MCTP manager. The PCIe root port first identifies the message is a MCTP VDM routing to the MCTP manager by checking,

a. In PCIe VMD message header: Type field([4:0]) is b'10000 or 'Route-to-Root'; Vendor id (bytes 11:10) is MCTP (0x1AB)

b. Valid BDF (Bus, Device, Function Number) registered in the root complex denotes a MCTP end-point,

2. PCIe root complex changes MCTP VMD routing code from Route-to-RC to Broadcast-from-RC to forward MCTP VDM from the MCTP manager to the processor. The PCIe root complex identifies the income message is a MCTP VDM needs to route to the processor by checking,

a. In PCIe VMD message header, Type field([4:0]) is b'10000 or 'Route-to-Root'; Vendor id bytes 11:10 is MCTP (0x1AB4)

b. Valid BDF (Bus, Device, Function Number) registered in the root complex denotes the MCTP manager.

Then the PCIe root complex changes MCTP VDM to a Broadcast-from-RC,

a. Change Type field([4:0]) to b'10011 or Broadcast-from-RC

b. If byte 2 bit7 is 1, recalculate digest ECRC

13.2.4.6 Legacy PM_PME and HotPlugGPE Message to SCH

Legacy PM_PME and HotPlugGPE messages may be sent from the [PCIe](#) root complex bridges to the Server Controller Hub (SCH) to trigger an Server Controller Interrupt (SCI).

13.2.4.7 PME_Turn_Off

Software may send a broadcast PME_Turn_Off message out all [PCIe](#) root ports on a node using the following sequence:

1. IOHC::NB_PCI_ARB[PMETarget] = 0
2. IOHC::NB_PCI_ARB[PMETurnOff] = 0
3. IOHC::NB_PCI_ARB[PMETurnOff] = 1

Software may send a directed PME_Turn_Off message out a specific PCIe root ports on a node using the following sequence:

1. IOHC::NB_PCI_ARB[PMETarget] = Logical Bridge {Device, Function} Number
2. IOHC::NB_PCI_ARB[PMETurnOff] = 0
3. IOHC::NB_PCI_ARB[PMETurnOff] = 1

13.2.5 Peer-to-Peer Support

The processor supports passing high bandwidth peer-to-peer memory read and write operations between I/O devices. Any [PCIe](#) device may be a source or target of a P2P operation. Additionally, internal peripherals such as the CCP or NTB may also be the source or target of a P2P operation.

To generate a peer-to-peer request, an I/O device generates a DMA read or write operation containing an [MMIO](#) address rather than a DRAM address.

13.2.5.1 Peer-to-Peer Synchronization

In order to optimize DMA performance to DRAM, the processor limits the methods peer I/O devices may use to synchronize between each other in order to achieve producer/consumer ordering. These methods are a subset of what is allowed for in the [PCIe](#) specification.

13.2.5.1.1 Peer-to-Peer Status Polling

After issuing a set of P2P write operations, a P2P source may ensure that they are flushed to the target by performing a subsequent P2P read operation to the same target. The P2P source may then signal that the peer writes have been completed by setting an internal status register that is polled by the P2P target.

If the P2P source does not have read permissions to access the target, as enforced by the IOMMU, a zero-byte read operation may still be used.

13.2.5.1.2 Writing Data and Flag to a Peer

After issuing a set of P2P write operations, a P2P source may signal the target that the writes have completed by writing a status flag to the target also using a P2P write with RO=0. The target may either locally poll the status flag or the P2P write may trigger hardware that then operates on the received P2P write data.

13.2.5.1.3 Signaling via the CPU

After issuing a set of P2P write operations, a P2P source may signal the target indirectly via the CPU. It may generate an interrupt or write a flag into DRAM that is polled by the CPU. The CPU would then do an [MMIO](#) write to the P2P target to indicate that the P2P writes have been delivered from the P2P source.

13.2.5.1.4 Unsupported Peer-to-Peer Synchronization Methods

The processor does not support the below peer-to-peer synchronization methods.

Case 1:

Any synchronization scheme that relies on completions pushing posted writes in the downstream direction away from the processor is not supported.

In the following example, the read response of the status register in step 3 may pass the P2P writes in step 1.

1. Device A does P2P writes to device B.
2. Device A sets an internal status register to indicate the P2P writes are complete.
3. In parallel, device B polls the status register in device A.

In order to make the case pass, device A may use a flushing read to device B before setting the internal status register in step 2.

Case 2:

Any synchronization scheme that relies on ordering between the writes of one device and the reads and writes of another device is not supported, regardless of whether or not the operations target DRAM or a 3rd I/O device.

In the following example, it is possible that the DMA operations from device B in step 3 may pass the DMA writes in step 1.

1. Device A does DMA writes to DRAM.
2. Device A does a P2P write to device B to indicate that data has been written to DRAM.
3. Once device B observes the write in step 2, device B does DMA reads or writes to the same DRAM locations accessed by device A and requires that these operations will be ordered after the writes in step 1.

In order to make this case pass, device A should perform a flushing read to DRAM before issuing the P2P write to device B in step 2.

Similarly, for the following example it is possible that the P2P operations in step 3 may reach device C before the P2P writes in step 1.

1. Device A does P2P writes to device C.
2. Device A does a P2P write to device B to indicate that data has been written to device C.
3. Once device B observes the write in step 2, device B does P2P reads or writes to device C to operate on the data sent by device A or otherwise assumes that these operations will be ordered after the writes in step 1.

In order to make this case pass, device A should perform a flushing read to device C before issuing the P2P write to device B in step 2.

13.2.5.2 Peer-to-Peer Interaction with PCIe® ACS

The processor [PCIe](#) root ports treat a received completion that does not match a corresponding non-posted request previously issued by the same root port as an unexpected completion. Configurations that generate non-matching completions to the root ports are not supported. Non-matching completions may be sent to a root port during specific combinations of peer-to-peer traffic in conjunction with an external PCIe switch and specific settings of the PCIe ACS features in the switch. In these cases, completions to peer-to-peer requests do not follow the reverse of the request path back to the requester through the PCIe topology.

Similarly, the processor root ports will trigger a timeout event if the root port issues downstream non-posted request without the corresponding completion returning to the same root port. This can occur whenever PCIe ACS features are enabled such that a function located behind a switch generates a P2P read or atomic targeting an endpoint located behind the same switch, where the request is routed through the PCIe root port, but the completion is directly routed back to the originator without going back through the PCIe root port.

To minimize the number of cases that trigger the above conditions, by default P2P requests issued by the root port have a

RequesterID matching that of the root complex. For most cases, this will force completions to be routed back through the root port if its associated request first came from the root port, even if RO is set in the request.

In general, if IOMMU is enabled, software should enable ACS Request Redirection, enable ACS Upstream Forwarding, and disable ACS Completion Redirection in root ports, external switches and multi-function endpoints to ensure that DMA requests are forced up towards the IOMMU for translation. ACS Direct Translated P2P may be enabled in switches to maximize P2P performance by allowing translated requests and their corresponding completions to be routed directly by the switch without first going up to the processor root port.

13.2.6 Registers

13.2.6.1 IOHC Registers

BXXD00F0x000 (IOHC::NB_VENDOR_ID)

Read-only. Reset: 1022h.

Vendor ID Register

_iohub0_nbio0_aliasHOST; BXXD00F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000000; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000000; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
15:0	VENDOR_ID. Read-only. Reset: 1022h. Description: Vendor Identifier This 16-bit field identifies the manufacturer of the device.

BXXD00F0x002 (IOHC::NB_DEVICE_ID)

Read-only. Reset: 14A4h.

Device ID Register

_iohub0_nbio0_aliasHOST; BXXD00F0x002; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x002; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x002; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x002; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000002; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000002; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
15:0	DEVICE_ID. Read-only. Reset: 14A4h. Description: Device Identifier This 16-bit field is assigned by the device manufacturer and identifies the type of device.

BXXD00F0x004 (IOHC::NB_COMMAND)

Read-only. Reset: Fixed,0000h.

Command Register

_iohub0_nbio0_aliasHOST; BXXD00F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000004; NBCFG[1:0]=13[C:B]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000004; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
15:3	Reserved.
2	BUS_MASTER_EN. Read-only. Reset: Fixed,0. Description: Bus Master Enable. This bit is always 0.
1	MEM_ACCESS_EN. Read-only. Reset: Fixed,0. Description: Memory Access Enable. Controls whether PCI memory accesses to system memory are accepted. This bit is always 0.
0	IO_ACCESS_EN. Read-only. Reset: Fixed,0. Description: I/O Access Enable. This bit is always 0.

BXXD00F0x006 (IOHC::NB_STATUS)

Read-only.

Status Register

_iohub0_nbio0_aliasHOST; BXXD00F0x006; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F0x006; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F0x006; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F0x006; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000006; NBCFG[1:0]=13[C:B]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000006; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
15:14	Reserved.
13	RECEIVED_MASTER_ABORT. Read-only. Reset: 0. Status bits to indicate abnormal host completions.
12	RECEIVED_TARGET_ABORT. Read-only. Reset: 0. Status bits to indicate abnormal host completions.
11:5	Reserved.
4	CAP_LIST. Read-only. Reset: Fixed,0. Description: Capabilities List. This bit is always set to 0 to indicate that this device's configuration space does not support a capabilities list.
3:0	Reserved.

BXXD00F0x008 (IOHC::NB_REVISION_ID)

Read-only. Reset: 01h.

Revision ID Register

_iohub0_nbio0_aliasHOST; BXXD00F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000008; NBCFG[1:0]=13[C:B]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000008; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
7:4	MAJOR_REV_ID. Read-only. Reset: 0h. Identifies Major Revision ID of the device.
3:0	MINOR_REV_ID. Read-only. Reset: 1h. Identifies Minor Revision ID of the device.

BXXD00F0x009 (IOHC::NB_REGPROG_INF)

Read-only. Reset: Fixed,00h.

Program Interface Register

_iohub0_nbio0_aliasHOST; BXXD00F0x009; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x009; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x009; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x009; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000009; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000009; NBCFG[3:2]=13[E:D]0_0000h

Bits Description7:0 **REG_LEVEL_PROG_INF.** Read-only. Reset: Fixed,00h. Programmig Interface.**BXXD00F0x00A (IOHC::NB_SUB_CLASS)**

Read-only. Reset: Fixed,00h.

Sub-Class Code Register

_iohub0_nbio0_aliasHOST; BXXD00F0x00A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x00A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x00A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x00A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x0000000A; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x0000000A; NBCFG[3:2]=13[E:D]0_0000h

Bits Description7:0 **SUB_CLASS_INF.** Read-only. Reset: Fixed,00h. Sub-class code.**BXXD00F0x00B (IOHC::NB_BASE_CODE)**

Read-only. Reset: Fixed,06h.

Class Code Register

_iohub0_nbio0_aliasHOST; BXXD00F0x00B; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x00B; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x00B; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x00B; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x0000000B; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x0000000B; NBCFG[3:2]=13[E:D]0_0000h

Bits Description7:0 **BASE_CLASS_CODE.** Read-only. Reset: Fixed,06h. Host bridge class code as defined in the PCI specification.**BXXD00F0x00C (IOHC::NB_CACHE_LINE)**

Read-only. Reset: Fixed,00h.

Cacheline Size Register

_iohub0_nbio0_aliasHOST; BXXD00F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x0000000C; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x0000000C; NBCFG[3:2]=13[E:D]0_0000h

Bits Description7:0 **CACHE_LINE_SIZE.** Read-only. Reset: Fixed,00h. Cacheline size.

BXXD00F0x00D (IOHC::NB_LATENCY)

Read-only. Reset: Fixed,00h.

Latency Timer Register

_iohub0_nbio0_aliasHOST; BXXD00F0x00D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x00D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x00D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x00D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x0000000D; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x0000000D; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
7:0	LATENCY_TIMER . Read-only. Reset: Fixed,00h. This bit field defines the minimum amount of time in PCI clock cycles that the bus master can retain ownership of the bus. This is mandatory for masters that are capable of performing a burst consisting of more than two data phases.

BXXD00F0x00E (IOHC::NB_HEADER)

Read-only.

Header Type Register

_iohub0_nbio0_aliasHOST; BXXD00F0x00E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x00E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x00E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x00E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x0000000E; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x0000000E; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
7	DEVICE_TYPE . Read-only. Reset: 1. 0=Single-Function Device. 1=Multi-Function Device. Indicating that the Northbridge block is a multi-function device.
6:0	HEADER_TYPE . Read-only. Reset: Fixed,00h. Indicating that Type 00 Configuration Space Header format is supported.

BXXD00F0x02C (IOHC::NB_ADAPTER_ID)

Read-only. Reset: 14A4_1022h.

Subsystem and Subvendor ID Register

_iohub0_nbio0_aliasHOST; BXXD00F0x02C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x02C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x02C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x02C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x0000002C; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x0000002C; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:16	SUBSYSTEM_ID . Read-only. Reset: 14A4h. Subsystem ID.
15:0	SUBSYSTEM_VENDOR_ID . Read-only. Reset: 1022h. Subsystem vendor ID.

BXXD00F0x034 (IOHC::NB_CAPABILITIES_PTR)

Read-only. Reset: Fixed,0000_0000h.

Capabilities Pointer Register

_iohub0_nbio0_aliasHOST; BXXD00F0x034; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x034; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x034; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x034; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000034; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000034; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:8	Reserved.
7:0	CAP_PTR . Read-only. Reset: Fixed,00h. Capabilities pointer exists.

BXXD00F0x048 (IOHC::NB_HEADER_W)

Read-write. Reset: 0000_0080h.

Header Type Register_iohub0_nbio0_aliasHOST; BXXD00F0x048; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F0x048; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F0x048; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F0x048; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000048; NBCFG[1:0]=13[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000048; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:8	Reserved.
7	DEVICE_TYPE . Read-write. Reset: 1. 0=Single-Function Device. 1=Multi-Function Device. This field sets the value in the corresponding field in IOHC::NB_HEADER bit 7.
6:0	Reserved.

BXXD00F0x04C (IOHC::NB_PCI_CTRL)

Read-write. Reset: 0000_0000h.

PCI Control Register_iohub0_nbio0_aliasHOST; BXXD00F0x04C; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F0x04C; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F0x04C; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F0x04C; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x0000004C; NBCFG[1:0]=13[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x0000004C; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:24	Reserved.
23	MMIOEnable . Read-write. Reset: 0. Enable Memory Mapped I/O decoding.
22:0	Reserved.

BXXD00F0x050 (IOHC::NB_ADAPTER_ID_W)

Read-write. Reset: 14A4_1022h.

Subsystem Vendor ID and Subsystem ID write register_iohub0_nbio0_aliasHOST; BXXD00F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000050; NBCFG[1:0]=13[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000050; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:16	SUBSYSTEM_ID . Read-write. Reset: 14A4h. This field sets the value in the corresponding field in IOHC::NB_ADAPTER_ID.
15:0	SUBSYSTEM_VENDOR_ID . Read-write. Reset: 1022h. This field sets the value in the corresponding field in IOHC::NB_ADAPTER_ID.

BXXD00F0x05C (IOHC::NB_SMN_INDEX_EXTENSION_0)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x05C; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F0x05C; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F0x05C; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F0x05C; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x0000005C; NBCFG[1:0]=13[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x0000005C; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:8	Reserved.
7:0	NB_SMN_INDEX_EXTENSION_0 . Read-write. Reset: 00h. Bit [39:32] of RSMU address access providing MCM Address [7:0] for SMN Index/Data pair access.

BXXD00F0x060 (IOHC::NB_SMN_INDEX_0)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x060; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F0x060; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F0x060; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F0x060; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000060; NBCFG[1:0]=13[C:B]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000060; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:0	NB_SMN_INDEX_0. Read-write. Reset: 0000_0000h. Index value for SMN Index/Data pair access. Register access using these reg pairs will have security level 7.

BXXD00F0x064 (IOHC::NB_SMN_DATA_0)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x064; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F0x064; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F0x064; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F0x064; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000064; NBCFG[1:0]=13[C:B]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000064; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:0	NB_SMN_DATA_0. Read-write. Reset: 0000_0000h. Data value for SMN Index/Data pair access. Register access using these reg pairs will have security level 7.

BXXD00F0x068 (IOHC::NBCFG_SCRATCH_0)

Read-write. Reset: Cold,0000_0000h.

Scratch Register

_iohub0_nbio0_aliasHOST; BXXD00F0x068; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F0x068; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F0x068; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F0x068; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000068; NBCFG[1:0]=13[C:B]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000068; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:0	NBCFG_SCRATCH_0. Read-write. Reset: Cold,0000_0000h. Description: Scratch bits. All bits in this register can be written to and read from, but it does not control any hardware.

BXXD00F0x06C (IOHC::NBCFG_SCRATCH_1)

Read-write. Reset: Cold,0000_0000h.

Scratch Register

_iohub0_nbio0_aliasHOST; BXXD00F0x06C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F0x06C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F0x06C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F0x06C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x0000006C; NBCFG[1:0]=13[C:B]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x0000006C; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:0	NBCFG_SCRATCH_1. Read-write. Reset: Cold,0000_0000h. Description: Scratch bits. All bits in this register can be written to and read from, but it does not control any hardware.

BXXD00F0x070 (IOHC::NBCFG_SCRATCH_2)

Read-write. Reset: Cold,0000_0000h.

Scratch Register

_iohub0_nbio0_aliasHOST; BXXD00F0x070; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x070; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x070; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x070; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000070; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000070; NBCFG[3:2]=13[E:D]0_0000h

Bits Description31:0 **NBCFG_SCRATCH_2**. Read-write. Reset: Cold,0000_0000h.**Description:** Scratch bits.

All bits in this register can be written to and read from, but it does not control any hardware.

BXXD00F0x074 (IOHC::NBCFG_SCRATCH_3)

Read-write. Reset: Cold,0000_0000h.

Scratch Register

_iohub0_nbio0_aliasHOST; BXXD00F0x074; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x074; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x074; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x074; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000074; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000074; NBCFG[3:2]=13[E:D]0_0000h

Bits Description31:0 **NBCFG_SCRATCH_3**. Read-write. Reset: Cold,0000_0000h.**Description:** Scratch bits.

All bits in this register can be written to and read from, but it does not control any hardware.

BXXD00F0x078 (IOHC::NBCFG_SCRATCH_4)

Read-write. Reset: Cold,0000_0000h.

Scratch Register

_iohub0_nbio0_aliasHOST; BXXD00F0x078; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x078; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x078; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x078; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000078; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000078; NBCFG[3:2]=13[E:D]0_0000h

Bits Description31:0 **NBCFG_SCRATCH_4**. Read-write. Reset: Cold,0000_0000h.**Description:** Scratch bits.

All bits in this register can be written to and read from, but it does not control any hardware.

BXXD00F0x084 (IOHC::NB_PCI_ARB)

Reset: 0000_0108h.

Link Arbitration Register

[_iohub0_nbio0_aliasHOST](#); BXXD00F0x084; BXX=IOHC::NB_BUS_NUM_CNTL_ [_iohub0_nbio0_aliasSMN\[NB_BUS_NUM\]](#)[_iohub0_nbio1_aliasHOST](#); BXXD00F0x084; BXX=IOHC::NB_BUS_NUM_CNTL_ [_iohub0_nbio1_aliasSMN\[NB_BUS_NUM\]](#)[_iohub1_nbio0_aliasHOST](#); BXXD00F0x084; BXX=IOHC::NB_BUS_NUM_CNTL_ [_iohub1_nbio0_aliasSMN\[NB_BUS_NUM\]](#)[_iohub1_nbio1_aliasHOST](#); BXXD00F0x084; BXX=IOHC::NB_BUS_NUM_CNTL_ [_iohub1_nbio1_aliasSMN\[NB_BUS_NUM\]](#)[_iohub\[1:0\]_nbio0_aliasSMN](#); NBCFG[1:0]x000000084; NBCFG[1:0]=13[C:B]0_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); NBCFG[3:2]x000000084; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:24	Reserved.
23:16	PMETarget . Read-write. Reset: 00h. Directed PME message target select. Only valid during PMEMode 1. Represents {5-bit DEVICE, 3-bit FUNCTION} of intended target of PME_Turn_Off message. Value of 0 means broadcast to all active PCI-Express ports.
15:11	Reserved.
10	PMETOAckStatus . Read-only. Reset: 0. Status of detecting all connected downstream PCI-Express ports return PMETOAck after PME_Turn_Off is sent. This bit is reset when the PMETurnOff register is written.
9	PMETurnOff . Read-write. Reset: 0. Description: PME_Turn_Off message trigger: In case PMEMode is set, write 1 to this bit triggers a PME_Turn_Off messages to all downstream devices. This bit is reset only when the system power is turned off.
8	PMEMode . Read-write. Reset: 1. Description: PME message mode: 0 = PME_Turn_Off message is triggered by a PME_Turn_Off message from the FCH . 1 = PME_Turn_Off is triggered by writing 1 to PMETurnOff bit(0x84[9]).
7:4	Reserved.
3	VGA_HOLE . Read-write. Reset: 1. Description: VGA range decode: 0 = VGA range is decoded as system memory. 1 = VGA range is decoded as MMIO region.
2:0	Reserved.

BXXD00F0x088 (IOHC::NB_DRAM_SLOT1_BASE)

Read-write. Reset: 0000_0000h.

North Bridge Memory Base Register

[_iohub0_nbio0_aliasHOST](#); BXXD00F0x088; BXX=IOHC::NB_BUS_NUM_CNTL_ [_iohub0_nbio0_aliasSMN\[NB_BUS_NUM\]](#)[_iohub0_nbio1_aliasHOST](#); BXXD00F0x088; BXX=IOHC::NB_BUS_NUM_CNTL_ [_iohub0_nbio1_aliasSMN\[NB_BUS_NUM\]](#)[_iohub1_nbio0_aliasHOST](#); BXXD00F0x088; BXX=IOHC::NB_BUS_NUM_CNTL_ [_iohub1_nbio0_aliasSMN\[NB_BUS_NUM\]](#)[_iohub1_nbio1_aliasHOST](#); BXXD00F0x088; BXX=IOHC::NB_BUS_NUM_CNTL_ [_iohub1_nbio1_aliasSMN\[NB_BUS_NUM\]](#)[_iohub\[1:0\]_nbio0_aliasSMN](#); NBCFG[1:0]x000000088; NBCFG[1:0]=13[C:B]0_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); NBCFG[3:2]x000000088; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:23	DRAM_BASE . Read-write. Reset: 000h. Specifies the base address that divides between MMIO and DRAM. For addresses below 4G and not included in NB_DRAM_SLOT1_BASE to NB_DRAM_SLOT1_LIMIT is MMIO, between the range is DRAM: BIOS should write to this field following completion of the memory sizing algorithm, after it has determined the total size of the installed memory.
22:0	Reserved.

BXXD00F0x090 (IOHC::NB_TOP_OF_DRAM_SLOT1)

Read-write. Reset: 0000_0000h.

North Bridge Memory Base Register

_iohub0_nbio0_aliasHOST; BXXD00F0x090; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x090; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x090; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x090; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000090; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000090; NBCFG[3:2]=13[E:D]0_0000h

Bits Description

31:23 **TOP_OF_DRAM**. Read-write. Reset: 000h. Specifies bit 32 for the upper limit address that divides between [MMIO](#) and DRAM. For addresses below 4G and not included in NB_DRAM_SLOT1_BASE to NB_DRAM_SLOT1_LIMIT is MMIO, between the range is DRAM:BIOS should write to this field following completion of the memory sizing algorithm, after it has determined the total size of the installed memory.

22:1 Reserved.

0 **TOP_OF_DRAM_BIT_32**. Read-write. Reset: 0. Specifies bit 32 for the upper limit address that divides between [MMIO](#) and DRAM. For addresses below 4G and not included in NB_DRAM_SLOT1_BASE to NB_DRAM_SLOT1_LIMIT is MMIO, between the range is DRAM:BIOS should write to this field following completion of the memory sizing algorithm, after it has determined the total size of the installed memory.

BXXD00F0x09C (IOHC::NB_SMN_INDEX_EXTENSION_1)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x09C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x09C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x09C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x09C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x0000009C; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x0000009C; NBCFG[3:2]=13[E:D]0_0000h

Bits Description

31:8 Reserved.

7:0 **NB_SMN_INDEX_EXTENSION_1**. Read-write. Reset: 00h. Bit [39:32] of RSMU address access providing MCM Address [7:0] for [SMN](#) Index/Data pair access.

BXXD00F0x0A0 (IOHC::NB_SMN_INDEX_1)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x0A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x0A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x0A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x0A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000A0; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000A0; NBCFG[3:2]=13[E:D]0_0000h

Bits Description

31:0 **NB_SMN_INDEX_1**. Read-write. Reset: 0000_0000h. Index value for [SMN](#) Index/Data pair access. Register access using these reg pairs will have security level 7.

BXXD00F0x0A4 (IOHC::NB_SMN_DATA_1)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x0A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x0A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x0A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x0A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000A4; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000A4; NBCFG[3:2]=13[E:D]0_0000h

Bits Description

31:0 **NB_SMN_DATA_1**. Read-write. Reset: 0000_0000h. Data value for [SMN](#) Index/Data pair access. Register access using these reg pairs will have security level 7.

BXXD00F0x0A8 (IOHC::NB_INDEX_DATA_MUTEX0)

Reset: 0000_0000h.

Link Index/Data Mutex Register

_iohub0_nbio0_aliasHOST; BXXD00F0x0A8; BXX=IOHC::NB_BUS_NUM_CNTL__iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F0x0A8; BXX=IOHC::NB_BUS_NUM_CNTL__iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F0x0A8; BXX=IOHC::NB_BUS_NUM_CNTL__iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F0x0A8; BXX=IOHC::NB_BUS_NUM_CNTL__iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000A8; NBCFG[1:0]=13[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000A8; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31	NB_INDEX_DATA_MUTEX0_UNLOCK. Write-only. Reset: 0. Writing 1 to release the lock.
30:0	NB_INDEX_DATA_MUTEX0. Read-write. Reset: 0000_0000h. Description: Hardware successfully claimed the mutex when it reads back its own assigned ID after it writes its ID into register. Writing 1 to bit 31 releases the lock and hardware clears this field automatically.

BXXD00F0x0AC (IOHC::NB_INDEX_DATA_MUTEX1)

Reset: 0000_0000h.

Link Index/Data Mutex Register

_iohub0_nbio0_aliasHOST; BXXD00F0x0AC; BXX=IOHC::NB_BUS_NUM_CNTL__iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F0x0AC; BXX=IOHC::NB_BUS_NUM_CNTL__iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F0x0AC; BXX=IOHC::NB_BUS_NUM_CNTL__iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F0x0AC; BXX=IOHC::NB_BUS_NUM_CNTL__iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000AC; NBCFG[1:0]=13[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000AC; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31	NB_INDEX_DATA_MUTEX1_UNLOCK. Write-only. Reset: 0. Writing 1 to release the lock
30:0	NB_INDEX_DATA_MUTEX1. Read-write. Reset: 0000_0000h. Description: Hardware successfully claimed the mutex when it reads back its own assigned ID after it writes its ID into register. Writing 1 to bit 31 release the lock and hardware clears this field automatically.

BXXD00F0x0B4 (IOHC::NB_SMN_INDEX_EXTENSION_2)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x0B4; BXX=IOHC::NB_BUS_NUM_CNTL__iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F0x0B4; BXX=IOHC::NB_BUS_NUM_CNTL__iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F0x0B4; BXX=IOHC::NB_BUS_NUM_CNTL__iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F0x0B4; BXX=IOHC::NB_BUS_NUM_CNTL__iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000B4; NBCFG[1:0]=13[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000B4; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:8	Reserved.
7:0	NB_SMN_INDEX_EXTENSION_2. Read-write. Reset: 00h. Bit [39:32] of RSMU address access providing MCM Address [7:0] for SMN Index/Data pair access.

BXXD00F0x0B8 (IOHC::NB_SMN_INDEX_2)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x0B8; BXX=IOHC::NB_BUS_NUM_CNTL__iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F0x0B8; BXX=IOHC::NB_BUS_NUM_CNTL__iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F0x0B8; BXX=IOHC::NB_BUS_NUM_CNTL__iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F0x0B8; BXX=IOHC::NB_BUS_NUM_CNTL__iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000B8; NBCFG[1:0]=13[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000B8; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:0	NB_SMN_INDEX_2. Read-write. Reset: 0000_0000h. Index value for SMN Index/Data pair access. Register access using these reg pairs will have security level 7.

BXXD00F0x0BC (IOHC::NB_SMN_DATA_2)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x0BC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x0BC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x0BC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x0BC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000BC; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000BC; NBCFG[3:2]=13[E:D]0_0000h

Bits Description

31:0	NB_SMN_DATA_2. Read-write. Reset: 0000_0000h. Data value for SMN Index/Data pair access. Register access using these reg pairs will have security level 7.
------	---

BXXD00F0x0C0 (IOHC::NB_SMN_INDEX_EXTENSION_3)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x0C0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x0C0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x0C0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x0C0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000C0; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000C0; NBCFG[3:2]=13[E:D]0_0000h

Bits Description

31:8	Reserved.
------	-----------

7:0	NB_SMN_INDEX_EXTENSION_3. Read-write. Reset: 00h. Bit [39:32] of RSMU address access providing MCM Address [7:0] for SMN Index/Data pair access.
-----	---

BXXD00F0x0C4 (IOHC::NB_SMN_INDEX_3)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000C4; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000C4; NBCFG[3:2]=13[E:D]0_0000h

Bits Description

31:0	NB_SMN_INDEX_3. Read-write. Reset: 0000_0000h. Index value for SMN Index/Data pair access. Register access using these reg pairs will have security level 7.
------	---

BXXD00F0x0C8 (IOHC::NB_SMN_DATA_3)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x0C8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F0x0C8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F0x0C8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F0x0C8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000C8; NBCFG[1:0]=13[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000C8; NBCFG[3:2]=13[E:D]0_0000h

Bits Description

31:0	NB_SMN_DATA_3. Read-write. Reset: 0000_0000h. Data value for SMN Index/Data pair access. Register access using these reg pairs will have security level 7.
------	---

BXXD00F0x0CC (IOHC::NB_SMN_INDEX_EXTENSION_4)

Read-write. Reset: 0000_0000h.

`_iohub0_nbio0_aliasHOST; BXXD00F0x0CC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_iohub0_nbio1_aliasHOST; BXXD00F0x0CC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]``_iohub1_nbio0_aliasHOST; BXXD00F0x0CC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_iohub1_nbio1_aliasHOST; BXXD00F0x0CC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000CC; NBCFG[1:0]=13[C:B]0_0000h``_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000CC; NBCFG[3:2]=13[E:D]0_0000h`**Bits Description**

31:8 Reserved.

7:0 **NB_SMN_INDEX_EXTENSION_4**. Read-write. Reset: 00h. Bit [39:32] of RSMU address access providing MCM Address [7:0] for [SMN](#) Index/Data pair access.**BXXD00F0x0D0 (IOHC::NB_SMN_INDEX_4)**

Read-write. Reset: 0000_0000h.

`_iohub0_nbio0_aliasHOST; BXXD00F0x0D0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_iohub0_nbio1_aliasHOST; BXXD00F0x0D0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]``_iohub1_nbio0_aliasHOST; BXXD00F0x0D0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_iohub1_nbio1_aliasHOST; BXXD00F0x0D0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000D0; NBCFG[1:0]=13[C:B]0_0000h``_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000D0; NBCFG[3:2]=13[E:D]0_0000h`**Bits Description**31:0 **NB_SMN_INDEX_4**. Read-write. Reset: 0000_0000h. Index value for [SMN](#) Index/Data pair access. Register access using these reg pairs will have security level 7.**BXXD00F0x0D4 (IOHC::NB_SMN_DATA_4)**

Read-write. Reset: 0000_0000h.

`_iohub0_nbio0_aliasHOST; BXXD00F0x0D4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_iohub0_nbio1_aliasHOST; BXXD00F0x0D4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]``_iohub1_nbio0_aliasHOST; BXXD00F0x0D4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_iohub1_nbio1_aliasHOST; BXXD00F0x0D4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000D4; NBCFG[1:0]=13[C:B]0_0000h``_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000D4; NBCFG[3:2]=13[E:D]0_0000h`**Bits Description**31:0 **NB_SMN_DATA_4**. Read-write. Reset: 0000_0000h. Data value for [SMN](#) Index/Data pair access. Register access using these reg pairs will have security level 7.**BXXD00F0x0DC (IOHC::NB_SMN_INDEX_EXTENSION_5)**

Read-write. Reset: 0000_0000h.

`_iohub0_nbio0_aliasHOST; BXXD00F0x0DC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_iohub0_nbio1_aliasHOST; BXXD00F0x0DC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]``_iohub1_nbio0_aliasHOST; BXXD00F0x0DC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_iohub1_nbio1_aliasHOST; BXXD00F0x0DC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000DC; NBCFG[1:0]=13[C:B]0_0000h``_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000DC; NBCFG[3:2]=13[E:D]0_0000h`**Bits Description**

31:8 Reserved.

7:0 **NB_SMN_INDEX_EXTENSION_5**. Read-write. Reset: 00h. Bit [39:32] of RSMU address access providing MCM Address [7:0] for [SMN](#) Index/Data pair access.

BXXD00F0x0E0 (IOHC::NB_SMN_INDEX_5)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x0E0; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F0x0E0; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F0x0E0; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F0x0E0; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000E0; NBCFG[1:0]=13[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000E0; NBCFG[3:2]=13[E:D]0_0000h**Bits Description**

31:0	NB_SMN_INDEX_5. Read-write. Reset: 0000_0000h. Index value for SMN Index/Data pair access. Register access using these reg pairs will have security level 7.
------	---

BXXD00F0x0E4 (IOHC::NB_SMN_DATA_5)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x0E4; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F0x0E4; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F0x0E4; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F0x0E4; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000E4; NBCFG[1:0]=13[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000E4; NBCFG[3:2]=13[E:D]0_0000h**Bits Description**

31:0	NB_SMN_DATA_5. Read-write. Reset: 0000_0000h. Data value for SMN Index/Data pair access. Register access using these reg pairs will have security level 7.
------	---

BXXD00F0x0F4 (IOHC::NB_PERF_CNT_CTRL)

Reset: 0080_8000h.

Performance Counters Control Register

_iohub0_nbio0_aliasHOST; BXXD00F0x0F4; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F0x0F4; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F0x0F4; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F0x0F4; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000F4; NBCFG[1:0]=13[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000F4; NBCFG[3:2]=13[E:D]0_0000h**Bits Description**

31:24	Reserved.
23	GLOBE_PERF_RESET_DELAY_EN. Read-write. Reset: 1. Enables the Programmable Pulse width for Global Perf Reset Toggle.
22:20	Reserved.
19:16	GLOBE_PERF_RESET_DELAY. Read-write. Reset: 0h. Programmable Pulse width for Global Perf Reset Toggle.
15	GLOBE_SHADOW_DELAY_EN. Read-write. Reset: 1. Enables the Programmable Pulse with for Global Shadow Write Toggle.
14:12	Reserved.
11:8	GLOBE_SHADOW_DELAY. Read-write. Reset: 0h. Programmable Pulse width for Global Shadow Write Toggle.
7:3	Reserved.
2	GLOBE_PERF_RESET. Write-only. Reset: 0. 0=Toggle Global Reset to all Counters. Write 1 for Global RESET of ALL counters. Read back value has no meaning.
1	GLOBE_SHADOW_WR. Write-only. Reset: 0. Write 1 to load the counter shadow registers. Read back value has no meaning.
0	GLOBE_CNT_EN. Read-write. Reset: 0. 0=Stop all counters. 1=Start all counters. Enable Performance Counters.

BXXD00F0x0F8 (IOHC::NB_SMN_INDEX_6)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x0F8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F0x0F8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F0x0F8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F0x0F8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000F8; NBCFG[1:0]=13[C:B]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000F8; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:0	NB_SMN_INDEX_6. Read-write. Reset: 0000_0000h. Index value for SMN Index/Data pair access. Register access using these reg pairs will have security level 7.

BXXD00F0x0FC (IOHC::NB_SMN_DATA_6)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F0x0FC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F0x0FC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F0x0FC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F0x0FC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x000000FC; NBCFG[1:0]=13[C:B]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x000000FC; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
31:0	NB_SMN_DATA_6. Read-write. Reset: 0000_0000h. Data value for SMN Index/Data pair access. Register access using these reg pairs will have security level 7.

BXXD00F0x100 (IOHC::NB_VENDOR_ID_W)

Read-write. Reset: 1022h.

Vendor ID Register

_iohub0_nbio0_aliasHOST; BXXD00F0x100; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F0x100; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F0x100; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F0x100; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000100; NBCFG[1:0]=13[C:B]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000100; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
15:0	VENDOR_ID. Read-write. Reset: 1022h. Description: Vendor Identifier This 16-bit field identifies the manufacturer of the device.

BXXD00F0x102 (IOHC::NB_DEVICE_ID_W)

Read-write. Reset: 14A4h.

Device ID Register

_iohub0_nbio0_aliasHOST; BXXD00F0x102; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F0x102; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F0x102; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F0x102; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000102; NBCFG[1:0]=13[C:B]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000102; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
15:0	DEVICE_ID. Read-write. Reset: 14A4h. Description: Device Identifier This 16-bit field is assigned by the device manufacturer and identifies the type of device.

BXXD00F0x108 (IOHC::NB_REVISION_ID_W)

Read-write. Reset: 01h.

Revision ID Register

_iohub0_nbio0_aliasHOST; BXXD00F0x108; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_iohub0_nbio1_aliasHOST; BXXD00F0x108; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_iohub1_nbio0_aliasHOST; BXXD00F0x108; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_iohub1_nbio1_aliasHOST; BXXD00F0x108; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_iohub[1:0]_nbio0_aliasSMN; NBCFG[1:0]x00000108; NBCFG[1:0]=13[C:B]0_0000h
_iohub[1:0]_nbio1_aliasSMN; NBCFG[3:2]x00000108; NBCFG[3:2]=13[E:D]0_0000h

Bits	Description
7:4	MAJOR_REV_ID. Read-write. Reset: 0h. Identifies Major Revision ID of the device.
3:0	MINOR_REV_ID. Read-write. Reset: 1h. Identifies Minor Revision ID of the device.

BXXD0[1...7]F0x000 (IOHC::DEVICE_VENDOR_ID)

Read-only. Reset: 149F_1022h.

Vendor/Device ID Register

_instPCIEHB0_iohub0_nbio0_aliasHOST; BXXD01F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub0_nbio1_aliasHOST; BXXD01F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio0_aliasHOST; BXXD01F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio1_aliasHOST; BXXD01F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio0_aliasHOST; BXXD02F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio1_aliasHOST; BXXD02F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio0_aliasHOST; BXXD02F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio1_aliasHOST; BXXD02F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio0_aliasHOST; BXXD03F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio1_aliasHOST; BXXD03F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio0_aliasHOST; BXXD03F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio1_aliasHOST; BXXD03F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio0_aliasHOST; BXXD04F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio1_aliasHOST; BXXD04F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio0_aliasHOST; BXXD04F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio1_aliasHOST; BXXD04F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio0_aliasHOST; BXXD05F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio1_aliasHOST; BXXD05F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio0_aliasHOST; BXXD05F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio1_aliasHOST; BXXD05F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio0_aliasHOST; BXXD07F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio1_aliasHOST; BXXD07F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio0_aliasHOST; BXXD07F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio1_aliasHOST; BXXD07F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_inst[PCIEHB[5:0]]_iohub0_nbio0_aliasSMN; IOHCPCIEHB[04,06,03,02:00]x00000000; IOHCPCIEHB[04,06,03,02:00]=[13B47000,13B4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio0_aliasSMN; IOHCPCIEHB[14,16,13,12:10]x00000000; IOHCPCIEHB[14,16,13,12:10]=[13C47000,13C4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub0_nbio1_aliasSMN; IOHCPCIEHB[24,26,23,22:20]x00000000; IOHCPCIEHB[24,26,23,22:20]=[13D47000,13D4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio1_aliasSMN; IOHCPCIEHB[34,36,33,32:30]x00000000; IOHCPCIEHB[34,36,33,32:30]=[13E47000,13E4_[5:1]000]h

Bits	Description
31:16	DEVICE_ID. Read-only. Reset: 149Fh. Device Identifier
15:0	VENDOR_ID. Read-only. Reset: 1022h. Vendor Identifier

BXXD0[1...7]F0x004 (IOHC::STATUS_COMMAND)

Read-only. Reset: Fixed,0000_0000h.

Command/Status Register

_instPCIEHB0_iohub0_nbio0_aliasHOST; BXXD01F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub0_nbio1_aliasHOST; BXXD01F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio0_aliasHOST; BXXD01F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio1_aliasHOST; BXXD01F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio0_aliasHOST; BXXD02F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio1_aliasHOST; BXXD02F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio0_aliasHOST; BXXD02F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio1_aliasHOST; BXXD02F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio0_aliasHOST; BXXD03F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio1_aliasHOST; BXXD03F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio0_aliasHOST; BXXD03F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio1_aliasHOST; BXXD03F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio0_aliasHOST; BXXD04F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio1_aliasHOST; BXXD04F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio0_aliasHOST; BXXD04F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio1_aliasHOST; BXXD04F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio0_aliasHOST; BXXD05F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio1_aliasHOST; BXXD05F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio0_aliasHOST; BXXD05F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio1_aliasHOST; BXXD05F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio0_aliasHOST; BXXD07F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio1_aliasHOST; BXXD07F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio0_aliasHOST; BXXD07F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio1_aliasHOST; BXXD07F0x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_inst[PCIEHB[5:0]]_iohub0_nbio0_aliasSMN; IOHCPCIEHB[04,06,03,02:00]x00000004; IOHCPCIEHB[04,06,03,02:00]=[13B47000,13B4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio0_aliasSMN; IOHCPCIEHB[14,16,13,12:10]x00000004; IOHCPCIEHB[14,16,13,12:10]=[13C47000,13C4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub0_nbio1_aliasSMN; IOHCPCIEHB[24,26,23,22:20]x00000004; IOHCPCIEHB[24,26,23,22:20]=[13D47000,13D4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio1_aliasSMN; IOHCPCIEHB[34,36,33,32:30]x00000004; IOHCPCIEHB[34,36,33,32:30]=[13E47000,13E4_[5:1]000]h

Bits Description31:16 **STATUS.** Read-only. Reset: Fixed,0000h. Status.15:0 **COMMAND.** Read-only. Reset: Fixed,0000h. Command.

BXXD0[1...7]F0x008 (IOHC::CLASS_CODE_REVID)

Read-only.

Class Code Register

_instPCIEHB0_iohub0_nbio0_aliasHOST; BXXD01F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub0_nbio1_aliasHOST; BXXD01F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio0_aliasHOST; BXXD01F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio1_aliasHOST; BXXD01F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio0_aliasHOST; BXXD02F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio1_aliasHOST; BXXD02F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio0_aliasHOST; BXXD02F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio1_aliasHOST; BXXD02F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio0_aliasHOST; BXXD03F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio1_aliasHOST; BXXD03F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio0_aliasHOST; BXXD03F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio1_aliasHOST; BXXD03F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio0_aliasHOST; BXXD04F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio1_aliasHOST; BXXD04F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio0_aliasHOST; BXXD04F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio1_aliasHOST; BXXD04F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio0_aliasHOST; BXXD05F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio1_aliasHOST; BXXD05F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio0_aliasHOST; BXXD05F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio1_aliasHOST; BXXD05F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio0_aliasHOST; BXXD07F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio1_aliasHOST; BXXD07F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio0_aliasHOST; BXXD07F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio1_aliasHOST; BXXD07F0x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_inst[PCIEHB[5:0]]_iohub0_nbio0_aliasSMN; IOHCPCIEHB[04,06,03,02:00]x00000008; IOHCPCIEHB[04,06,03,02:00]=[13B47000,13B4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio0_aliasSMN; IOHCPCIEHB[14,16,13,12:10]x00000008; IOHCPCIEHB[14,16,13,12:10]=[13C47000,13C4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub0_nbio1_aliasSMN; IOHCPCIEHB[24,26,23,22:20]x00000008; IOHCPCIEHB[24,26,23,22:20]=[13D47000,13D4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio1_aliasSMN; IOHCPCIEHB[34,36,33,32:30]x00000008; IOHCPCIEHB[34,36,33,32:30]=[13E47000,13E4_[5:1]000]h

Bits	Description
31:8	CLASS_CODE. Read-only. Reset: Fixed,06_0000h. Description: Identify the function of the device. This field is always 0x06 indicating a base class of bridge device.
7:4	MAJOR_REV_ID. Read-only. Reset: 0h. Major Revision ID.
3:0	MINOR_REV_ID. Read-only. Reset: 1h. Minor Revision ID.

BXXD0[1...7]F0x00C (IOHC::HEADER_TYPE)

Read-only.

Header Type Register

_instPCIEHB0_iohub0_nbio0_aliasHOST; BXXD01F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub0_nbio1_aliasHOST; BXXD01F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio0_aliasHOST; BXXD01F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio1_aliasHOST; BXXD01F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio0_aliasHOST; BXXD02F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio1_aliasHOST; BXXD02F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio0_aliasHOST; BXXD02F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio1_aliasHOST; BXXD02F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio0_aliasHOST; BXXD03F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio1_aliasHOST; BXXD03F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio0_aliasHOST; BXXD03F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio1_aliasHOST; BXXD03F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio0_aliasHOST; BXXD04F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio1_aliasHOST; BXXD04F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio0_aliasHOST; BXXD04F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio1_aliasHOST; BXXD04F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio0_aliasHOST; BXXD05F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio1_aliasHOST; BXXD05F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio0_aliasHOST; BXXD05F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio1_aliasHOST; BXXD05F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio0_aliasHOST; BXXD07F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio1_aliasHOST; BXXD07F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio0_aliasHOST; BXXD07F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio1_aliasHOST; BXXD07F0x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_inst[PCIEHB[5:0]]_iohub0_nbio0_aliasSMN; IOHCPCIEHB[04,06,03,02:00]x0000000C; IOHCPCIEHB[04,06,03,02:00]=[13B47000,13B4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio0_aliasSMN; IOHCPCIEHB[14,16,13,12:10]x0000000C; IOHCPCIEHB[14,16,13,12:10]=[13C47000,13C4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub0_nbio1_aliasSMN; IOHCPCIEHB[24,26,23,22:20]x0000000C; IOHCPCIEHB[24,26,23,22:20]=[13D47000,13D4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio1_aliasSMN; IOHCPCIEHB[34,36,33,32:30]x0000000C; IOHCPCIEHB[34,36,33,32:30]=[13E47000,13E4_[5:1]000]h

Bits	Description
31:24	Reserved.
23	DEVICE_TYPE . Read-only. Reset: 1. 0=Single-Function Device. 1=Multi-Function Device. Indicating that the north bridge block is a multi-function device.
22:16	HEADER_TYPE . Read-only. Reset: Fixed,00h. Indicating that Type 00 Configuration Space Header format is supported.
15:0	Reserved.

BXXD0[1...7]F0x040 (IOHC::HEADER_TYPE_W)

Read-write. Reset: 0000_0080h.

Header Type Register

_instPCIEHB0_iohub0_nbio0_aliasHOST; BXXD01F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub0_nbio1_aliasHOST; BXXD01F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio0_aliasHOST; BXXD01F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio1_aliasHOST; BXXD01F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio0_aliasHOST; BXXD02F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio1_aliasHOST; BXXD02F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio0_aliasHOST; BXXD02F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio1_aliasHOST; BXXD02F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio0_aliasHOST; BXXD03F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio1_aliasHOST; BXXD03F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio0_aliasHOST; BXXD03F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio1_aliasHOST; BXXD03F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio0_aliasHOST; BXXD04F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio1_aliasHOST; BXXD04F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio0_aliasHOST; BXXD04F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio1_aliasHOST; BXXD04F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio0_aliasHOST; BXXD05F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio1_aliasHOST; BXXD05F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio0_aliasHOST; BXXD05F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio1_aliasHOST; BXXD05F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio0_aliasHOST; BXXD07F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio1_aliasHOST; BXXD07F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio0_aliasHOST; BXXD07F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio1_aliasHOST; BXXD07F0x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_inst[PCIEHB[5:0]]_iohub0_nbio0_aliasSMN; IOHCPCIEHB[04,06,03,02:00]x00000040; IOHCPCIEHB[04,06,03,02:00]=[13B47000,13B4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio0_aliasSMN; IOHCPCIEHB[14,16,13,12:10]x00000040; IOHCPCIEHB[14,16,13,12:10]=[13C47000,13C4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub0_nbio1_aliasSMN; IOHCPCIEHB[24,26,23,22:20]x00000040; IOHCPCIEHB[24,26,23,22:20]=[13D47000,13D4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio1_aliasSMN; IOHCPCIEHB[34,36,33,32:30]x00000040; IOHCPCIEHB[34,36,33,32:30]=[13E47000,13E4_[5:1]000]h

Bits	Description
31:8	Reserved.
7	DEVICE_TYPE . Read-write. Reset: 1. 0=Single-Function Device. 1=Multi-Function Device. This field sets the value in the corresponding field in IOHC::HEADER_TYPE bit 23.
6:0	Reserved.

BXXD0[1...7]F0x050 (IOHC::DEVICE_VENDOR_ID_W)

Read-write. Reset: 149F_1022h.

Vendor/Device ID Register

_instPCIEHB0_iohub0_nbio0_aliasHOST; BXXD01F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub0_nbio1_aliasHOST; BXXD01F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio0_aliasHOST; BXXD01F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio1_aliasHOST; BXXD01F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio0_aliasHOST; BXXD02F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio1_aliasHOST; BXXD02F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio0_aliasHOST; BXXD02F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio1_aliasHOST; BXXD02F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio0_aliasHOST; BXXD03F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio1_aliasHOST; BXXD03F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio0_aliasHOST; BXXD03F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio1_aliasHOST; BXXD03F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio0_aliasHOST; BXXD04F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio1_aliasHOST; BXXD04F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio0_aliasHOST; BXXD04F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio1_aliasHOST; BXXD04F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio0_aliasHOST; BXXD05F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio1_aliasHOST; BXXD05F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio0_aliasHOST; BXXD05F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio1_aliasHOST; BXXD05F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio0_aliasHOST; BXXD07F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio1_aliasHOST; BXXD07F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio0_aliasHOST; BXXD07F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio1_aliasHOST; BXXD07F0x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_inst[PCIEHB[5:0]]_iohub0_nbio0_aliasSMN; IOHCPCIEHB[04,06,03,02:00]x00000050; IOHCPCIEHB[04,06,03,02:00]=[13B47000,13B4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio0_aliasSMN; IOHCPCIEHB[14,16,13,12:10]x00000050; IOHCPCIEHB[14,16,13,12:10]=[13C47000,13C4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub0_nbio1_aliasSMN; IOHCPCIEHB[24,26,23,22:20]x00000050; IOHCPCIEHB[24,26,23,22:20]=[13D47000,13D4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio1_aliasSMN; IOHCPCIEHB[34,36,33,32:30]x00000050; IOHCPCIEHB[34,36,33,32:30]=[13E47000,13E4_[5:1]000]h

Bits	Description
31:16	DEVICE_ID. Read-write. Reset: 149Fh. Device Identifier
15:0	VENDOR_ID. Read-write. Reset: 1022h. Vendor Identifier

BXXD0[1...7]F0x058 (IOHC::CLASS_CODE_REVID_W)

Read-write. Reset: 01h.

Class Code Register

_instPCIEHB0_iohub0_nbio0_aliasHOST; BXXD01F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub0_nbio1_aliasHOST; BXXD01F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio0_aliasHOST; BXXD01F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB0_iohub1_nbio1_aliasHOST; BXXD01F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio0_aliasHOST; BXXD02F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub0_nbio1_aliasHOST; BXXD02F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio0_aliasHOST; BXXD02F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB1_iohub1_nbio1_aliasHOST; BXXD02F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio0_aliasHOST; BXXD03F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub0_nbio1_aliasHOST; BXXD03F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio0_aliasHOST; BXXD03F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB2_iohub1_nbio1_aliasHOST; BXXD03F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio0_aliasHOST; BXXD04F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub0_nbio1_aliasHOST; BXXD04F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio0_aliasHOST; BXXD04F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB3_iohub1_nbio1_aliasHOST; BXXD04F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio0_aliasHOST; BXXD05F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub0_nbio1_aliasHOST; BXXD05F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio0_aliasHOST; BXXD05F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB4_iohub1_nbio1_aliasHOST; BXXD05F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio0_aliasHOST; BXXD07F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub0_nbio1_aliasHOST; BXXD07F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio0_aliasHOST; BXXD07F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_instPCIEHB5_iohub1_nbio1_aliasHOST; BXXD07F0x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_inst[PCIEHB[5:0]]_iohub0_nbio0_aliasSMN; IOHCPCIEHB[04,06,03,02:00]x00000058; IOHCPCIEHB[04,06,03,02:00]=[13B47000,13B4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio0_aliasSMN; IOHCPCIEHB[14,16,13,12:10]x00000058; IOHCPCIEHB[14,16,13,12:10]=[13C47000,13C4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub0_nbio1_aliasSMN; IOHCPCIEHB[24,26,23,22:20]x00000058; IOHCPCIEHB[24,26,23,22:20]=[13D47000,13D4_[5:1]000]h
_inst[PCIEHB[5:0]]_iohub1_nbio1_aliasSMN; IOHCPCIEHB[34,36,33,32:30]x00000058; IOHCPCIEHB[34,36,33,32:30]=[13E47000,13E4_[5:1]000]h

Bits Description

7:4	MAJOR_REV_ID. Read-write. Reset: 0h. Major Revision ID.
3:0	MINOR_REV_ID. Read-write. Reset: 1h. Minor Revision ID.

IOHCBWCNT[0...3]x00000000 (IOHC::IOHC_BWCNT_CNTL_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000000; IOHCBWCNT[1:0]=13[C:B]7_0000h
_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000000; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits Description

31:28	Reserved.
27:25	SION_Channel_Select. Read-write. Reset: 0h. Description: Selects an SDP channel to measure. 0: OrigData* 1: RdRspData Others: Reserved. *OrigData is measured on the Req channel where ReqCmd[5] is set.
24	SION_Src_Dest_Select. Read-write. Reset: 0. Description: Selects between source and destination interfaces inside the SION. 0: Select source interfaces. 1: Select destination interfaces.
23:16	SION_Index_Select. Read-write. Reset: 00h. Selects SION client by index.
15:1	Reserved.
0	BWCnt_Enable. Read-write. Reset: 0. Enables bandwidth counter.

IOHCBWCNT[0...3]x00000004 (IOHC::IOHC_BWCNT_CNTL_1)

Write-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000004; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000004; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:2	Reserved.
1	BWCnt_Shadow_Trigger . Write-only. Reset: 0. Program this bit to 1 to trigger a shadow copy on the bandwidth counter. Values inside the bandwidth counter are made visible to register reads via this shadow copy mechanism.
0	BWCnt_Reset_Trigger . Write-only. Reset: 0. Program this bit to 1 to trigger a reset on the bandwidth counter. This zeroes the fields in the bandwidth counter's internal and shadowed states.

IOHCBWCNT[0...3]x00000008 (IOHC::IOHC_BWCNT_CNTL_2)

Read-only. Reset: Fixed,400B_0040h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000008; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000008; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:24	BWCnt_Counter_Width . Read-only. Reset: Fixed,40h. Indicates the width of counter fields in the bandwidth counter.
23:16	BWCnt_ID_Width . Read-only. Reset: Fixed,0Bh. Indicates the UnitID width that can be matched in the bandwidth counter.
15:0	BWCnt_Num_Counters . Read-only. Reset: Fixed,0040h. Indicates the number of counters, or the number of simultaneous matchable UnitIDs in the bandwidth counter.

IOHCBWCNT[0...3]x0000000C (IOHC::IOHC_BWCNT_CNTL_3)

Read-only. Reset: Fixed,1000_0020h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000000C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000000C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:16	BWCnt_Counter_Start_Offset . Read-only. Reset: Fixed,1000h. Indicates the offset where match counters start from the base address of this space.
15:0	BWCnt_ID_Start_Offset . Read-only. Reset: Fixed,0020h. Indicates the offset where match UnitIDs start from the base address of this space.

IOHCBWCNT[0...3]x00000010 (IOHC::IOHC_BWCNT_TOTAL_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000010; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000010; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Total_Lo . Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter total. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00000014 (IOHC::IOHC_BWCNT_TOTAL_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000014; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000014; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Total_Hi . Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter total. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00000020 (IOHC::IOHC_BWCNT_IDS0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000020; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000020; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID1_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 1. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID1. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 1. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID0_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 0. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID0. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 0. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000024 (IOHC::IOHC_BWCNT_IDS1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000024; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000024; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID3_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 3. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID3. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 3. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID2_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 2. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID2. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 2. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000028 (IOHC::IOHC_BWCNT_IDS2)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000028; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000028; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID5_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 5. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID5. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 5. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID4_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 4. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID4. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 4. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x0000002C (IOHC::IOHC_BWCNT_IDS3)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000002C; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000002C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID7_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 7. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID7. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 7. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID6_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 6. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID6. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 6. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000030 (IOHC::IOHC_BWCNT_IDS4)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000030; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000030; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID9_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 9. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID9. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 9. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID8_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 8. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID8. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 8. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000034 (IOHC::IOHC_BWCNT_IDS5)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000034; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000034; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID11_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 11. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID11. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 11. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID10_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 10. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID10. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 10. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000038 (IOHC::IOHC_BWCNT_IDS6)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000038; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000038; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID13_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 13. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID13. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 13. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID12_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 12. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID12. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 12. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x0000003C (IOHC::IOHC_BWCNT_IDS7)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000003C; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000003C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID15_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 15. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID15. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 15. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID14_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 14. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID14. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 14. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000040 (IOHC::IOHC_BWCNT_IDS8)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000040; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000040; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID17_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 17. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID17. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 17. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID16_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 16. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID16. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 16. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000044 (IOHC::IOHC_BWCNT_IDS9)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000044; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000044; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID19_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 19. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID19. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 19. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID18_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 18. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID18. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 18. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000048 (IOHC::IOHC_BWCNT_IDS10)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000048; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000048; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID21_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 21. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID21. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 21. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID20_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 20. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID20. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 20. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x0000004C (IOHC::IOHC_BWCNT_IDS11)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000004C; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000004C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID23_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 23. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID23. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 23. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID22_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 22. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID22. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 22. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000050 (IOHC::IOHC_BWCNT_IDS12)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000050; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000050; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID25_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 25. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID25. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 25. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID24_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 24. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID24. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 24. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000054 (IOHC::IOHC_BWCNT_IDS13)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000054; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000054; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID27_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 27. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID27. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 27. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID26_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 26. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID26. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 26. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000058 (IOHC::IOHC_BWCNT_IDS14)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000058; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000058; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID29_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 29. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID29. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 29. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID28_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 28. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID28. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 28. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x0000005C (IOHC::IOHC_BWCNT_IDS15)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000005C; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000005C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID31_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 31. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID31. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 31. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID30_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 30. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID30. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 30. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000060 (IOHC::IOHC_BWCNT_IDS16)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000060; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000060; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID33_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 33. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID33. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 33. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID32_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 32. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID32. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 32. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000064 (IOHC::IOHC_BWCNT_IDS17)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000064; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000064; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID35_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 35. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID35. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 35. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID34_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 34. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID34. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 34. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000068 (IOHC::IOHC_BWCNT_IDS18)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000068; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000068; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID37_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 37. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID37. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 37. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID36_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 36. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID36. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 36. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x0000006C (IOHC::IOHC_BWCNT_IDS19)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000006C; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000006C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID39_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 39. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID39. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 39. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID38_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 38. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID38. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 38. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000070 (IOHC::IOHC_BWCNT_IDS20)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000070; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000070; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID41_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 41. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID41. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 41. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID40_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 40. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID40. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 40. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000074 (IOHC::IOHC_BWCNT_IDS21)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000074; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000074; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID43_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 43. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID43. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 43. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID42_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 42. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID42. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 42. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000078 (IOHC::IOHC_BWCNT_IDS22)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000078; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000078; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID45_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 45. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID45. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 45. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID44_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 44. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID44. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 44. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x0000007C (IOHC::IOHC_BWCNT_IDS23)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000007C; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000007C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID47_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 47. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID47. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 47. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID46_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 46. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID46. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 46. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000080 (IOHC::IOHC_BWCNT_IDS24)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000080; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000080; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID49_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 49. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID49. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 49. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID48_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 48. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID48. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 48. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000084 (IOHC::IOHC_BWCNT_IDS25)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000084; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000084; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID51_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 51. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID51. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 51. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID50_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 50. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID50. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 50. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000088 (IOHC::IOHC_BWCNT_IDS26)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000088; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000088; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID53_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 53. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID53. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 53. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID52_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 52. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID52. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 52. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x0000008C (IOHC::IOHC_BWCNT_IDS27)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000008C; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000008C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID55_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 55. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID55. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 55. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID54_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 54. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID54. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 54. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000090 (IOHC::IOHC_BWCNT_IDS28)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000090; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000090; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID57_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 57. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID57. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 57. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID56_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 56. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID56. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 56. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000094 (IOHC::IOHC_BWCNT_IDS29)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000094; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000094; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID59_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 59. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID59. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 59. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID58_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 58. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID58. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 58. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00000098 (IOHC::IOHC_BWCNT_IDS30)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00000098; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00000098; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID61_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 61. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID61. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 61. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID60_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 60. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID60. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 60. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x0000009C (IOHC::IOHC_BWCNT_IDS31)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000009C; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000009C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31	BWCnt_ID63_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 63. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
30:27	Reserved.
26:16	BWCnt_ID63. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 63. Set this to a UnitID value to match and the corresponding valid bit to 1.
15	BWCnt_ID62_Vld. Read-write. Reset: 0. Valid bit for the bandwidth counter match-by-ID target field 62. Set this to 1 if this counter should be hit, otherwise if 0, this counter is disabled.
14:11	Reserved.
10:0	BWCnt_ID62. Read-write. Reset: 000h. Bandwidth counter match-by-ID target field 62. Set this to a UnitID value to match and the corresponding valid bit to 1.

IOHCBWCNT[0...3]x00001000 (IOHC::IOHC_BWCNT_CNT0_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001000; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001000; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt0_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 0. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001004 (IOHC::IOHC_BWCNT_CNT0_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001004; IOHCBWCNT[1:0]=13[C:B]7_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001004; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt0_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 0. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001008 (IOHC::IOHC_BWCNT_CNT1_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001008; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001008; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt1_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 1. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000100C (IOHC::IOHC_BWCNT_CNT1_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000100C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000100C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt1_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 1. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001010 (IOHC::IOHC_BWCNT_CNT2_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001010; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001010; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt2_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 2. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001014 (IOHC::IOHC_BWCNT_CNT2_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001014; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001014; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt2_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 2. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001018 (IOHC::IOHC_BWCNT_CNT3_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001018; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001018; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt3_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 3. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000101C (IOHC::IOHC_BWCNT_CNT3_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000101C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000101C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt3_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 3. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001020 (IOHC::IOHC_BWCNT_CNT4_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001020; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001020; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt4_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 4. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001024 (IOHC::IOHC_BWCNT_CNT4_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001024; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001024; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt4_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 4. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001028 (IOHC::IOHC_BWCNT_CNT5_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001028; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001028; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt5_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 5. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000102C (IOHC::IOHC_BWCNT_CNT5_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000102C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000102C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt5_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 5. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001030 (IOHC::IOHC_BWCNT_CNT6_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001030; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001030; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt6_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 6. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001034 (IOHC::IOHC_BWCNT_CNT6_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001034; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001034; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt6_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 6. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001038 (IOHC::IOHC_BWCNT_CNT7_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001038; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001038; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt7_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 7. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000103C (IOHC::IOHC_BWCNT_CNT7_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000103C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000103C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt7_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 7. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001040 (IOHC::IOHC_BWCNT_CNT8_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001040; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001040; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt8_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 8. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001044 (IOHC::IOHC_BWCNT_CNT8_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001044; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001044; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt8_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 8. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001048 (IOHC::IOHC_BWCNT_CNT9_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001048; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001048; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt9_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 9. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000104C (IOHC::IOHC_BWCNT_CNT9_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000104C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000104C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt9_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 9. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001050 (IOHC::IOHC_BWCNT_CNT10_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001050; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001050; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt10_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 10. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001054 (IOHC::IOHC_BWCNT_CNT10_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001054; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001054; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt10_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 10. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001058 (IOHC::IOHC_BWCNT_CNT11_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001058; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001058; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt11_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 11. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000105C (IOHC::IOHC_BWCNT_CNT11_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000105C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000105C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt11_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 11. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001060 (IOHC::IOHC_BWCNT_CNT12_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001060; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001060; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt12_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 12. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001064 (IOHC::IOHC_BWCNT_CNT12_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001064; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001064; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt12_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 12. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001068 (IOHC::IOHC_BWCNT_CNT13_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001068; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001068; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt13_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 13. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000106C (IOHC::IOHC_BWCNT_CNT13_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000106C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000106C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt13_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 13. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001070 (IOHC::IOHC_BWCNT_CNT14_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001070; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001070; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt14_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 14. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001074 (IOHC::IOHC_BWCNT_CNT14_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001074; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001074; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt14_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 14. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001078 (IOHC::IOHC_BWCNT_CNT15_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001078; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001078; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt15_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 15. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000107C (IOHC::IOHC_BWCNT_CNT15_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000107C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000107C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt15_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 15. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001080 (IOHC::IOHC_BWCNT_CNT16_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001080; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001080; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt16_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 16. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001084 (IOHC::IOHC_BWCNT_CNT16_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001084; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001084; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt16_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 16. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001088 (IOHC::IOHC_BWCNT_CNT17_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001088; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001088; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt17_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 17. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000108C (IOHC::IOHC_BWCNT_CNT17_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000108C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000108C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt17_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 17. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001090 (IOHC::IOHC_BWCNT_CNT18_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001090; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001090; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt18_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 18. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001094 (IOHC::IOHC_BWCNT_CNT18_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001094; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001094; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt18_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 18. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001098 (IOHC::IOHC_BWCNT_CNT19_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001098; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001098; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt19_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 19. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000109C (IOHC::IOHC_BWCNT_CNT19_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000109C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000109C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt19_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 19. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010A0 (IOHC::IOHC_BWCNT_CNT20_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010A0; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010A0; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt20_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 20. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010A4 (IOHC::IOHC_BWCNT_CNT20_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010A4; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010A4; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt20_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 20. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010A8 (IOHC::IOHC_BWCNT_CNT21_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010A8; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010A8; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt21_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 21. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010AC (IOHC::IOHC_BWCNT_CNT21_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010AC; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010AC; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt21_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 21. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010B0 (IOHC::IOHC_BWCNT_CNT22_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010B0; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010B0; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt22_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 22. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010B4 (IOHC::IOHC_BWCNT_CNT22_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010B4; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010B4; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt22_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 22. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010B8 (IOHC::IOHC_BWCNT_CNT23_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010B8; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010B8; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt23_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 23. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010BC (IOHC::IOHC_BWCNT_CNT23_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010BC; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010BC; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt23_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 23. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010C0 (IOHC::IOHC_BWCNT_CNT24_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010C0; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010C0; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt24_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 24. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010C4 (IOHC::IOHC_BWCNT_CNT24_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010C4; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010C4; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt24_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 24. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010C8 (IOHC::IOHC_BWCNT_CNT25_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010C8; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010C8; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt25_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 25. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010CC (IOHC::IOHC_BWCNT_CNT25_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010CC; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010CC; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt25_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 25. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010D0 (IOHC::IOHC_BWCNT_CNT26_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010D0; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010D0; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt26_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 26. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010D4 (IOHC::IOHC_BWCNT_CNT26_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010D4; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010D4; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt26_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 26. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010D8 (IOHC::IOHC_BWCNT_CNT27_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010D8; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010D8; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt27_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 27. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010DC (IOHC::IOHC_BWCNT_CNT27_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010DC; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010DC; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt27_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 27. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010E0 (IOHC::IOHC_BWCNT_CNT28_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010E0; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010E0; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt28_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 28. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010E4 (IOHC::IOHC_BWCNT_CNT28_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010E4; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010E4; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt28_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 28. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010E8 (IOHC::IOHC_BWCNT_CNT29_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010E8; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010E8; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt29_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 29. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010EC (IOHC::IOHC_BWCNT_CNT29_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010EC; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010EC; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt29_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 29. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010F0 (IOHC::IOHC_BWCNT_CNT30_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010F0; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010F0; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt30_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 30. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010F4 (IOHC::IOHC_BWCNT_CNT30_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010F4; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010F4; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt30_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 30. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010F8 (IOHC::IOHC_BWCNT_CNT31_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010F8; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010F8; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt31_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 31. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000010FC (IOHC::IOHC_BWCNT_CNT31_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000010FC; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000010FC; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt31_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 31. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001100 (IOHC::IOHC_BWCNT_CNT32_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001100; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001100; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt32_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 32. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001104 (IOHC::IOHC_BWCNT_CNT32_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001104; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001104; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt32_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 32. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001108 (IOHC::IOHC_BWCNT_CNT33_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001108; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001108; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt33_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 33. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000110C (IOHC::IOHC_BWCNT_CNT33_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000110C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000110C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt33_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 33. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001110 (IOHC::IOHC_BWCNT_CNT34_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001110; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001110; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt34_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 34. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001114 (IOHC::IOHC_BWCNT_CNT34_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001114; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001114; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt34_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 34. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001118 (IOHC::IOHC_BWCNT_CNT35_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001118; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001118; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt35_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 35. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000111C (IOHC::IOHC_BWCNT_CNT35_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000111C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000111C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt35_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 35. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001120 (IOHC::IOHC_BWCNT_CNT36_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001120; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001120; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt36_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 36. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001124 (IOHC::IOHC_BWCNT_CNT36_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001124; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001124; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt36_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 36. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001128 (IOHC::IOHC_BWCNT_CNT37_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001128; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001128; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt37_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 37. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000112C (IOHC::IOHC_BWCNT_CNT37_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000112C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000112C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt37_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 37. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001130 (IOHC::IOHC_BWCNT_CNT38_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001130; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001130; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt38_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 38. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001134 (IOHC::IOHC_BWCNT_CNT38_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001134; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001134; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt38_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 38. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001138 (IOHC::IOHC_BWCNT_CNT39_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001138; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001138; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt39_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 39. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000113C (IOHC::IOHC_BWCNT_CNT39_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000113C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000113C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt39_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 39. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001140 (IOHC::IOHC_BWCNT_CNT40_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001140; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001140; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt40_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 40. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001144 (IOHC::IOHC_BWCNT_CNT40_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001144; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001144; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt40_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 40. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001148 (IOHC::IOHC_BWCNT_CNT41_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001148; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001148; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt41_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 41. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000114C (IOHC::IOHC_BWCNT_CNT41_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000114C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000114C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt41_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 41. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001150 (IOHC::IOHC_BWCNT_CNT42_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001150; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001150; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt42_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 42. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001154 (IOHC::IOHC_BWCNT_CNT42_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001154; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001154; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt42_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 42. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001158 (IOHC::IOHC_BWCNT_CNT43_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001158; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001158; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt43_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 43. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000115C (IOHC::IOHC_BWCNT_CNT43_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000115C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000115C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt43_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 43. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001160 (IOHC::IOHC_BWCNT_CNT44_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001160; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001160; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt44_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 44. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001164 (IOHC::IOHC_BWCNT_CNT44_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001164; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001164; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt44_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 44. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001168 (IOHC::IOHC_BWCNT_CNT45_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001168; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001168; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt45_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 45. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000116C (IOHC::IOHC_BWCNT_CNT45_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000116C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000116C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt45_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 45. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001170 (IOHC::IOHC_BWCNT_CNT46_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001170; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001170; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt46_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 46. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001174 (IOHC::IOHC_BWCNT_CNT46_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001174; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001174; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt46_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 46. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001178 (IOHC::IOHC_BWCNT_CNT47_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001178; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001178; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt47_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 47. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000117C (IOHC::IOHC_BWCNT_CNT47_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000117C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000117C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt47_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 47. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001180 (IOHC::IOHC_BWCNT_CNT48_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001180; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001180; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt48_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 48. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001184 (IOHC::IOHC_BWCNT_CNT48_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001184; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001184; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt48_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 48. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001188 (IOHC::IOHC_BWCNT_CNT49_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001188; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001188; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt49_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 49. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000118C (IOHC::IOHC_BWCNT_CNT49_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000118C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000118C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt49_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 49. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001190 (IOHC::IOHC_BWCNT_CNT50_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001190; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001190; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt50_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 50. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001194 (IOHC::IOHC_BWCNT_CNT50_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001194; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001194; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt50_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 50. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x00001198 (IOHC::IOHC_BWCNT_CNT51_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x00001198; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x00001198; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt51_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 51. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x0000119C (IOHC::IOHC_BWCNT_CNT51_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x0000119C; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x0000119C; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt51_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 51. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011A0 (IOHC::IOHC_BWCNT_CNT52_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011A0; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011A0; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt52_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 52. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011A4 (IOHC::IOHC_BWCNT_CNT52_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011A4; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011A4; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt52_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 52. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011A8 (IOHC::IOHC_BWCNT_CNT53_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011A8; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011A8; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt53_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 53. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011AC (IOHC::IOHC_BWCNT_CNT53_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011AC; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011AC; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt53_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 53. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011B0 (IOHC::IOHC_BWCNT_CNT54_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011B0; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011B0; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt54_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 54. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011B4 (IOHC::IOHC_BWCNT_CNT54_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011B4; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011B4; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt54_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 54. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011B8 (IOHC::IOHC_BWCNT_CNT55_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011B8; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011B8; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt55_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 55. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011BC (IOHC::IOHC_BWCNT_CNT55_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011BC; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011BC; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt55_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 55. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011C0 (IOHC::IOHC_BWCNT_CNT56_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011C0; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011C0; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt56_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 56. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011C4 (IOHC::IOHC_BWCNT_CNT56_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011C4; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011C4; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt56_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 56. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011C8 (IOHC::IOHC_BWCNT_CNT57_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011C8; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011C8; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt57_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 57. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011CC (IOHC::IOHC_BWCNT_CNT57_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011CC; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011CC; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt57_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 57. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011D0 (IOHC::IOHC_BWCNT_CNT58_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011D0; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011D0; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt58_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 58. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011D4 (IOHC::IOHC_BWCNT_CNT58_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011D4; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011D4; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt58_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 58. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011D8 (IOHC::IOHC_BWCNT_CNT59_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011D8; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011D8; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt59_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 59. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011DC (IOHC::IOHC_BWCNT_CNT59_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011DC; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011DC; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt59_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 59. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011E0 (IOHC::IOHC_BWCNT_CNT60_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011E0; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011E0; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt60_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 60. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011E4 (IOHC::IOHC_BWCNT_CNT60_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011E4; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011E4; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt60_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 60. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011E8 (IOHC::IOHC_BWCNT_CNT61_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011E8; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011E8; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt61_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 61. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011EC (IOHC::IOHC_BWCNT_CNT61_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011EC; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011EC; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt61_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 61. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011F0 (IOHC::IOHC_BWCNT_CNT62_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011F0; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011F0; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt62_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 62. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011F4 (IOHC::IOHC_BWCNT_CNT62_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011F4; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011F4; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt62_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 62. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011F8 (IOHC::IOHC_BWCNT_CNT63_LO)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011F8; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011F8; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt63_Lo. Read-only. Reset: 0000_0000h. Lower 32 bits of the bandwidth counter match-by-ID counter 63. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCBWCNT[0...3]x000011FC (IOHC::IOHC_BWCNT_CNT63_HI)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCBWCNT[1:0]x000011FC; IOHCBWCNT[1:0]=13[C:B]7_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCBWCNT[3:2]x000011FC; IOHCBWCNT[3:2]=13[E:D]7_0000h

Bits	Description
31:0	BWCnt_Cnt63_Hi. Read-only. Reset: 0000_0000h. Upper 32 bits of the bandwidth counter match-by-ID counter 63. This value is updated after a write to IOHC::IOHC_BWCNT_CNTL_1[BWCnt_Shadow_Trigger].

IOHCDEVIND0x00001004...IOHCDEVIND3x0000C004 (IOHC::IOHC_Bridge_CNTL)

Read-write. Reset: 0000_1000h.

IOHC Bridge control register_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub0_nbio0_aliasSMN;
IOHCDEVIND0x[0000C004,00008404,00008004,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]04; IOHCDEVIND0=13B3_0000h_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub1_nbio0_aliasSMN;
IOHCDEVIND1x[0000C004,00008404,00008004,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]04; IOHCDEVIND1=13C3_0000h_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub0_nbio1_aliasSMN;
IOHCDEVIND2x[0000C004,00008404,00008004,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]04; IOHCDEVIND2=13D3_0000h_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub1_nbio1_aliasSMN;
IOHCDEVIND3x[0000C004,00008404,00008004,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]04; IOHCDEVIND3=13E3_0000h

Bits	Description
31:24	APIC_Range. Read-write. Reset: 00h. This field sets the bits 19:12 of the bridge APIC range.
23	APIC_Enable. Read-write. Reset: 0. This field sets to enable the bridge APIC range decoding. Requests fall in the bridge APIC range if addr[39:12]={20'h00_FEC,APIC_Range[7:0]}.
22	Reserved.
21	DisableDMAP2PChain. Read-write. Reset: 0. Override ReqChain to 0 for DMA/P2P requests. Messages are not affected.
20	Reserved.
19	ForceBlockLevelPort. Read-write. Reset: 0. Override ReqBlockLevel to Port.
18	CrsEnable. Read-write. Reset: 0. This field sets to enable the hardware retry on receiving configuration request retry status.
17:13	Reserved.
12	SwitchP_En. Read-write. Reset: 1. This field sets to enable NP write to P conversion to the bridge.
11:10	IDOMode. Read-write. Reset: 0h. Description: Override IDO ordering: 00 - IDO attributes are passed from the client without modification 01 - IDO is disabled. ReqBlockLevel is downgraded from Stream to Unit 10 - IDO forced on. ReqBlockLevel is upgraded from Unit to Stream 11 - Reserved.
9	ForceRspPassPw. Read-write. Reset: 0. Force RspPassPW=1 on DMA non-posted requests.
8	NoSnoopDis. Read-write. Reset: 0. Disable non-coherent DMA requests. These are converted into their equivalent coherent form/command.
7	PassPWDis. Read-write. Reset: 0. Disable PassPW/RelaxedOrdering on DMA requests.
6	MaskUR_Enable. Read-write. Reset: 0. The field sets to enable masking a host completion UR status to Success status when return to CPU.
5:3	Reserved.
2	CfgDis. Read-write. Reset: 0. Description: This field sets to disable onboard/internal configuration access to the bridge. Non-SB bridges are not expected to set this bit.
1	BusMasterDis. Read-write. Reset: 0. Description: (Debug bit) This field sets to disable the bridge's ability to operate as a master. It overrides the Bus Master Enable bit in the bridge when this bit is set.
0	BridgeDis. Read-write. Reset: 0. Description: This field sets to hide the bridge. No accesses are allowed to go to the bridge when this bit is set.

IOHCDEVIND0x00001008...IOHCDEVIND3x0000C008 (IOHC::IOHC_Bridge_STATUS)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

Status register

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCDEVIND0x[0000C008,00008408,00008008,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]08]; IOHCDEVIND0=13B3_0000h

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCDEVIND1x[0000C008,00008408,00008008,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]08]; IOHCDEVIND1=13C3_0000h

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCDEVIND2x[0000C008,00008408,00008008,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]08]; IOHCDEVIND2=13D3_0000h

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCDEVIND3x[0000C008,00008408,00008008,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]08]; IOHCDEVIND3=13E3_0000h

Bits	Description
31:1	Reserved.
0	MaskUR_Status. Read,Write-1-to-clear. Reset: Cold,0. Indicates a host completion with UR status has been masked.

IOHCDEVIND0x0000100C...IOHCDEVIND3x0000C00C (IOHC::STEERING_CNTL)

Read-write. Reset: 0000_0000h.

Scratch register

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCDEVIND0x[0000C00C,0000840C,0000800C,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]0C];
 IOHCDEVIND0=13B3_0000h

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCDEVIND1x[0000C00C,0000840C,0000800C,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]0C];
 IOHCDEVIND1=13C3_0000h

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCDEVIND2x[0000C00C,0000840C,0000800C,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]0C];
 IOHCDEVIND2=13D3_0000h

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCDEVIND3x[0000C00C,0000840C,0000800C,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]0C]; IOHCDEVIND3=13E3_0000h

Bits	Description
31:16	Reserved.
15:8	SteeringValue. Read-write. Reset: 00h. Override value for ReqAttr when steering is forced.
7:1	Reserved.
0	ForceSteering. Read-write. Reset: 0. Force the use of SteeringValue as ReqAttr on steering-capable requests (WrSized, WrSizedFull).

IOHCDEVIND0x00001010...IOHCDEVIND3x0000C010 (IOHC::SW_LATENCY)

Read-write. Reset: 0000_0000h.

PCIe Switch Latency register.

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCDEVIND0x[0000C010,00008410,00008010,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]10]; IOHCDEVIND0=13B3_0000h

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCDEVIND1x[0000C010,00008410,00008010,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]10]; IOHCDEVIND1=13C3_0000h

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCDEVIND2x[0000C010,00008410,00008010,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]10]; IOHCDEVIND2=13D3_0000h

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCDEVIND3x[0000C010,00008410,00008010,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]10]; IOHCDEVIND3=13E3_0000h

Bits	Description
31:10	Reserved.
9:0	SwitchLatency. Read-write. Reset: 000h. Latency induced by bridge. Used to calculate conglomerated LTR value of PCIe switch. Value has granularity of 32ns.

IOHCDEVIND0x00001038...IOHCDEVIND3x0000C038 (IOHC::IOHC_Bridge_SCRATCH_0)

Read-write. Reset: 0000_0000h.

Scratch register

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub0_nbio0_aliasSMN;
IOHCDEVIND0x[0000C038,00008438,00008038,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]38]; IOHCDEVIND0=13B3_0000h_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub1_nbio0_aliasSMN;
IOHCDEVIND1x[0000C038,00008438,00008038,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]38]; IOHCDEVIND1=13C3_0000h_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub0_nbio1_aliasSMN;
IOHCDEVIND2x[0000C038,00008438,00008038,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]38]; IOHCDEVIND2=13D3_0000h_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub1_nbio1_aliasSMN;
IOHCDEVIND3x[0000C038,00008438,00008038,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]38]; IOHCDEVIND3=13E3_0000h

Bits	Description
------	-------------

31:0	SCRATCH_0. Read-write. Reset: 0000_0000h. Scratch bits.
------	--

IOHCDEVIND0x0000103C...IOHCDEVIND3x0000C03C (IOHC::IOHC_Bridge_SCRATCH_1)

Read-write. Reset: 0000_0000h.

Scratch register

_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub0_nbio0_aliasSMN;
IOHCDEVIND0x[0000C03C,0000843C,0000803C,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]3C]; IOHCDEVIND0=13B3_0000h_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub1_nbio0_aliasSMN;
IOHCDEVIND1x[0000C03C,0000843C,0000803C,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]3C]; IOHCDEVIND1=13C3_0000h_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub0_nbio1_aliasSMN;
IOHCDEVIND2x[0000C03C,0000843C,0000803C,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]3C]; IOHCDEVIND2=13D3_0000h_inst[INTSBDEVINDCFG0,NBIF1DEVINDCFG[1:0],PCIE4DEVINDCFG[3:0],PCIE1DEVINDCFG[8:0],PCIE0DEVINDCFG[8:0]]_iohub1_nbio1_aliasSMN;
IOHCDEVIND3x[0000C03C,0000843C,0000803C,0000_64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]3C]; IOHCDEVIND3=13E3_0000h

Bits	Description
------	-------------

31:0	SCRATCH_1. Read-write. Reset: 0000_0000h. Scratch bits.
------	--

IOHCFASTREG[0...3]x00000000 (IOHC::FASTREG_APERTURE)

Read-write. Reset: 0000_0000h.

FastRegs [MMIO](#) limit address

_iohub[1:0]_nbio0_aliasSMN; IOHCFASTREG[1:0]x00000000; IOHCFASTREG[1:0]=13[C:B]0_7000h

_iohub[1:0]_nbio1_aliasSMN; IOHCFASTREG[3:2]x00000000; IOHCFASTREG[3:2]=13[E:D]0_7000h

Bits	Description
------	-------------

31	FASTREG_TRAN_POSTED. Read-write. Reset: 0. Set SMN transaction to be posted type when accessing the lower 1M of the FastRegs MMIO range.
----	---

30:20	Reserved.
-------	-----------

19:16	FASTREG_NODE_ID. Read-write. Reset: 0h. SMN ApertureID extension used when accessing the lower 1M of the FastRegs MMIO range.
-------	--

15:12	Reserved.
-------	-----------

11:0	FASTREG_APERTURE_ID. Read-write. Reset: 000h. SMN ApertureID used when accessing the lower 1M of the FastRegs MMIO range.
------	--

IOHCINDCFG[0...3]x000000F0 (IOHC::IOMMU_SMN_INDEX_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCINDCFG[1:0]x000000F0; IOHCINDCFG[1:0]=13[C:B]7_D000h

_iohub[1:0]_nbio1_aliasSMN; IOHCINDCFG[3:2]x000000F0; IOHCINDCFG[3:2]=13[E:D]7_D000h

Bits	Description
------	-------------

31:0	IOMMU_SMN_INDEX_0. Read-write. Reset: 0000_0000h. Index register field for the Index/Data pair 0 to access IOMMU registers indirectly.
------	---

IOHCINDCFG[0...3]x000000F4 (IOHC::IOMMU_SMN_DATA_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCINDCFG[1:0]x000000F4; IOHCINDCFG[1:0]=13[C:B]7_D000h

_iohub[1:0]_nbio1_aliasSMN; IOHCINDCFG[3:2]x000000F4; IOHCINDCFG[3:2]=13[E:D]7_D000h

Bits	Description
31:0	IOMMU_SMN_DATA_0. Read-write. Reset: 0000_0000h. Data register field for the Index/Data pair 0 to access IOMMU registers indirectly.

IOHCINDCFG[0...3]x000000F8 (IOHC::IOMMU_SMN_INDEX_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCINDCFG[1:0]x000000F8; IOHCINDCFG[1:0]=13[C:B]7_D000h

_iohub[1:0]_nbio1_aliasSMN; IOHCINDCFG[3:2]x000000F8; IOHCINDCFG[3:2]=13[E:D]7_D000h

Bits	Description
31:0	IOMMU_SMN_INDEX_1. Read-write. Reset: 0000_0000h. Index register field for the Index/Data pair 1 to access IOMMU registers indirectly.

IOHCINDCFG[0...3]x000000FC (IOHC::IOMMU_SMN_DATA_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCINDCFG[1:0]x000000FC; IOHCINDCFG[1:0]=13[C:B]7_D000h

_iohub[1:0]_nbio1_aliasSMN; IOHCINDCFG[3:2]x000000FC; IOHCINDCFG[3:2]=13[E:D]7_D000h

Bits	Description
31:0	IOMMU_SMN_DATA_1. Read-write. Reset: 0000_0000h. Data register field for the Index/Data pair 1 to access IOMMU registers indirectly.

IOHCINDCFG[0...3]x00000100 (IOHC::IOAPIC_MIO_INDEX)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCINDCFG[1:0]x00000100; IOHCINDCFG[1:0]=13[C:B]7_D000h

_iohub[1:0]_nbio1_aliasSMN; IOHCINDCFG[3:2]x00000100; IOHCINDCFG[3:2]=13[E:D]7_D000h

Bits	Description
31:0	IOAPIC_MIO_INDEX_data. Read-write. Reset: 0000_0000h. Index register field for the Index/Data pair to access IOAPIC MMIO registers indirectly.

IOHCINDCFG[0...3]x00000110 (IOHC::IOAPIC_MIO_DATA)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCINDCFG[1:0]x00000110; IOHCINDCFG[1:0]=13[C:B]7_D000h

_iohub[1:0]_nbio1_aliasSMN; IOHCINDCFG[3:2]x00000110; IOHCINDCFG[3:2]=13[E:D]7_D000h

Bits	Description
31:0	IOAPIC_MIO_DATA. Read-write. Reset: 0000_0000h. Data register field for the Index/Data pair to access IOAPIC MMIO registers indirectly.

IOHCMISC[0...3]x00000000 (IOHC::NB_CNTL)

Read-write. Reset: 0000_0000h.

Northbridge Control Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000000; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000000; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:8	Reserved.
7	HWINIT_WR_LOCK. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: Lock HWInit registers. This bit prevents updates to the IOHC shadow copies of the BIF core configuration registers locked by C_PCIEIND:0x1010010[0].
6:0	Reserved.

IOHCMISC[0...3]x00000014 (IOHC::NB_REVID)

Read-only.

GNB Revision ID.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000014; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000014; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:10	Reserved.
9:0	REVISION_ID . Read-only. FUSE controlled (NB_REV_ID) read-only revision ID.

IOHCMISC[0...3]x0000001C (IOHC::IOHC_STATUS)

Read-only.

internal iohc status register.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x0000001C; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x0000001C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:2	Reserved.
1	IOHC_NBIO_lclk_ctrl . Read-only. LCLK deep sleep control bit.
0	iohc_total_idle . Read-only. status bit is asserted when iohc is disconnected to all surrounding interface, only excluding RSMU slave register interface.

IOHCMISC[0...3]x00000020 (IOHC::IOHC_REFCLK_MODE)

Read-write. Reset: 0000_0002h.

[REFCLK](#) frequency mode[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000020; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000020; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:3	Reserved.
2	MODE_27MHZ . Read-write. Reset: 0. Init: BIOS,0. REFCLK is running at 27 MHZ
1	MODE_25MHZ . Read-write. Reset: 1. Init: BIOS,0. REFCLK is running at 25 MHZ
0	MODE_100MHZ . Read-write. Reset: 0. Init: BIOS,1. REFCLK is running at 100 MHZ

IOHCMISC[0...3]x00000024 (IOHC::NBIO_LCLK_DS_MASK)

Read-write. Reset: 0000_0000h.

NBIO LCLK deep sleep mask.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000024; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000024; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	LCLK_DS_MASK . Read-write. Reset: 0000_0000h. Description: 1. NBIO_LCLK_DS_MASK[x] is set to 1, DS sleep status will be passed by; 2. NBIO_LCLK_DS_MASK[x] is set to 0, using real input deep sleep status. Please note that the left side of / is represent iohub0, the right represent iohub1. [0]->SST_NBIO/reserved; [1]->SST_FCH/reserved; [2]->PCIE0/PCIE2; [3]->PCIE1/PCIE3; [4]->NBIF0/1; [5]->reserved/NBIF1; [6]->NBIF2/reserved; [7]->NTB/NTB; [8]->PCIE2/reserved; [9]->L2IMU/L2IMU; [10]->IOHC/IOHC; [11]->SDPMUX/reserved; [12]->IOAGR/IOAGR; [13]->IOAPIC/IOAPIC; [14]->L1IOAGR/L1IOAGR; [15]->L1PCIE0/L1PCIE2; [16]->L1PCIE1/L1PCIE3; [17]->reserved/reserved 3. NBIO_LCLK_DS_MASK[31:18] are reserved

IOHCMISC[0...3]x00000028 (IOHC::IOHC_PCIE_CRIS_Count)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000028; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000028; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:28	Reserved.
27:16	CrsLimitCount. Read-write. Reset: 000h. Description: Sets the length of time which IOHC can issue retries for the same configuration cycle. Values are specified in ~1.6ms(1638400ns) granularity.
15:0	CrsDelayCount. Read-write. Reset: 0000h. Init: BIOS,0006h. Description: Sets the length of time which IOHC waits between resending the configuration cycle. Values are specified in 1.6us (1600ns) granularity.

IOHCMISC[0...3]x00000030 (IOHC::IOHC_P2P_CNTL)

Read-write. Reset: 0000_0000h.

IOHC Bridge Control.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000030; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000030; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:12	Reserved.
11	DLDownResetEn. Read-write. Reset: 0. Description: Reset on DLDown. 1=DLDown reset all IOHC PCIE/NBIF shadowed configuration registers.
10:0	Reserved.

IOHCMISC[0...3]x00000034 (IOHC::CFG_IOHC_PCI)

IOHC PCI Configuration.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000034; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000034; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31	IOMMU_DIS. Read-only. FUSE controlled IOMMU Disable readback.
30:1	Reserved.
0	CFG_IOHC_PCI_Dev0Fn2RegEn. Read-write. Reset: 1. Enables configuration accesses to Dev0 Fun2 (Used by IOMMU).

IOHCMISC[0...3]x00000044 (IOHC::NB_BUS_NUM_CNTL)

Read-write. Reset: 0000_0000h.

GNB Bus Number Control.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000044; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000044; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:24	Reserved.
23:16	NB_SEGMENT. Read-write. Reset: 00h. Specifies the number of the NBIO segment in a multi-segmented system.
15:9	Reserved.
8	NB_BUS_LAT_Mode. Read-write. Reset: 0. Description: NBIO bus number is specified by NB_BUS_NUM. 0 = Local bus number of NBIO is capture from any type 0 configuration request. 1= Use the NB_BUS_NUM to decode for configuration cycles targeting the NBIO bus.
7:0	NB_BUS_NUM. Read-write. Reset: 00h. Specifies the number of the NBIO local bus when NB_BUS_LAT_mode is set.

IOHCMISC[0...3]x00000058 (IOHC::IOHC_AER_CNTL)

Read-write. Reset: 0000_0000h.

IOHC Advanced Error Reporting Control.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000058; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000058; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:2	Reserved.
1	CFG_IOHC_AER_COMPLIANCE_EN . Read-write. Reset: 0. When AER is enabled, log all errors in AER. This may result in double-logging of some error types. When set, responses from SDF to PCIE/NBIF have the AERlog bit set.
0	Reserved.

IOHCMISC[0...3]x0000005C (IOHC::NB_MMIOBASE)

Read-write. Reset: 0000_0000h.

Memory Mapped IO Base Address.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000005C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000005C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	MMIOBASE . Read-write. Reset: 0000_0000h. Memory mapped IO base address [47:16].

IOHCMISC[0...3]x00000060 (IOHC::NB_MMIOLIMIT)

Read-write. Reset: 0000_0000h.

Memory Mapped IO Limit Address.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000060; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000060; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	MMIOLIMIT . Read-write. Reset: 0000_0000h. Memory mapped IO limit address [47:16].

IOHCMISC[0...3]x00000064 (IOHC::NB_LOWER_TOP_OF_DRAM2)

Read-write. Reset: 0000_0000h.

Top of Memory 2 Low.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000064; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000064; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:23	LOWER_TOM2 . Read-write. Reset: 000h. TOM2 [31:23] - This field specifies the maximum system address for upstream read and write transactions that are forwarded to the host bridge (from the GNB to the CNB). All addresses less than this system address are forwarded to DRAM and are not checked to determine if the transaction is a peer-to-peer transaction. All upstream reads with addresses greater than this system address are master aborted.
22:1	Reserved.
0	ENABLE . Read-write. Reset: 0. TOM2 enabled.

IOHCMISC[0...3]x00000068 (IOHC::NB_UPPER_TOP_OF_DRAM2)

Read-write. Reset: 0000_0000h.

Top of Memory 2 High.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000068; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000068; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:9	Reserved.
8:0	UPPER_TOM2 . Read-write. Reset: 000h. TOM2 [40:32]. See IOHC::NB_LOWER_TOP_OF_DRAM2.

IOHCMISC[0...3]x0000006C (IOHC::NB_LOWER_DRAM2_BASE)

Read-write. Reset: 0000_0000h.

Memory 2 Base Low

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000006C; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000006C; IOHCMISC[3:2]=13[E:D]1_0000h`

Bits	Description
31:23	LOWER_DRAM2_BASE. Read-write. Reset: 000h. 4GB) for upstream read and write transactions that are forwarded to the host bridge (from the GNB to the CNB). All addresses less than this system address are forwarded to DRAM and are not checked to determine if the transaction is a peer-to-peer transaction. All upstream reads with addresses greater than this system address are master aborted.
22:0	Reserved.

IOHCMISC[0...3]x00000070 (IOHC::NB_UPPER_DRAM2_BASE)

Read-write. Reset: 0000_0001h.

Memory 2 Base High

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000070; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000070; IOHCMISC[3:2]=13[E:D]1_0000h`

Bits	Description
31:9	Reserved.
8:0	UPPER_DRAM2_BASE. Read-write. Reset: 001h. 4GB for upstream read and write transactions that are forwarded to the host bridge (from the GNB to the CNB). All addresses less than this system address are forwarded to DRAM and are not checked to determine if the transaction is a peer-to-peer transaction. All upstream reads with addresses greater than this system address are master aborted.

IOHCMISC[0...3]x0000007C (IOHC::SB_LOCATION)

Read-write. Reset: Cold,0004_0001h.

South Bridge Location Register. Register set 0 indicates the GNB is secondary and there is no SB/[FCH](#) connected.`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000007C; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000007C; IOHCMISC[3:2]=13[E:D]1_0000h`

Bits	Description
31:16	SBlocated_Core. Read-write. Reset: Cold,0004h. Description: SB/ FCH Core Location. One hot encoding register: 0x1 - FCH resides under PCIE/NBIF/iFCH core0 0x2 - FCH resides under PCIE/NBIF/iFCH core1 0x4 - FCH resides under PCIE/NBIF/iFCH core2 0x8 - FCH resides under PCIE/NBIF/iFCH core3 etc...
15:0	SBlocated_Port. Read-write. Reset: Cold,0001h. Description: SB/ FCH Port Location. One hot encoding register: 0x1 - FCH located on port0 of SBlocated_Core 0x2 - FCH located on port1 of SBlocated_Core 0x4 - FCH located on port2 of SBlocated_Core 0x8 - FCH located on port3 of SBlocated_Core etc...

IOHCMISC[0...3]x00000080 (IOHC::SW_US_LOCATION)

Read-write. Reset: Cold,0001_0001h.

Switch Upstream Location Register. Register set 0 indicates there is no SWUS connected.

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000080; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000080; IOHCMISC[3:2]=13[E:D]1_0000h`

Bits	Description
31:16	SW_USlocated_Core. Read-write. Reset: Cold,0001h. Description: <RWS> SW_US Core Location. One hot encoding register: 0x1 - SW_US resides under PCIE/NBIF/iFCH core0 0x2 - SW_US resides under PCIE/NBIF/iFCH core1 0x4 - SW_US resides under PCIE/NBIF/iFCH core2 0x8 - SW_US resides under PCIE/NBIF/iFCH core3 etc...
15:0	SW_USlocated_Port. Read-write. Reset: Cold,0001h. Description: <RWS> SW_US Port Location. One hot encoding register: 0x1 - SW_US located on port0 of SW_USlocated_Core 0x2 - SW_US located on port1 of SW_USlocated_Core 0x4 - SW_US located on port2 of SW_USlocated_Core 0x8 - SW_US located on port3 of SW_USlocated_Core etc...

IOHCMISC[0...3]x00000088 (IOHC::IOHC_GLUE.CG_LCLK_CTRL_0)

Read-write. Reset: FFC0_0100h.

IHOC LCLK Clock Gating Control 0.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000088; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000088; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31	SOFT_OVERRIDE_CLK0. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_SDF_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
30	SOFT_OVERRIDE_CLK1. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_SDF_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
29	SOFT_OVERRIDE_CLK2. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_NCM_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
28	SOFT_OVERRIDE_CLK3. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_PCIE0_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
27	SOFT_OVERRIDE_CLK4. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_PCIE0_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
26	SOFT_OVERRIDE_CLK5. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_PCIE1_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
25	SOFT_OVERRIDE_CLK6. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_PCIE1_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
24	SOFT_OVERRIDE_CLK7. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_IOAGR_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
23	SOFT_OVERRIDE_CLK8. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_IOAGR_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
22	SOFT_OVERRIDE_CLK9. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_L2_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
21:12	Reserved.
11:4	CG_OFF_HYSTERESIS. Read-write. Reset: 10h. Hysteresis for local clock gating to filter out small turn off changes.
3:0	Reserved.

IOHCMISC[0...3]x0000008C (IOHC::IOHC_GLUE_CG_LCLK_CTRL_1)

Read-write. Reset: FFC0_0000h.

IHOC LCLK Clock Gating Control 1.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000008C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000008C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31	SOFT_OVERRIDE_CLK0. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_L2_CompRsp 0 - Enable Clock Gating. 1 - Disable Clock Gating.
30	SOFT_OVERRIDE_CLK1. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_S2P_int_OrigReq. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
29	SOFT_OVERRIDE_CLK2. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_S2P_int_CompRsp. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
28	SOFT_OVERRIDE_CLK3. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for IOHCI2P_INT 0 - Enable Clock Gating. 1 - Disable Clock Gating.
27	SOFT_OVERRIDE_CLK4. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_SeqArb_Req. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
26	SOFT_OVERRIDE_CLK5. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_SeqArb_Rsp. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
25	SOFT_OVERRIDE_CLK6. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_Credit 0 - Enable Clock Gating. 1 - Disable Clock Gating.
24	SOFT_OVERRIDE_CLK7. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for IOHC_CfgSlv. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
23	SOFT_OVERRIDE_CLK8. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for IOHC_RAS. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
22	SOFT_OVERRIDE_CLK9. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for IOHC_Perf. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
21:0	Reserved.

IOHCMISC[0...3]x00000090 (IOHC::IOHC_GLUE_CG_LCLK_CTRL_2)

Read-write. Reset: FFC0_0000h.

IHOC LCLK Clock Gating Control 2.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000090; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000090; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31	SOFT_OVERRIDE_CLK0. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for IOHC_SION_Perf 0 - Enable Clock Gating. 1 - Disable Clock Gating.
30	SOFT_OVERRIDE_CLK1. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
29	SOFT_OVERRIDE_CLK2. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
28	SOFT_OVERRIDE_CLK3. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
27	SOFT_OVERRIDE_CLK4. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
26	SOFT_OVERRIDE_CLK5. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
25	SOFT_OVERRIDE_CLK6. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
24	SOFT_OVERRIDE_CLK7. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
23	SOFT_OVERRIDE_CLK8. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
22	SOFT_OVERRIDE_CLK9. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
21:0	Reserved.

IOHCMISC[0...3]x00000094 (IOHC::IOHC_PERF_CNTL)

Read-write.

IOHC Performance Counter Control.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000094; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000094; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:24	EVENT3_SEL. Read-write. Counter 3 event select.
23:16	EVENT2_SEL. Read-write. Counter 2 event select.
15:8	EVENT1_SEL. Read-write. Counter 1 event select.
7:0	EVENT0_SEL. Read-write. Counter 0 event select.

IOHCMISC[0...3]x00000098 (IOHC::IOHC_PERF_COUNT0)

Read-only, Volatile.

IOHC Performance Counter 0.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000098; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000098; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	COUNTER0. Read-only, Volatile. Read back value of Counter 0 bit 31:0.

IOHCMISC[0...3]x0000009C (IOHC::IOHC_PERF_COUNT0_UPPER)

Read-only, Volatile.

IOHC Performance Counter 0.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000009C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000009C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:24	Reserved.
23:0	COUNTER0_UPPER. Read-only, Volatile. Read back value of Counter 0 bit 55:32.

IOHCMISC[0...3]x000000A0 (IOHC::IOHC_PERF_COUNT1)

Read-only, Volatile.

IOHC Performance Counter 1.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000000A0; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000000A0; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	COUNTER1. Read-only, Volatile. Read back value of Counter 1 bit 31:0.

IOHCMISC[0...3]x000000A4 (IOHC::IOHC_PERF_COUNT1_UPPER)

Read-only, Volatile.

IOHC Performance Counter 1.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000000A4; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000000A4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:24	Reserved.
23:0	COUNTER1_UPPER. Read-only, Volatile. Read back value of Counter 1 bit 55:32.

IOHCMISC[0...3]x000000A8 (IOHC::IOHC_PERF_COUNT2)

Read-only, Volatile.

IOHC Performance Counter 2.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000000A8; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000000A8; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	COUNTER2. Read-only, Volatile. Read back value of Counter 2 bit 31:0.

IOHCMISC[0...3]x000000AC (IOHC::IOHC_PERF_COUNT2_UPPER)

Read-only, Volatile.

IOHC Performance Counter 2.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000000AC; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000000AC; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

31:24 Reserved.

23:0 **COUNTER2_UPPER**. Read-only, Volatile. Read back value of Counter 2 bit 55:32.**IOHCMISC[0...3]x000000B0 (IOHC::IOHC_PERF_COUNT3)**

Read-only, Volatile.

IOHC Performance Counter 3.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000000B0; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000000B0; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description31:0 **COUNTER3**. Read-only, Volatile. Read back value of Counter 3 bit 33:0.**IOHCMISC[0...3]x000000B4 (IOHC::IOHC_PERF_COUNT3_UPPER)**

Read-only, Volatile.

IOHC Performance Counter 3.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000000B4; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000000B4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

31:24 Reserved.

23:0 **COUNTER3_UPPER**. Read-only, Volatile. Read back value of Counter 3 bit 55:32.

IOHCMISC0x000000B8...IOHCMISC3x00000394 (IOHC::NB_PROG_DEVICE_REMAP)

Read-write.

Software Device Remapping Register.

_iohub0_n[23:0]_nbio0_aliasSMN;
 IOHCMISC0x[0000_03[94,90,8C,88],0000_0[104,100,0FC,0F8,0F4,0F0,0EC,0E8,0E4,0E0,0DC,0D8,0D4,0D0,0CC,0C8,0C4,0C0,0BC,0B8]];
 IOHCMISC0=13B1_0000h

_iohub1_n[23:0]_nbio0_aliasSMN;
 IOHCMISC1x[0000_03[94,90,8C,88],0000_0[104,100,0FC,0F8,0F4,0F0,0EC,0E8,0E4,0E0,0DC,0D8,0D4,0D0,0CC,0C8,0C4,0C0,0BC,0B8]];
 IOHCMISC1=13C1_0000h

_iohub0_n[23:0]_nbio1_aliasSMN;
 IOHCMISC2x[0000_03[94,90,8C,88],0000_0[104,100,0FC,0F8,0F4,0F0,0EC,0E8,0E4,0E0,0DC,0D8,0D4,0D0,0CC,0C8,0C4,0C0,0BC,0B8]];
 IOHCMISC2=13D1_0000h

_iohub1_n[23:0]_nbio1_aliasSMN;
 IOHCMISC3x[0000_03[94,90,8C,88],0000_0[104,100,0FC,0F8,0F4,0F0,0EC,0E8,0E4,0E0,0DC,0D8,0D4,0D0,0CC,0C8,0C4,0C0,0BC,0B8]];
 IOHCMISC3=13E1_0000h

Bits Description**31:8** Reserved.

7:0 **DevFnMap.** Read-write. Maps the corresponding logical bridge to a specific DevNum and FnNum. PBr_DevFnMap[7:3] corresponds to the DevNum. PBr_DevFnMap[2:0] corresponds to the FnNum.

Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 09h
 Reset: _iohub0_n1_nbio[1:0]_aliasSMN: 0Ah
 Reset: _iohub0_n2_nbio[1:0]_aliasSMN: 0Bh
 Reset: _iohub0_n3_nbio[1:0]_aliasSMN: 0Ch
 Reset: _iohub0_n4_nbio[1:0]_aliasSMN: 0Dh
 Reset: _iohub0_n5_nbio[1:0]_aliasSMN: 0Eh
 Reset: _iohub0_n6_nbio[1:0]_aliasSMN: 0Fh
 Reset: _iohub0_n7_nbio[1:0]_aliasSMN: 11h
 Reset: _iohub0_n8_nbio[1:0]_aliasSMN: 12h
 Reset: _iohub0_n9_nbio[1:0]_aliasSMN: 19h
 Reset: _iohub0_n10_nbio[1:0]_aliasSMN: 1Ah
 Reset: _iohub0_n11_nbio[1:0]_aliasSMN: 1Bh
 Reset: _iohub0_n12_nbio[1:0]_aliasSMN: 1Ch
 Reset: _iohub0_n13_nbio[1:0]_aliasSMN: 1Dh
 Reset: _iohub0_n14_nbio[1:0]_aliasSMN: 1Eh
 Reset: _iohub0_n15_nbio[1:0]_aliasSMN: 1Fh
 Reset: _iohub0_n16_nbio[1:0]_aliasSMN: 21h
 Reset: _iohub0_n17_nbio[1:0]_aliasSMN: 22h
 Reset: _iohub0_n18_nbio[1:0]_aliasSMN: 29h
 Reset: _iohub0_n19_nbio[1:0]_aliasSMN: 2Ah
 Reset: _iohub0_n20_nbio[1:0]_aliasSMN: 2Bh
 Reset: _iohub0_n21_nbio[1:0]_aliasSMN: 2Ch
 Reset: _iohub0_n22_nbio[1:0]_aliasSMN: 39h
 Reset: _iohub0_n23_nbio[1:0]_aliasSMN: 3Ah
 Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 09h
 Reset: _iohub1_n1_nbio[1:0]_aliasSMN: 0Ah
 Reset: _iohub1_n2_nbio[1:0]_aliasSMN: 0Bh
 Reset: _iohub1_n3_nbio[1:0]_aliasSMN: 0Ch
 Reset: _iohub1_n4_nbio[1:0]_aliasSMN: 0Dh
 Reset: _iohub1_n5_nbio[1:0]_aliasSMN: 0Eh
 Reset: _iohub1_n6_nbio[1:0]_aliasSMN: 0Fh
 Reset: _iohub1_n7_nbio[1:0]_aliasSMN: 11h
 Reset: _iohub1_n8_nbio[1:0]_aliasSMN: 12h
 Reset: _iohub1_n9_nbio[1:0]_aliasSMN: 19h
 Reset: _iohub1_n10_nbio[1:0]_aliasSMN: 1Ah
 Reset: _iohub1_n11_nbio[1:0]_aliasSMN: 1Bh
 Reset: _iohub1_n12_nbio[1:0]_aliasSMN: 1Ch
 Reset: _iohub1_n13_nbio[1:0]_aliasSMN: 1Dh
 Reset: _iohub1_n14_nbio[1:0]_aliasSMN: 1Eh
 Reset: _iohub1_n15_nbio[1:0]_aliasSMN: 1Fh
 Reset: _iohub1_n16_nbio[1:0]_aliasSMN: 21h
 Reset: _iohub1_n17_nbio[1:0]_aliasSMN: 22h
 Reset: _iohub1_n18_nbio[1:0]_aliasSMN: 29h
 Reset: _iohub1_n19_nbio[1:0]_aliasSMN: 2Ah

Reset: _iohub1_n20_nbio[1:0]_aliasSMN: 2Bh
Reset: _iohub1_n21_nbio[1:0]_aliasSMN: 2Ch
Reset: _iohub1_n22_nbio[1:0]_aliasSMN: 39h
Reset: _iohub1_n23_nbio[1:0]_aliasSMN: 3Ah

IOHCMISC[0...3]x00000108 (IOHC::SW_NMI_CNTL)

Read-write. Reset: 0000_0000h.

Software Requesting NMI interrupt register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000108; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000108; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	SW_NMI_Status. Read-write. Reset: 0000_0000h. Description: Software NMI Status. Software uses these bits to indicate the reasoning for issuing NMI. Writing 1 to bit[x] inverts the value of bit[x].

IOHCMISC[0...3]x0000010C (IOHC::SW_SMI_CNTL)

Read-write. Reset: 0000_0000h.

Software Requesting [SMI](#) interrupt register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000010C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000010C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	SW_SMI_Status. Read-write. Reset: 0000_0000h. Description: Software SMI Status. Software uses these bits to indicate the reasoning for issuing SMI. Writing 1 to bit[x] inverts the value of bit[x].

IOHCMISC[0...3]x00000110 (IOHC::SW_SCI_CNTL)

Read-write. Reset: 0000_0000h.

Software Requesting SCI interrupt register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000110; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000110; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	SW_SCI_Status. Read-write. Reset: 0000_0000h. Description: Software SCI Status. Software uses these bits to indicate the reasoning for issuing SCI. Writing 1 to bit[x] inverts the value of bit[x].

IOHCMISC[0...3]x00000114 (IOHC::APML_SW_STATUS)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

[APML](#) TRIGGER Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000114; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000114; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:1	Reserved.
0	APML_NMI_STATUS. Read,Write-1-to-clear. Reset: Cold,0. status indicates NMI is generated from APML .

IOHCMISC[0...3]x00000118 (IOHC::IOHC_FEATURE_CNTL)

Read-write. Reset: 0000_0003h.

Control bits for misc IOHC features.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000118; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000118; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:23	Reserved.
22	IOHC_ARI_SUPPORTED. Read-write. Reset: 0. Enables the per-port ARI_EN signals from the IOHC shadow registers. This is used for decoding external configuration requests to the bridges.
21:3	Reserved.
2:1	P2P_mode. Read-write. Reset: 1h. Description: Peer to peer mode: 00 - Mode 0 : DMA writes not matching a valid P2P range are dropped (Legacy operation) 01 - Mode 1 : DMA writes not matching a valid P2P range are forwarded to the DF 10 - Mode 2 : all DMA writes are forwarded to the DF 11 - Mode 3: Disable P2P
0	HpPmpme_DevID_En. Read-write. Reset: 1. Indicate message-generating bridge VDM ID in the ReqID bit[7:4] of the HP or PMPME message to the SB.

IOHCMISC[0...3]x00000120 (IOHC::IOHC_INTERRUPT_EOI)

Write-only. Reset: 0000_0000h.

End of Interrupt Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000120; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000120; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:3	Reserved.
2	NMI_EOI. Write-only. Reset: 0. Indicate interrupt handler exited the NMI interrupt routine.
1	SCI_EOI. Write-only. Reset: 0. Indicate interrupt handler exited the SCI interrupt routine.
0	SMI_EOI. Write-only. Reset: 0. Indicate interrupt handler exited the SMI interrupt routine.

IOHCMISC[0...3]x00000124 (IOHC::SW_SYNCFLOOD_CNTL)

Read-write. Reset: 0000_0000h.

SW trigger SYNCFLOOD.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000124; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000124; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:2	Reserved.
1	SW_SYNCFLOOD_APLM. Read-write. Reset: 0. This register is not intended to be used by CPU SW. It is provisioned for PSP or SMU to trigger Syncflood on the SDP interfaces. For example, this allows an interface to be created where an APML command processed by SMU triggers a syncflood. When this register is written, status is set in SyncfloodFromAPML.
0	SW_SYNCFLOOD_PRIVATE. Read-write. Reset: 0. This register is not intended to be used by CPU SW. It is provisioned for PSP or SMU to trigger Syncflood on the SDP interfaces. For example, this allows an interface to be created where an APML command processed by SMU triggers a syncflood. When this register is written, no status is set in the RAS registers. The reason for triggering the syncflood may be manually stored in a FW-defined location.

IOHCMISC[0...3]x00000128 (IOHC::IOHC_PIN_CNTL)

Read-write. Reset: 0000_0000h.

IOHC Pin control register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000128; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000128; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:1	Reserved.
0	NMI_SYNCFLOOD_PIN_MODE. Read-write. Reset: 0. Description: Select the mode of the NMI_Syncflood Combo Pin. 0 - Pin as SYNCFLOOD_L. 1 - Pin as NMI#.

IOHCMISC[0...3]x0000012C (IOHC::IOHC_INTR_CNTL)

Read-write. Reset: 0000_FF00h.

IOHC Interrupt Control Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000012C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000012C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	Reserved.
15:8	NMI_DEST_ctrl. Read-write. Reset: FFh. Program the destination field for all NMI interrupts generated by IOHC.
7:0	Reserved.

IOHCMISC[0...3]x00000130 (IOHC::IOHC_FEATURE_CNTL2)

Reset: Cold,0000_0000h.

Control bits for misc IOHC features.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000130; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000130; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:19	Reserved.
18	NP_DMA_DROPPED. Read,Write-1-to-clear. Reset: Cold,0. Description: DMA non-posted request dropped status. Set when a non-posted DMA is dropped in IOHC.
17	P_DMA_DROPPED. Read,Write-1-to-clear. Reset: Cold,0. Description: DMA posted request dropped status. Set when a posted DMA is dropped inside IOHC.
16	CrsStatus. Read,Write-1-to-clear. Reset: Cold,0. Status indicating a Configuration Retry Status is detected.
15:2	Reserved.
1	SErr_status. Read-only. Reset: Cold,0. Indicates IOHUB generated a system error.
0	NMI_status. Read,Write-1-to-clear. Reset: Cold,0. Indicates an NMI interrupt has been sent to SDF.

IOHCMISC[0...3]x00000138 (IOHC::NB_TOP_OF_DRAM3)

Read-write. Reset: 0000_0000h.

Top of Memory 3.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000138; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000138; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31	TOM3_ENABLE . Read-write. Reset: 0. Enable TOM3 for memory space decoding.
30	Reserved.
29:0	TOM3_LIMIT . Read-write. Reset: 0000_0000h. Description: TOM3 defines the top of physical memory between 40-bit and 52-bit space inclusive. The register contains bit 51:22. Lower address bits are implicitly set to 1.

IOHCMISC[0...3]x00000148 (IOHC::CAM_CONTROL)

Read-write. Reset: 0000_0000h.

Control for Configuration Access Monitor (CAM).

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000148; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000148; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:12	Reserved.
11:8	CrossTrigger . Read-write. Reset: 0h. Specifies which CrossTrigger bit(s) to use to notify the DFD block of any CAM detected requests. More than one bit may be set.
7	Reserved.
6:4	VC . Read-write. Reset: 0h. Virtual-Channel (VC) of access. Valid values are 0x0 (NP) and 0x1 (P)
3	DataMatchEn . Read-write. Reset: 0. Enable/disable data matching (for writes only)
2	AccessType . Read-write. Reset: 0. Type of access. 0 direct, 1 indirect.
1	Op . Read-write. Reset: 0. Operation of target Access. 0 read, 1 write.
0	CAM_En . Read-write. Reset: 0. Enable/disable CAM feature.

IOHCMISC[0...3]x0000014C (IOHC::CAM_TARGET_INDEX_ADDR_BOTTOM)

Read-write. Reset: 0000_0000h.

BOTTOM 32 bits of Target access index address.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x0000014C; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x0000014C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	IndexAddrBottom . Read-write. Reset: 0000_0000h. Bits [31:0] of the target access index address in HT ExtCfg/IO/ MMIO format.

IOHCMISC[0...3]x00000150 (IOHC::CAM_TARGET_INDEX_ADDR_TOP)

Read-write. Reset: 0000_0000h.

TOP 32 bits of Target access index address.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000150; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000150; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	IndexAddrTop . Read-write. Reset: 0000_0000h. Bits [63:32] of the target access index address in HT ExtCfg/IO/ MMIO format.

IOHCMISC[0...3]x00000154 (IOHC::CAM_TARGET_INDEX_DATA)

Read-write. Reset: 0000_0000h.

Target access index data value.

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000154; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000154; IOHCMISC[3:2]=13[E:D]1_0000h`**Bits Description**31:0 **IndexData**. Read-write. Reset: 0000_0000h. Target access index data value.**IOHCMISC[0...3]x00000158 (IOHC::CAM_TARGET_INDEX_DATA_MASK)**

Read-write. Reset: 0000_0000h.

Mask for target access index data.

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000158; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000158; IOHCMISC[3:2]=13[E:D]1_0000h`**Bits Description**31:0 **IndexDataMask**. Read-write. Reset: 0000_0000h. Mask for target access index data. When a bit is set to 1, the corresponding bit of the index data is valid.**IOHCMISC[0...3]x0000015C (IOHC::CAM_TARGET_DATA_ADDR_BOTTOM)**

Read-write. Reset: 0000_0000h.

BOTTOM 32 bits of Target access data address.

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000015C; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000015C; IOHCMISC[3:2]=13[E:D]1_0000h`**Bits Description**31:0 **DataAddrBottom**. Read-write. Reset: 0000_0000h. Bits [31:0] of the target access data address in HT ExtCfg/IO/[MMIO](#) format.**IOHCMISC[0...3]x00000164 (IOHC::CAM_TARGET_DATA_ADDR_TOP)**

Read-write. Reset: 0000_0000h.

TOP 32 bits of Target access data address.

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000164; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000164; IOHCMISC[3:2]=13[E:D]1_0000h`**Bits Description**31:0 **DataAddrTop**. Read-write. Reset: 0000_0000h. Bits [63:32] of the target access data address in HT ExtCfg/IO/[MMIO](#) format.**IOHCMISC[0...3]x00000168 (IOHC::CAM_TARGET_DATA)**

Read-write. Reset: 0000_0000h.

Target access data value.

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000168; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000168; IOHCMISC[3:2]=13[E:D]1_0000h`**Bits Description**31:0 **Data**. Read-write. Reset: 0000_0000h. Target access data value.**IOHCMISC[0...3]x0000016C (IOHC::CAM_TARGET_DATA_MASK)**

Read-write. Reset: 0000_0000h.

Mask for target access data.

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000016C; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000016C; IOHCMISC[3:2]=13[E:D]1_0000h`**Bits Description**31:0 **DataMask**. Read-write. Reset: 0000_0000h. Mask for target access data. When a bit is set to 1, the corresponding bit of the data is valid.

IOHCMISC[0...3]x00000180 (IOHC::P_DMA_DROPPED_LOG_LOWER)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

Log of dropped P DMA request.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000180; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000180; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31	P_DMA_DROPPED_LOG_LOWER_31. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
30	P_DMA_DROPPED_LOG_LOWER_30. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
29	P_DMA_DROPPED_LOG_LOWER_29. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
28	P_DMA_DROPPED_LOG_LOWER_28. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
27	P_DMA_DROPPED_LOG_LOWER_27. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
26	P_DMA_DROPPED_LOG_LOWER_26. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
25	P_DMA_DROPPED_LOG_LOWER_25. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
24	P_DMA_DROPPED_LOG_LOWER_24. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
23	P_DMA_DROPPED_LOG_LOWER_23. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
22	P_DMA_DROPPED_LOG_LOWER_22. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
21	P_DMA_DROPPED_LOG_LOWER_21. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
20	P_DMA_DROPPED_LOG_LOWER_20. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
19	P_DMA_DROPPED_LOG_LOWER_19. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
18	P_DMA_DROPPED_LOG_LOWER_18. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
17	P_DMA_DROPPED_LOG_LOWER_17. Read,Write-1-to-clear. Reset: Cold,0.

	Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
16	P_DMA_DROPPED_LOG_LOWER_16. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
15	P_DMA_DROPPED_LOG_LOWER_15. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
14	P_DMA_DROPPED_LOG_LOWER_14. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
13	P_DMA_DROPPED_LOG_LOWER_13. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
12	P_DMA_DROPPED_LOG_LOWER_12. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
11	P_DMA_DROPPED_LOG_LOWER_11. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
10	P_DMA_DROPPED_LOG_LOWER_10. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
9	P_DMA_DROPPED_LOG_LOWER_9. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
8	P_DMA_DROPPED_LOG_LOWER_8. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
7	P_DMA_DROPPED_LOG_LOWER_7. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
6	P_DMA_DROPPED_LOG_LOWER_6. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
5	P_DMA_DROPPED_LOG_LOWER_5. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
4	P_DMA_DROPPED_LOG_LOWER_4. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
3	P_DMA_DROPPED_LOG_LOWER_3. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
2	P_DMA_DROPPED_LOG_LOWER_2. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
1	P_DMA_DROPPED_LOG_LOWER_1. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.

0	P_DMA_DROPPED_LOG_LOWER_0. Read, Write-1-to-clear. Reset: Cold, 0.
	Description: (DEBUG) DMA posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.

IOHCMISC[0...3]x00000184 (IOHC::P_DMA_DROPPED_LOG_UPPER)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

Log of dropped P DMA request.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000184; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000184; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31	P_DMA_DROPPED_LOG_UPPER_31. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
30	P_DMA_DROPPED_LOG_UPPER_30. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
29	P_DMA_DROPPED_LOG_UPPER_29. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
28	P_DMA_DROPPED_LOG_UPPER_28. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
27	P_DMA_DROPPED_LOG_UPPER_27. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
26	P_DMA_DROPPED_LOG_UPPER_26. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
25	P_DMA_DROPPED_LOG_UPPER_25. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
24	P_DMA_DROPPED_LOG_UPPER_24. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
23	P_DMA_DROPPED_LOG_UPPER_23. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
22	P_DMA_DROPPED_LOG_UPPER_22. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
21	P_DMA_DROPPED_LOG_UPPER_21. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
20	P_DMA_DROPPED_LOG_UPPER_20. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
19	P_DMA_DROPPED_LOG_UPPER_19. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
18	P_DMA_DROPPED_LOG_UPPER_18. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
17	P_DMA_DROPPED_LOG_UPPER_17. Read,Write-1-to-clear. Reset: Cold,0.

	Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
16	P_DMA_DROPPED_LOG_UPPER_16. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
15	P_DMA_DROPPED_LOG_UPPER_15. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
14	P_DMA_DROPPED_LOG_UPPER_14. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
13	P_DMA_DROPPED_LOG_UPPER_13. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
12	P_DMA_DROPPED_LOG_UPPER_12. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
11	P_DMA_DROPPED_LOG_UPPER_11. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
10	P_DMA_DROPPED_LOG_UPPER_10. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
9	P_DMA_DROPPED_LOG_UPPER_9. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
8	P_DMA_DROPPED_LOG_UPPER_8. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
7	P_DMA_DROPPED_LOG_UPPER_7. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
6	P_DMA_DROPPED_LOG_UPPER_6. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
5	P_DMA_DROPPED_LOG_UPPER_5. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
4	P_DMA_DROPPED_LOG_UPPER_4. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
3	P_DMA_DROPPED_LOG_UPPER_3. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
2	P_DMA_DROPPED_LOG_UPPER_2. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.
1	P_DMA_DROPPED_LOG_UPPER_1. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.

0	P_DMA_DROPPED_LOG_UPPER_0. Read,Write-1-to-clear. Reset: Cold,0.
	Description: (DEBUG) DMA posted request dropped log {ReqAddr[63:32]}.

IOHCMISC[0...3]x00000188 (IOHC::NP_DMA_DROPPED_LOG_LOWER)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

Log of dropped NP DMA request.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000188; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000188; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31	NP_DMA_DROPPED_LOG_LOWER_31. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
30	NP_DMA_DROPPED_LOG_LOWER_30. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
29	NP_DMA_DROPPED_LOG_LOWER_29. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
28	NP_DMA_DROPPED_LOG_LOWER_28. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
27	NP_DMA_DROPPED_LOG_LOWER_27. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
26	NP_DMA_DROPPED_LOG_LOWER_26. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
25	NP_DMA_DROPPED_LOG_LOWER_25. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
24	NP_DMA_DROPPED_LOG_LOWER_24. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
23	NP_DMA_DROPPED_LOG_LOWER_23. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
22	NP_DMA_DROPPED_LOG_LOWER_22. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
21	NP_DMA_DROPPED_LOG_LOWER_21. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
20	NP_DMA_DROPPED_LOG_LOWER_20. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
19	NP_DMA_DROPPED_LOG_LOWER_19. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
18	NP_DMA_DROPPED_LOG_LOWER_18. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
17	NP_DMA_DROPPED_LOG_LOWER_17. Read,Write-1-to-clear. Reset: Cold,0.

	Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
16	NP_DMA_DROPPED_LOG_LOWER_16. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
15	NP_DMA_DROPPED_LOG_LOWER_15. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
14	NP_DMA_DROPPED_LOG_LOWER_14. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
13	NP_DMA_DROPPED_LOG_LOWER_13. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
12	NP_DMA_DROPPED_LOG_LOWER_12. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
11	NP_DMA_DROPPED_LOG_LOWER_11. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
10	NP_DMA_DROPPED_LOG_LOWER_10. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
9	NP_DMA_DROPPED_LOG_LOWER_9. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
8	NP_DMA_DROPPED_LOG_LOWER_8. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
7	NP_DMA_DROPPED_LOG_LOWER_7. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
6	NP_DMA_DROPPED_LOG_LOWER_6. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
5	NP_DMA_DROPPED_LOG_LOWER_5. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
4	NP_DMA_DROPPED_LOG_LOWER_4. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
3	NP_DMA_DROPPED_LOG_LOWER_3. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
2	NP_DMA_DROPPED_LOG_LOWER_2. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.
1	NP_DMA_DROPPED_LOG_LOWER_1. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.

0	NP_DMA_DROPPED_LOG_LOWER_0. Read,Write-1-to-clear. Reset: Cold,0.
	Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[31:12], 5'b0, ReqUnitID[6:0]}.

IOHCMISC[0...3]x0000018C (IOHC::NP_DMA_DROPPED_LOG_UPPER)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

Log of dropped NP DMA request.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000018C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000018C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31	NP_DMA_DROPPED_LOG_UPPER_31. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
30	NP_DMA_DROPPED_LOG_UPPER_30. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
29	NP_DMA_DROPPED_LOG_UPPER_29. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
28	NP_DMA_DROPPED_LOG_UPPER_28. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
27	NP_DMA_DROPPED_LOG_UPPER_27. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
26	NP_DMA_DROPPED_LOG_UPPER_26. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
25	NP_DMA_DROPPED_LOG_UPPER_25. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
24	NP_DMA_DROPPED_LOG_UPPER_24. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
23	NP_DMA_DROPPED_LOG_UPPER_23. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
22	NP_DMA_DROPPED_LOG_UPPER_22. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
21	NP_DMA_DROPPED_LOG_UPPER_21. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
20	NP_DMA_DROPPED_LOG_UPPER_20. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
19	NP_DMA_DROPPED_LOG_UPPER_19. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
18	NP_DMA_DROPPED_LOG_UPPER_18. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
17	NP_DMA_DROPPED_LOG_UPPER_17. Read,Write-1-to-clear. Reset: Cold,0.

	Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
16	NP_DMA_DROPPED_LOG_UPPER_16. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
15	NP_DMA_DROPPED_LOG_UPPER_15. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
14	NP_DMA_DROPPED_LOG_UPPER_14. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
13	NP_DMA_DROPPED_LOG_UPPER_13. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
12	NP_DMA_DROPPED_LOG_UPPER_12. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
11	NP_DMA_DROPPED_LOG_UPPER_11. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
10	NP_DMA_DROPPED_LOG_UPPER_10. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
9	NP_DMA_DROPPED_LOG_UPPER_9. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
8	NP_DMA_DROPPED_LOG_UPPER_8. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
7	NP_DMA_DROPPED_LOG_UPPER_7. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
6	NP_DMA_DROPPED_LOG_UPPER_6. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
5	NP_DMA_DROPPED_LOG_UPPER_5. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
4	NP_DMA_DROPPED_LOG_UPPER_4. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
3	NP_DMA_DROPPED_LOG_UPPER_3. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
2	NP_DMA_DROPPED_LOG_UPPER_2. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.
1	NP_DMA_DROPPED_LOG_UPPER_1. Read,Write-1-to-clear. Reset: Cold,0. Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.

0	NP_DMA_DROPPED_LOG_UPPER_0. Read,Write-1-to-clear. Reset: Cold,0.
	Description: (DEBUG) DMA non-posted request dropped log {ReqAddr[63:32]}.

IOHCMISC0x00000190...IOHCMISC3x00000200 (IOHC::PCIE_VDM_NODE_CTRL4)

Read-write. Reset: 0000_0000h.

PCIE VDM controls.

_iohub0_n[7:0]_nbio0_aliasSMN; IOHCMISC0x0000_0[20:19]0; IOHCMISC0=13B1_0000h_iohub1_n[7:0]_nbio0_aliasSMN; IOHCMISC1x0000_0[20:19]0; IOHCMISC1=13C1_0000h_iohub0_n[7:0]_nbio1_aliasSMN; IOHCMISC2x0000_0[20:19]0; IOHCMISC2=13D1_0000h_iohub1_n[7:0]_nbio1_aliasSMN; IOHCMISC3x0000_0[20:19]0; IOHCMISC3=13E1_0000h

Bits	Description
31	NODE_PRESENT. Read-write. Reset: 0. Indicate Node is in the system, and all values programmed in PCIE_VDM_NODE_CTRL0-4 are valid.
30:16	Reserved.
15:8	BUS_RANGE_LIMIT. Read-write. Reset: 00h. The highest bus number residing below NBIO node.
7:0	BUS_RANGE_BASE. Read-write. Reset: 00h. The lowest bus number residing below NBIO node.

IOHCMISC[0...3]x00000230 (IOHC::PCIE_VDM_CNTL2)

Read-write. Reset: 0000_0000h.

PCIE VDM / MCTP VDM control register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000230; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000230; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	MCTPMasterID. Read-write. Reset: 0000h. Indicates the Bus, Device, Function number of the MCTPMaster. An all-0s value indicates no MCTPMaster is present.
15:8	MCTPMasterSeg. Read-write. Reset: 00h. Indicates the Segment number of the MCTPMaster. This value is used if MCTPMultiSegEn is 1.
7	RouteAllToMCTPMaster. Read-write. Reset: 0. Route all MCTP requests going through the logical MCTP bridge to the MCTPMaster.
6	OtherVDM2SMUEn. Read-write. Reset: 0. Enables non-MCTP/non-APMTP VDM requests to be sent to SMU. This is currently unused.
5	AMDVDM2SMUEn. Read-write. Reset: 0. Enables AMD VDM requests to be sent to SMU. This is currently unused.
4	MCTPT2SMUEn. Read-write. Reset: 0. Enables MCTP VDM requests to be sent to SMU. This is currently unused.
3	MCTPMultiSegEn. Read-write. Reset: 0. Enables MCTP VDM multi segment support. Enables forwarding MCTP VDMs to MPIO .
2	MCTPEndpointEn. Read-write. Reset: 0. Enables MCTP VDM Endpoint support. Enables subdecode MCTP VDMs to MPIO .
1:0	VdmP2pMode. Read-write. Reset: 0h. This register controls the routing of ID-routed vendor defined messages 0 - Local VDM P2P only 1 - Local VDM P2P + Remote VDM P2P 2 - Remote P2P only. VDMs to local targets are reflected off the Data Fabric. 3 - VDM ID-routing is disabled. All ID-routed VDMs are terminated.

IOHCMISC[0...3]x00000234 (IOHC::PCIE_VDM_CNTL3)

Read-write. Reset: 0000_0000h.

PCIE APMTP VDM control register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000234; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000234; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	APMTPMasterID. Read-write. Reset: 0000h. Indicates the Bus, Device, Function number of the APMTP master.
15	APMTPMasterValid. Read-write. Reset: 0. Indicates whether the contents of APMTPMasterID are valid.
14:0	Reserved.

IOHCMISC0x00000240...IOHCMISC3x00000288 (IOHC::STALL_CONTROL_XBARPORT_REQEN)

Read-write. Reset: 0000_0000h.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_02[88,7C,70,64,58,4C,40]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_02[88,7C,70,64,58,4C,40]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_02[88,7C,70,64,58,4C,40]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_02[88,7C,70,64,58,4C,40]; IOHCMISC3=13E1_0000h

Bits	Description
31:30	Reserved.
29:28	StallVC7ReqEn. Read-write. Reset: 0h. Stalls transmission of requests on VC7 of IOHC port when the enabled DSM_IRRITATOR signals are asserted.
27:22	Reserved.
21:20	StallVC5ReqEn. Read-write. Reset: 0h. Stalls transmission of requests on VC5 of IOHC port when the enabled DSM_IRRITATOR signals are asserted.
19:18	Reserved.
17:16	StallVC4ReqEn. Read-write. Reset: 0h. Stalls transmission of requests on VC4 of IOHC port when the enabled DSM_IRRITATOR signals are asserted.
15:14	Reserved.
13:12	StallVC3ReqEn. Read-write. Reset: 0h. Stalls transmission of requests on VC3 of IOHC port when the enabled DSM_IRRITATOR signals are asserted.
11:10	Reserved.
9:8	StallVC2ReqEn. Read-write. Reset: 0h. Stalls transmission of requests on VC2 of IOHC port when the enabled DSM_IRRITATOR signals are asserted.
7:6	Reserved.
5:4	StallVC1ReqEn. Read-write. Reset: 0h. Stalls transmission of requests on VC1 of IOHC port when the enabled DSM_IRRITATOR signals are asserted.
3:2	Reserved.
1:0	StallVC0ReqEn. Read-write. Reset: 0h. Stalls transmission of requests on VC0 of IOHC port when the enabled DSM_IRRITATOR signals are asserted.

IOHCMISC0x00000244...IOHCMISC3x0000028C (IOHC::STALL_CONTROL_XBARPORT_RSPEN)

Read-write. Reset: 0000_0000h.

[_iohub0_n\[6:0\]_nbio0_aliasSMN](#); IOHCMISC0x0000_02[8C,80,74,68,5C,50,44]; IOHCMISC0=13B1_0000h[_iohub1_n\[6:0\]_nbio0_aliasSMN](#); IOHCMISC1x0000_02[8C,80,74,68,5C,50,44]; IOHCMISC1=13C1_0000h[_iohub0_n\[6:0\]_nbio1_aliasSMN](#); IOHCMISC2x0000_02[8C,80,74,68,5C,50,44]; IOHCMISC2=13D1_0000h[_iohub1_n\[6:0\]_nbio1_aliasSMN](#); IOHCMISC3x0000_02[8C,80,74,68,5C,50,44]; IOHCMISC3=13E1_0000h

Bits	Description
31:30	Reserved.
29:28	StallVC7RspEn . Read-write. Reset: 0h. Stalls transmission of responses on VC7 of IOHC port when the enabled Crosstrigger signals are asserted.
27:22	Reserved.
21:20	StallVC5RspEn . Read-write. Reset: 0h. Stalls transmission of responses on VC5 of IOHC port when the enabled Crosstrigger signals are asserted.
19:18	Reserved.
17:16	StallVC4RspEn . Read-write. Reset: 0h. Stalls transmission of responses on VC4 of IOHC port when the enabled Crosstrigger signals are asserted.
15:14	Reserved.
13:12	StallVC3RspEn . Read-write. Reset: 0h. Stalls transmission of responses on VC3 of IOHC port when the enabled Crosstrigger signals are asserted.
11:10	Reserved.
9:8	StallVC2RspEn . Read-write. Reset: 0h. Stalls transmission of responses on VC2 of IOHC port when the enabled Crosstrigger signals are asserted.
7:6	Reserved.
5:4	StallVC1RspEn . Read-write. Reset: 0h. Stalls transmission of responses on VC1 of IOHC port when the enabled Crosstrigger signals are asserted.
3:2	Reserved.
1:0	StallVC0RspEn . Read-write. Reset: 0h. Stalls transmission of responses on VC0 of IOHC port when the enabled Crosstrigger signals are asserted.

IOHCMISC[0...3]x000002C4 (IOHC::NB_DRAM3_BASE)

Read-write. Reset: 0004_0000h.

Memory 3 Base

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x000002C4; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x000002C4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:0	DRAM3_BASE . Read-write. Reset: 0004_0000h. DRAM3_BASE defines the bottom of physical memory between 40-bit and 52-bit space inclusive. The register contains bit 51:22. Lower address bits are implicitly set to 0.

IOHCMISC[0...3]x000002D8 (IOHC::CCP_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

CCP [MMIO](#) base address[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x000002D8; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x000002D8; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:20	CCP_BASE_ADDR_LO . Read-write. Reset: 000h. CCP private MMIO base address bits 31:20.
19:9	Reserved.
8	CCP_MMIO_LOCK . Read-write. Reset: 0. Locks the CCP private MMIO address range and enable until the next warm reset.
7:1	Reserved.
0	CCP_MMIO_EN . Read-write. Reset: 0. CCP private MMIO enable.

IOHCMISC[0...3]x000002DC (IOHC::CCP_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

CCP private [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x000002DC; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x000002DC; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**

31:16 Reserved.

15:0 **CCP_BASE_ADDR_HI**. Read-write. Reset: 0000h. CCP private [MMIO](#) base address bits 47:32.**IOHCMISC[0...3]x000002E0 (IOHC::PSP_BASE_ADDR_LO)**

Read-write. Reset: 0000_0000h.

[PSP](#) [MMIO](#) base address[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x000002E0; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x000002E0; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**31:20 **PSP_BASE_ADDR_LO**. Read-write. Reset: 000h. [PSP](#) private [MMIO](#) base address bits 31:20.

19:9 Reserved.

8 **PSP_MMIO_LOCK**. Read-write. Reset: 0. Locks the [PSP](#) private [MMIO](#) address range and enable until the next warm reset.

7:1 Reserved.

0 **PSP_MMIO_EN**. Read-write. Reset: 0. [PSP](#) private [MMIO](#) enable.**IOHCMISC[0...3]x000002E4 (IOHC::PSP_BASE_ADDR_HI)**

Read-write. Reset: 0000_0000h.

[PSP](#) private [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x000002E4; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x000002E4; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**

31:16 Reserved.

15:0 **PSP_BASE_ADDR_HI**. Read-write. Reset: 0000h. [PSP](#) private [MMIO](#) base address bits 47:32.**IOHCMISC[0...3]x000002E8 (IOHC::SMU_BASE_ADDR_LO)**

Read-write. Reset: 0000_0000h.

SMU [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x000002E8; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x000002E8; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**31:20 **SMU_BASE_ADDR_LO**. Read-write. Reset: 000h. SMU [MMIO](#) base address bits 31:20.

19:2 Reserved.

1 **SMU_MMIO_LOCK**. Read-write. Reset: 0. Locks the SMU [MMIO](#) address range and enable until the next warm reset.0 **SMU_MMIO_EN**. Read-write. Reset: 0. SMU [MMIO](#) enable.**IOHCMISC[0...3]x000002EC (IOHC::SMU_BASE_ADDR_HI)**

Read-write. Reset: 0000_0000h.

SMU [MMIO](#) base address[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x000002EC; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x000002EC; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**

31:16 Reserved.

15:0 **SMU_BASE_ADDR_HI**. Read-write. Reset: 0000h. SMU [MMIO](#) base address bits 47:32.

IOHCMISC[0...3]x000002F0 (IOHC::IOAPIC_BASE_ADDR_LO)

Read-write. Reset: FEC0_0000h.

IOAPIC [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x000002F0; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x000002F0; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:8	IOAPIC_BASE_ADDR_LO. Read-write. Reset: FE_C000h. IOAPIC private MMIO base address bits 31:8.
7:2	Reserved.
1	IOAPIC_MMIO_LOCK. Read-write. Reset: 0. Locks the IOAPIC private MMIO address and enable until the next warm reset.
0	IOAPIC_MMIO_EN. Read-write. Reset: 0. IOAPIC private MMIO enable.

IOHCMISC[0...3]x000002F4 (IOHC::IOAPIC_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

IOAPIC [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x000002F4; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x000002F4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	Reserved.
15:0	IOAPIC_BASE_ADDR_HI. Read-write. Reset: 0000h. IOAPIC private MMIO base address bits 47:32.

IOHCMISC[0...3]x000002F8 (IOHC::DBG_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

DBG [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x000002F8; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x000002F8; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:20	DBG_BASE_ADDR_LO. Read-write. Reset: 000h. DBG MMIO base address bits 31:20.
19:2	Reserved.
1	DBG_MMIO_LOCK. Read-write. Reset: 0. Locks the DBG MMIO address range and enable until the next warm reset.
0	DBG_MMIO_EN. Read-write. Reset: 0. DBG MMIO enable.

IOHCMISC[0...3]x000002FC (IOHC::DBG_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

DBG [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x000002FC; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x000002FC; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	Reserved.
15:0	DBG_BASE_ADDR_HI. Read-write. Reset: 0000h. DBG MMIO base address bits 47:32.

IOHCMISC[0...3]x00000300 (IOHC::FASTREG_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

FastRegs [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000300; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000300; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:20	FASTREG_BASE_ADDR_LO. Read-write. Reset: 000h. FastRegs MMIO base address bits 31:20.
19:2	Reserved.
1	FASTREG_MMIO_LOCK. Read-write. Reset: 0. Locks the FastRegs MMIO address and enable until the next warm reset.
0	FASTREG_MMIO_EN. Read-write. Reset: 0. FastRegs MMIO enable.

IOHCMISC[0...3]x00000304 (IOHC::FASTREG_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

FastRegs [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000304; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000304; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	Reserved.
15:0	FASTREG_BASE_ADDR_HI. Read-write. Reset: 0000h. FastRegs MMIO base address bits 47:32.

IOHCMISC[0...3]x00000308 (IOHC::FASTREGCNTL_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

FastRegsCntl [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000308; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000308; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:12	FASTREGCNTL_BASE_ADDR_LO. Read-write. Reset: 0_0000h. FastRegsCntl MMIO base address bits 31:12.
11:2	Reserved.
1	FASTREGCNTL_MMIO_LOCK. Read-write. Reset: 0. Locks the FastRegsCntl MMIO address range and enable until the next warm reset.
0	FASTREGCNTL_MMIO_EN. Read-write. Reset: 0. FastRegsCntl MMIO enable.

IOHCMISC[0...3]x0000030C (IOHC::FASTREGCNTL_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

FastRegsCntl [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x0000030C; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x0000030C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	Reserved.
15:0	FASTREGCNTL_BASE_ADDR_HI. Read-write. Reset: 0000h. FastRegsCntl MMIO base address bits 47:32.

IOHCMISC[0...3]x00000310 (IOHC::MPIO_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

[MPIO MMIO](#) base address[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000310; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000310; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:20	MPIO_BASE_ADDR_LO . Read-write. Reset: 000h. MPIO private MMIO base address bits 31:20.
19:9	Reserved.
8	MPIO_MMIO_LOCK . Read-write. Reset: 0. Locks the MPIO private MMIO address range and enable until the next warm reset.
7:1	Reserved.
0	MPIO_MMIO_EN . Read-write. Reset: 0. MPIO private MMIO enable.

IOHCMISC[0...3]x00000314 (IOHC::MPIO_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

[MPIO](#) private [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000314; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000314; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	Reserved.
15:0	MPIO_BASE_ADDR_HI . Read-write. Reset: 0000h. MPIO private MMIO base address bits 47:32.

IOHCMISC[0...3]x00000318 (IOHC::SMMU_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

SMMU [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000318; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000318; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:19	SMMU_BASE_ADDR_LO . Read-write. Reset: 0000h. SMMU MMIO base address bits 31:19, IOHC decodes to 512K.
18:2	Reserved.
1	SMMU_MMIO_LOCK . Read-write. Reset: 0. Locks the SMMU MMIO address range and enable until the next warm reset.
0	SMMU_MMIO_EN . Read-write. Reset: 0. SMMU MMIO enable.

IOHCMISC[0...3]x0000031C (IOHC::SMMU_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

SMMU [MMIO](#) base address.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x0000031C; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x0000031C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	Reserved.
15:0	SMMU_BASE_ADDR_HI . Read-write. Reset: 0000h. SMMU MMIO base address bits 47:32.

IOHCMISC[0...3]x00000340 (IOHC::IOHC_PGMST_CNTL)

Read-write. Reset: 0000_000Fh.

power gate control register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000340; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000340; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	Reserved.
15:14	CFG_FW_PG_EXIT_EN. Read-write. Reset: 0h. 2'x1: enable sending the pwrmgr_int for FW interlock feature, 2'b1x: Enable wakeup tile from power gated state using the pwrmtg_int_clear signal
13:10	CFG_IDLENESS_COUNT_EN. Read-write. Reset: 0h. 0: idleness_counter is disabled, PGMST uses only hysteresis timeout value to enter power gating. Cfg_idleness_count_en > 0: If the internal idleness counter >= Cfg_idleness_count_en, enter power gated state as soon PGSLV becomes idle, without waiting for the hysteresis timeout.
9	Reserved.
8	CFG_PG_EN. Read-write. Reset: 0. enables dynamic power gating
7:0	CFG_PG_HYSTERESIS. Read-write. Reset: 0Fh. controls the number of consecutive periods when all PG IPs assert PGMST_PGSLV_pwrGate_ready before initiating power gating. Each period is 1600ns duration

IOHCMISC[0...3]x00000344 (IOHC::IOHC_SDP_PORT_CONTROL)

Read-write. Reset: 000C_8010h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000344; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000344; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:28	Reserved.
27:20	IOS_Port_Disconnect_Real_Time_Hysteresis. Read-write. Reset: 00h. Hysteresis timer to deassert SDP ClkReq to IOS when block is idle.
19:12	IOM_Port_Disconnect_Real_Time_Hysteresis. Read-write. Reset: C8h. Hysteresis timer to deassert SDP ClkReq to IOM when block is idle. Count in real time(every 200ns).
11:0	Port_Disconnect_Hysteresis. Read-write. Reset: 010h. <RW> Hysteresis timer to deassert SDP ClkReq when block is idle.

IOHCMISC[0...3]x0000034C (IOHC::IOHC_SDP_PARITY_CONTROL)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000034C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000034C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:1	Reserved.
0	SDP_ParityDis. Read-write. Reset: 0. Disable parity error check for IOHC internally consumed data.

IOHCMISC[0...3]x00000350 (IOHC::IOHC_PGSLV_CNTL)

Read-write. Reset: 0000_0004h.

power gate control register

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000350; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000350; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:5	Reserved.
4:0	CFG_IDLE_HYSTERESIS. Read-write. Reset: 04h. Hysteresis timer to enter power gating. The counter decrements every 200ns

IOHCMISC[0...3]x00000354 (IOHC::IOHC_RSMU_HCID)

Read-write. Reset: 0002_0000h.

RSMU hardware revision register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000354; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000354; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:23	Reserved.
22:16	RSMU_HCID_HwMajVer. Read-write. Reset: 02h. RSMU hardware major revision.
15	Reserved.
14:8	RSMU_HCID_HwMinVer. Read-write. Reset: 00h. RSMU hardware minor revision.
7:6	Reserved.
5:0	RSMU_HCID_HwRev. Read-write. Reset: 00h. RSMU hardware revision.

IOHCMISC[0...3]x00000358 (IOHC::IOHC_RSMU_SIID)

Read-write. Reset: 0002_0000h.

RSMU software revision register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000358; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000358; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:23	Reserved.
22:16	RSMU_SIID_SwIfMajVer. Read-write. Reset: 02h. RSMU software major revision.
15	Reserved.
14:8	RSMU_SIID_SwIfMinVer. Read-write. Reset: 00h. RSMU software minor revision.
7:6	Reserved.
5:0	RSMU_SIID_SwIfRev. Read-write. Reset: 00h. RSMU software revision.

IOHCMISC[0...3]x0000035C (IOHC::IOHC_HST_ORIG_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000035C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000035C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	HST_EnableEarlyOrigClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early OrigClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	HST_EnableEarlyOrigClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early OrigClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

IOHCMISC[0...3]x00000360 (IOHC::IOHC_DMA_ORIG_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000360; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000360; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	DMA_EnableEarlyOrigClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early OrigClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	DMA_EnableEarlyOrigClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early OrigClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

IOHCMISC[0...3]x00000364 (IOHC::IOHC_NCM_ORIG_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000364; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000364; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	NCM_EnableEarlyOrigClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early OrigClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	NCM_EnableEarlyOrigClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early OrigClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

IOHCMISC[0...3]x00000368 (IOHC::IOHC_HST_COMP_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000368; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000368; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	HST_EnableEarlyCompClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early CompClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	HST_EnableEarlyCompClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early CompClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

IOHCMISC[0...3]x0000036C (IOHC::IOHC_DMA_COMP_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000036C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000036C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	DMA_EnableEarlyCompClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early CompClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	DMA_EnableEarlyCompClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early CompClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

IOHCMISC[0...3]x00000370 (IOHC::IOHC_NCM_COMP_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000370; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000370; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	NCM_EnableEarlyCompClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early CompClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	NCM_EnableEarlyCompClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early CompClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

IOHCMISC[0...3]x00000374 (IOHC::IOHC_ORIG_TO_COMP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000374; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000374; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	EnableOrigtoCompClkReq. Read-write. Reset: 0000_0000h. These bits enable asserting CompClkReq upon receiving OrigClkReq from the same client, bit 0: Client0, bit 1: Client1, etc.

IOHCMISC[0...3]x000003F0 (IOHC::SCRATCH_4)

Read-write. Reset: 0000_0000h.

scratch registers.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000003F0; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000003F0; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description31:0 **SCRATCH_4.** Read-write. Reset: 0000_0000h. Scratch bits.**IOHCMISC[0...3]x000003F4 (IOHC::SCRATCH_5)**

Read-write. Reset: 0000_0000h.

scratch registers.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000003F4; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000003F4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description31:0 **SCRATCH_5.** Read-write. Reset: 0000_0000h. Scratch bits.**IOHCMISC[0...3]x000003F8 (IOHC::SMU_BLOCK_CPU)**

Read-write. Reset: 0000_0000h.

SMU block CPU NP feature.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000003F8; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000003F8; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

31:1 Reserved.

0 **SMUBlockCPU_Valid.** Read-write. Reset: 0. Block the CPU NP host path when 1.**IOHCMISC[0...3]x000003FC (IOHC::SMU_BLOCK_CPU_STATUS)**

Read-only. Reset: 0000_0000h.

scratch registers.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000003FC; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000003FC; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

31:1 Reserved.

0 **SMUBlockCPU_Status.** Read-only. Reset: 0. Indicates there are outstanding NP requests from CPU. Wait for this to be zero when blocking CPU.**IOHCMISC[0...3]x00000400 (IOHC::TRAP_STATUS)**

Read-only.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000400; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000400; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

31:26 Reserved.

25:16 **TrapS2Number.** Read-only. Indicates the stage 2 trap number associated with the last trapped request.

15:13 Reserved.

12 **TrapS2Vld.** Read-only. Indicates a request has been captured with stage 2 nested trap.11:8 **TrapNumber.** Read-only. Indicates the trap number associated with the last trapped request.

7:1 Reserved.

0 **TrapReqValid.** Read-only. Indicates a request has been captured by the trap block. It is automatically cleared when a response is triggered.

IOHCMISC[0...3]x00000404 (IOHC::TRAP_REQUEST0)

Read-only.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000404; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000404; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**31:2 **TrapReqAddrLo.** Read-only. Address bits 31:2 of the trapped request.

1:0 Reserved.

IOHCMISC[0...3]x00000408 (IOHC::TRAP_REQUEST1)

Read-only.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000408; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000408; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**31:0 **TrapReqAddrHi.** Read-only. Address bits 63:32 of the trapped request.**IOHCMISC[0...3]x0000040C (IOHC::TRAP_REQUEST2)**

Read-only.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000040C; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000040C; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**

31:22 Reserved.

21:16 **TrapReqLen.** Read-only. SDP length field of the trapped request.15:8 **TrapAttr.** Read-only. SDP attribute field of the trapped request.

7:6 Reserved.

5:0 **TrapReqCmd.** Read-only. SDP command field of the trapped request.**IOHCMISC[0...3]x00000410 (IOHC::TRAP_REQUEST3)**

Read-only.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000410; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000410; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**

31:22 Reserved.

21:16 **TrapReqUnitID.** Read-only. SDP UnitID field of the trapped request.

15:10 Reserved.

9 **TrapReqRspPassPW.** Read-only. SDP RspPassPW field of the trapped request.8 **TrapReqPassPW.** Read-only. SDP PassPW field of the trapped request.7 **TrapReqIO.** Read-only. SDP ReqIO field of the trapped request.6 **TrapReqChain.** Read-only. SDP Chain field of the trapped request.5:4 **TrapReqBlockLevel.** Read-only. SDP Block Level field of the trapped request.

3 Reserved.

2:0 **TrapReqVC.** Read-only. SDP VC field of the trapped request.**IOHCMISC[0...3]x00000414 (IOHC::TRAP_REQUEST4)**

Read-only.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000414; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000414; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**

31:4 Reserved.

3:0 **TrapReqSecLevel.** Read-only. SDP security level field of the trapped request.

IOHCMISC[0...3]x00000418 (IOHC::TRAP_REQUEST5)

Read-only.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000418; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000418; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:16	Reserved.
15:8	TrapReqDataParity. Read-only. Description: SDP data parity of the trapped request. First 4 bits are from the first data cycle, and second 4 bits are from the second data cycle.
7:5	Reserved.
4	TrapReqDataErr. Read-only. SDP OR'd data error status of all data cycles of the trapped request.
3	Reserved.
2:0	TrapReqDataVC. Read-only. SDP data strobes of the trapped request.

IOHCMISC[0...3]x00000420 (IOHC::TRAP_REQUEST_DATASTRB0)

Read-only.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000420; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000420; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	TrapReqDataBytEn0. Read-only. SDP data strobes 31:0 of the trapped request.

IOHCMISC[0...3]x00000424 (IOHC::TRAP_REQUEST_DATASTRB1)

Read-only.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000424; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000424; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	TrapReqDataBytEn1. Read-only. SDP data strobes 63:32 of the trapped request.

IOHCMISC0x00000440...IOHCMISC3x0000047C (IOHC::TRAP_REQUEST_DATA)

Read-only.

_iohub0_n[15:0]_nbio0_aliasSMN; IOHCMISC0x0000_04[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40]; IOHCMISC0=13B1_0000h

_iohub1_n[15:0]_nbio0_aliasSMN; IOHCMISC1x0000_04[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40]; IOHCMISC1=13C1_0000h

_iohub0_n[15:0]_nbio1_aliasSMN; IOHCMISC2x0000_04[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40]; IOHCMISC2=13D1_0000h

_iohub1_n[15:0]_nbio1_aliasSMN; IOHCMISC3x0000_04[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	TrapReqData. Read-only. Trapped request data.

IOHCMISC[0...3]x000004C0 (IOHC::TRAP_RESPONSE_CONTROL)

Write-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000004C0; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000004C0; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:2	Reserved.
1	TrapRspReqPassthru. Write-only. Reset: 0. Allow trapped request to be re-injected back in.
0	TrapRspTrigger. Write-only. Reset: 0. Writing to this register causes the programmed trap response to be issued.

IOHCMISC[0...3]x000004C4 (IOHC::TRAP_RESPONSE0)

Read-write. Reset: 0000_0000h.

_iohub0_n[15:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000004C4; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub1_n[15:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000004C4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:24	Reserved.
23:16	TrapRspDataStatus . Read-write. Reset: 00h. The first 2 bits of this register form SDP RspDataStatus field the first response data cycle. The second pair of bits are used for the second response data cycle.
15:8	Reserved.
7:4	TrapRspStatus . Read-write. Reset: 0h. Trap response SDP RspStatusfield. This is used for both read and write response.
3:1	Reserved.
0	TrapRspPassPW . Read-write. Reset: 0. Trap response SDP RspPassPW field

IOHCMISC0x00000500...IOHCMISC3x0000053C (IOHC::TRAP_RESPONSE_DATA)

Read-write. Reset: 0000_0000h.

_iohub0_n[15:0]_nbio0_aliasSMN; IOHCMISC0x0000_05[3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]; IOHCMISC0=13B1_0000h

_iohub1_n[15:0]_nbio0_aliasSMN; IOHCMISC1x0000_05[3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]; IOHCMISC1=13C1_0000h

_iohub0_n[15:0]_nbio1_aliasSMN; IOHCMISC2x0000_05[3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]; IOHCMISC2=13D1_0000h

_iohub1_n[15:0]_nbio1_aliasSMN; IOHCMISC3x0000_05[3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	TrapRdRspData . Read-write. Reset: 0000_0000h. This register controls the response data that is returned when completing a trapped request. The amount of data returned is dependent upon the length of the trapped request.

IOHCMISC0x00000800...IOHCMISC3x00000BC0 (IOHC::TRAP_CONTROL0)

Read-write. Reset: 0000_0000h.

_iohub0_n[15:0]_nbio0_aliasSMN; IOHCMISC0x0000_0[BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80]0; IOHCMISC0=13B1_0000h

_iohub1_n[15:0]_nbio0_aliasSMN; IOHCMISC1x0000_0[BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80]0; IOHCMISC1=13C1_0000h

_iohub0_n[15:0]_nbio1_aliasSMN; IOHCMISC2x0000_0[BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80]0; IOHCMISC2=13D1_0000h

_iohub1_n[15:0]_nbio1_aliasSMN; IOHCMISC3x0000_0[BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80]0; IOHCMISC3=13E1_0000h

Bits	Description
31	TrapStage2En . Read-write. Reset: 0. Enable nested trap support for this trap.
30:28	Reserved.
27:24	TrapCrossTrigger . Read-write. Reset: 0h. Each bit in this register corresponds to a crosstrigger signal. When the bit is set to 1, the corresponding crosstrigger signal is asserted when the trap is activated. More than one bit may be set. Not valid when IOHC::S2_TRAP_CONTROL0[S2_TrapStage2En] is set to 1.
23:14	TrapStage2Ptr . Read-write. Reset: 000h. When IOHC::S2_TRAP_CONTROL0[S2_TrapStage2En] is set to 1, specify index of secondary trap stage to check.
13:4	Reserved.
3	TrapSMUIntr . Read-write. Reset: 0. Interrupt SMU when this trap is triggered. Not valid when IOHC::S2_TRAP_CONTROL0[S2_TrapStage2En] is set to 1.
2:1	Reserved.
0	TrapEn . Read-write. Reset: 0. Enables the corresponding trap instance.

IOHCMISC0x00000808...IOHCMISC3x00000BC8 (IOHC::TRAP_ADDRESS_LO)

Read-write. Reset: 0000_0000h.

_iohub0_n[15:0]_nbio0_aliasSMN; IOHCMISC0x0000_0[BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80]8; IOHCMISC0=13B1_0000h

_iohub1_n[15:0]_nbio0_aliasSMN; IOHCMISC1x0000_0[BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80]8; IOHCMISC1=13C1_0000h

_iohub0_n[15:0]_nbio1_aliasSMN; IOHCMISC2x0000_0[BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80]8; IOHCMISC2=13D1_0000h

_iohub1_n[15:0]_nbio1_aliasSMN; IOHCMISC3x0000_0[BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80]8; IOHCMISC3=13E1_0000h

Bits	Description
31:2	TrapAddrLo . Read-write. Reset: 0000_0000h. Trap address 31:2.
1:0	Reserved.

IOHCMISC0x0000080C...IOHCMISC3x00000BCC (IOHC::TRAP_ADDRESS_HI)

Read-write. Reset: 0000_0000h.

_iohub0_n[15:0]_nbio0_aliasSMN; IOHCMISC0x0000_0[BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80]C; IOHCMISC0=13B1_0000h

_iohub1_n[15:0]_nbio0_aliasSMN; IOHCMISC1x0000_0[BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80]C; IOHCMISC1=13C1_0000h

_iohub0_n[15:0]_nbio1_aliasSMN; IOHCMISC2x0000_0[BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80]C; IOHCMISC2=13D1_0000h

_iohub1_n[15:0]_nbio1_aliasSMN; IOHCMISC3x0000_0[BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80]C; IOHCMISC3=13E1_0000h

Bits Description31:0 **TrapAddrHi**. Read-write. Reset: 0000_0000h. Trap address 63:32.**IOHCMISC0x00000810...IOHCMISC3x00000BD0 (IOHC::TRAP_COMMAND)**

Read-write. Reset: 0000_0000h.

_iohub0_n[15:0]_nbio0_aliasSMN; IOHCMISC0x0000_0[BD,B9,B5,B1,AD,A9,A5,A1,9D,99,95,91,8D,89,85,81]0; IOHCMISC0=13B1_0000h

_iohub1_n[15:0]_nbio0_aliasSMN; IOHCMISC1x0000_0[BD,B9,B5,B1,AD,A9,A5,A1,9D,99,95,91,8D,89,85,81]0; IOHCMISC1=13C1_0000h

_iohub0_n[15:0]_nbio1_aliasSMN; IOHCMISC2x0000_0[BD,B9,B5,B1,AD,A9,A5,A1,9D,99,95,91,8D,89,85,81]0; IOHCMISC2=13D1_0000h

_iohub1_n[15:0]_nbio1_aliasSMN; IOHCMISC3x0000_0[BD,B9,B5,B1,AD,A9,A5,A1,9D,99,95,91,8D,89,85,81]0; IOHCMISC3=13E1_0000h

Bits Description

31:14 Reserved.

13:8 **TrapCmd1**. Read-write. Reset: 00h. Trap command 1.

7:6 Reserved.

5:0 **TrapCmd0**. Read-write. Reset: 00h. Trap command 0.**IOHCMISC0x00000818...IOHCMISC3x00000BD8 (IOHC::TRAP_ADDRESS_LO_MASK)**

Read-write. Reset: 0000_0000h.

_iohub0_n[15:0]_nbio0_aliasSMN; IOHCMISC0x0000_0[BD,B9,B5,B1,AD,A9,A5,A1,9D,99,95,91,8D,89,85,81]8; IOHCMISC0=13B1_0000h

_iohub1_n[15:0]_nbio0_aliasSMN; IOHCMISC1x0000_0[BD,B9,B5,B1,AD,A9,A5,A1,9D,99,95,91,8D,89,85,81]8; IOHCMISC1=13C1_0000h

_iohub0_n[15:0]_nbio1_aliasSMN; IOHCMISC2x0000_0[BD,B9,B5,B1,AD,A9,A5,A1,9D,99,95,91,8D,89,85,81]8; IOHCMISC2=13D1_0000h

_iohub1_n[15:0]_nbio1_aliasSMN; IOHCMISC3x0000_0[BD,B9,B5,B1,AD,A9,A5,A1,9D,99,95,91,8D,89,85,81]8; IOHCMISC3=13E1_0000h

Bits Description31:2 **TrapAddrLoMask**. Read-write. Reset: 0000_0000h. Mask for trap address 31:2.

1:0 Reserved.

IOHCMISC0x0000081C...IOHCMISC3x00000BDC (IOHC::TRAP_ADDRESS_HI_MASK)

Read-write. Reset: 0000_0000h.

_iohub0_n[15:0]_nbio0_aliasSMN; IOHCMISC0x0000_0[BD,B9,B5,B1,AD,A9,A5,A1,9D,99,95,91,8D,89,85,81]C; IOHCMISC0=13B1_0000h

_iohub1_n[15:0]_nbio0_aliasSMN; IOHCMISC1x0000_0[BD,B9,B5,B1,AD,A9,A5,A1,9D,99,95,91,8D,89,85,81]C; IOHCMISC1=13C1_0000h

_iohub0_n[15:0]_nbio1_aliasSMN; IOHCMISC2x0000_0[BD,B9,B5,B1,AD,A9,A5,A1,9D,99,95,91,8D,89,85,81]C; IOHCMISC2=13D1_0000h

_iohub1_n[15:0]_nbio1_aliasSMN; IOHCMISC3x0000_0[BD,B9,B5,B1,AD,A9,A5,A1,9D,99,95,91,8D,89,85,81]C; IOHCMISC3=13E1_0000h

Bits Description31:0 **TrapAddrHiMask**. Read-write. Reset: 0000_0000h. Mask for trap address 63:32.**IOHCMISC0x00000820...IOHCMISC3x00000BE0 (IOHC::TRAP_COMMAND_MASK)**

Read-write. Reset: 0000_0000h.

_iohub0_n[15:0]_nbio0_aliasSMN; IOHCMISC0x0000_0[BE,BA,B6,B2,AE,AA,A6,A2,9E,9A,96,92,8E,8A,86,82]0; IOHCMISC0=13B1_0000h

_iohub1_n[15:0]_nbio0_aliasSMN; IOHCMISC1x0000_0[BE,BA,B6,B2,AE,AA,A6,A2,9E,9A,96,92,8E,8A,86,82]0; IOHCMISC1=13C1_0000h

_iohub0_n[15:0]_nbio1_aliasSMN; IOHCMISC2x0000_0[BE,BA,B6,B2,AE,AA,A6,A2,9E,9A,96,92,8E,8A,86,82]0; IOHCMISC2=13D1_0000h

_iohub1_n[15:0]_nbio1_aliasSMN; IOHCMISC3x0000_0[BE,BA,B6,B2,AE,AA,A6,A2,9E,9A,96,92,8E,8A,86,82]0; IOHCMISC3=13E1_0000h

Bits Description

31:14 Reserved.

13:8 **TrapCmd1Mask**. Read-write. Reset: 00h. Mask for trap command 1.

7:6 Reserved.

5:0 **TrapCmd0Mask**. Read-write. Reset: 00h. Mask for trap command 0.

IOHCMISC[0...3]x00000C00 (IOHC::S2_TRAP_CONTROL0)

Read-write. Reset: 0000_0000h.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000C00; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000C00; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31	S2_TrapStage2En. Read-write. Reset: 0. Enable nested trap support for this trap.
30:28	Reserved.
27:24	S2_TrapCrossTrigger. Read-write. Reset: 0h. Each bit in this register corresponds to a crosstrigger signal. When the bit is set to 1, the corresponding crosstrigger signal is asserted when the trap is activated. More than one bit may be set. Not valid when IOHC::S2_TRAP_CONTROL0[S2_TrapStage2En] is set to 1.
23:14	S2_TrapStage2Ptr. Read-write. Reset: 000h. When IOHC::S2_TRAP_CONTROL0[S2_TrapStage2En] is set to 1, specify index of secondary trap stage to check.
13:4	S2_TrapStage2Offset. Read-write. Reset: 000h. Specifies the index of this secondary trap stage.
3	S2_TrapSMUIntr. Read-write. Reset: 0. Interrupt SMU when this trap is triggered. Not valid when IOHC::S2_TRAP_CONTROL0[S2_TrapStage2En] is set to 1.
2:1	Reserved.
0	S2_TrapEn. Read-write. Reset: 0. Write 1 to program nested trap fields for index specified in IOHC::S2_TRAP_CONTROL0[S2_TrapStage2Offset]. Write 0 to clear nested trap fields at specified index.

IOHCMISC[0...3]x00000C08 (IOHC::S2_TRAP_ADDRESS_LO)

Read-write. Reset: 0000_0000h.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000C08; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000C08; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:2	S2_TrapAddrLo. Read-write. Reset: 0000_0000h. Trap address 31:2.
1:0	Reserved.

IOHCMISC[0...3]x00000C0C (IOHC::S2_TRAP_ADDRESS_HI)

Read-write. Reset: 0000_0000h.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000C0C; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000C0C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	S2_TrapAddrHi. Read-write. Reset: 0000_0000h. Trap address 63:32.

IOHCMISC[0...3]x00000C10 (IOHC::S2_TRAP_COMMAND)

Read-write. Reset: 0000_0000h.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000C10; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000C10; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:14	Reserved.
13:8	S2_TrapCmd1. Read-write. Reset: 00h. Trap command 1.
7:6	Reserved.
5:0	S2_TrapCmd0. Read-write. Reset: 00h. Trap command 0.

IOHCMISC[0...3]x00000C18 (IOHC::S2_TRAP_ADDRESS_LO_MASK)

Read-write. Reset: 0000_0000h.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00000C18; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00000C18; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:2	S2_TrapAddrLoMask. Read-write. Reset: 0000_0000h. Mask for trap address 31:2.
1:0	Reserved.

IOHCMISC[0...3]x00000C1C (IOHC::S2_TRAP_ADDRESS_HI_MASK)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000C1C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000C1C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description31:0 **S2_TrapAddrHiMask**. Read-write. Reset: 0000_0000h. Mask for trap address 63:32.**IOHCMISC[0...3]x00000C20 (IOHC::S2_TRAP_COMMAND_MASK)**

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00000C20; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00000C20; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

31:14 Reserved.

13:8 **S2_TrapCmd1Mask**. Read-write. Reset: 00h. Mask for trap command 1.

7:6 Reserved.

5:0 **S2_TrapCmd0Mask**. Read-write. Reset: 00h. Mask for trap command 0.

IOHCMISC[0...3]x00001000 (IOHC::IOHC_REQDECODE_OVERRIDE)

Read-write. Reset: 0000_0000h.

Force decode to a specific destination, from each given source client.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001000; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001000; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:28	ReqDecodeOverride_Client7. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
27:24	ReqDecodeOverride_Client6. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
23:20	ReqDecodeOverride_Client5. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
19:16	ReqDecodeOverride_Client4. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
15:12	ReqDecodeOverride_Client3. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
11:8	ReqDecodeOverride_Client2. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
7:4	ReqDecodeOverride_Client1. Read-write. Reset: 0h.

	Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
3:0	ReqDecodeOverride_Client0. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.

IOHCMISC[0...3]x00001004 (IOHC::IOHC_RSPDECODE_OVERRIDE)

Read-write. Reset: 0000_0000h.

Force decode to a specific destination, from each given source client.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001004; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001004; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:28	RspDecodeOverride_Client7. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
27:24	RspDecodeOverride_Client6. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
23:20	RspDecodeOverride_Client5. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
19:16	RspDecodeOverride_Client4. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
15:12	RspDecodeOverride_Client3. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
11:8	RspDecodeOverride_Client2. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
7:4	RspDecodeOverride_Client1. Read-write. Reset: 0h.

	Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.
3:0	RspDecodeOverride_Client0. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 send to Destination0 4'b0010 send to Destination1 4'b0011 send to Destination2 4'b0100-1110 etc 4'b1111 send to internalUR.

IOHCMISC[0...3]x00001008 (IOHC::IOHC_RSPPASSPW_OVERRIDE)

Read-write. Reset: 0000_0000h.

Force RspPassPW for responses, from each given source client.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001008; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001008; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:28	RspPassPWOverride_Client7. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 Force RspPassPW to 1 internally for host ordering rules 4'b0010 Force RspPassPW to 0 internally for DMA ordering rules unless SDP_RspPassPW is set 4'b0011 Force RspPassPW to 0 internally.
27:24	RspPassPWOverride_Client6. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 Force RspPassPW to 1 internally for host ordering rules 4'b0010 Force RspPassPW to 0 internally for DMA ordering rules unless SDP_RspPassPW is set 4'b0011 Force RspPassPW to 0 internally.
23:20	RspPassPWOverride_Client5. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 Force RspPassPW to 1 internally for host ordering rules 4'b0010 Force RspPassPW to 0 internally for DMA ordering rules unless SDP_RspPassPW is set 4'b0011 Force RspPassPW to 0 internally.
19:16	RspPassPWOverride_Client4. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 Force RspPassPW to 1 internally for host ordering rules 4'b0010 Force RspPassPW to 0 internally for DMA ordering rules unless SDP_RspPassPW is set 4'b0011 Force RspPassPW to 0 internally.
15:12	RspPassPWOverride_Client3. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 Force RspPassPW to 1 internally for host ordering rules 4'b0010 Force RspPassPW to 0 internally for DMA ordering rules unless SDP_RspPassPW is set 4'b0011 Force RspPassPW to 0 internally.
11:8	RspPassPWOverride_Client2. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 Force RspPassPW to 1 internally for host ordering rules 4'b0010 Force RspPassPW to 0 internally for DMA ordering rules unless SDP_RspPassPW is set 4'b0011 Force RspPassPW to 0 internally.
7:4	RspPassPWOverride_Client1. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 Force RspPassPW to 1 internally for host ordering rules 4'b0010 Force RspPassPW to 0 internally for DMA ordering rules unless SDP_RspPassPW is set 4'b0011 Force RspPassPW to 0 internally.
3:0	RspPassPWOverride_Client0. Read-write. Reset: 0h. Description: 4'b0000 no override, use regular decode 4'b0001 Force RspPassPW to 1 internally for host ordering rules 4'b0010 Force RspPassPW to 0 internally for DMA ordering rules unless SDP_RspPassPW is set 4'b0011 Force RspPassPW to 0 internally.

IOHCMISC[0...3]x0000100C (IOHC::IOHC_USERBIT_BYPASS)

Read-write. Reset: 0000_0000h.

user bit bypass bit.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000100C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000100C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:8	Reserved.
7:0	Userbit_Bypass. Read-write. Reset: 00h. Per VC, when set 1, IOHC passes through req and rsp user bits on the SDP interfaces, instead of populating the PortID and AERlog fields. Bit0 - VC0, Bit1 - VC1 ... Bit7 - VC7.

IOHCMISC[0...3]x00001038 (IOHC::IOHC_SMN_MASTER_CNTL)

Read-write. Reset: 0000_0000h.

read and write response errors from [SMN](#) control.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001038; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001038; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:1	Reserved.
0	SmnErrRspMap. Read-write. Reset: 0. Description: Controls how read and write response errors from SMN are signaled back to the CPU. 1=Target Abort. 0=Master Abort.

IOHCMISC[0...3]x0000103C (IOHC::IOHC_SMN_MASTER_STATUS)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

IOHC_SMN_MASTER Error Status.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000103C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000103C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:1	Reserved.
0	SmnPoisonErrStatus. Read,Write-1-to-clear. Reset: Cold,0. IOHC SMN master consumed poisoned write data and terminated the request.

IOHCMISC[0...3]x00001040 (IOHC::IOHC_IOS_UNITID_LIST_0)

Read-write. Reset: 1905_4110h.

IOHC_IOS_UNITID_LIST_0.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001040; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001040; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_2. Read-write. Reset: 190h. IOS_UnitID_2 for IOHC sdp reorder channel2
19:10	IOS_UnitID_1. Read-write. Reset: 150h. IOS_UnitID_1 for IOHC sdp reorder channel1
9:0	IOS_UnitID_0. Read-write. Reset: 110h. IOS_UnitID_0 for IOHC sdp reorder channel0

IOHCMISC[0...3]x00001044 (IOHC::IOHC_IOS_UNITID_LIST_1)

Read-write. Reset: 2508_41D0h.

IOHC_IOS_UNITID_LIST_1.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001044; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001044; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_5. Read-write. Reset: 250h. IOS_UnitID_5 for IOHC sdp reorder channel5
19:10	IOS_UnitID_4. Read-write. Reset: 210h. IOS_UnitID_4 for IOHC sdp reorder channel4
9:0	IOS_UnitID_3. Read-write. Reset: 1D0h. IOS_UnitID_3 for IOHC sdp reorder channel3

IOHCMISC[0...3]x00001048 (IOHC::IOHC_IOS_UNITID_LIST_2)

Read-write. Reset: 010B_4290h.

IOHC_IOS_UNITID_LIST_2.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001048; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001048; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_8. Read-write. Reset: 010h. IOS_UnitID_8 for IOHC sdp reorder channel8
19:10	IOS_UnitID_7. Read-write. Reset: 2D0h. IOS_UnitID_7 for IOHC sdp reorder channel7
9:0	IOS_UnitID_6. Read-write. Reset: 290h. IOS_UnitID_6 for IOHC sdp reorder channel6

IOHCMISC[0...3]x0000104C (IOHC::IOHC_IOS_UNITID_LIST_3)

Read-write. Reset: 0130_4811h.

IOHC_IOS_UNITID_LIST_3.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000104C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000104C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_11. Read-write. Reset: 013h. IOS_UnitID_11 for IOHC sdp reorder channel11
19:10	IOS_UnitID_10. Read-write. Reset: 012h. IOS_UnitID_10 for IOHC sdp reorder channel10
9:0	IOS_UnitID_9. Read-write. Reset: 011h. IOS_UnitID_9 for IOHC sdp reorder channel9

IOHCMISC[0...3]x00001050 (IOHC::IOHC_IOS_UNITID_LIST_4)

Read-write. Reset: 1B05_C130h.

IOHC_IOS_UNITID_LIST_4.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001050; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001050; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_14. Read-write. Reset: 1B0h. IOS_UnitID_14 for IOHC sdp reorder channel14
19:10	IOS_UnitID_13. Read-write. Reset: 170h. IOS_UnitID_13 for IOHC sdp reorder channel13
9:0	IOS_UnitID_12. Read-write. Reset: 130h. IOS_UnitID_12 for IOHC sdp reorder channel12

IOHCMISC[0...3]x00001054 (IOHC::IOHC_IOS_UNITID_LIST_5)

Read-write. Reset: 2708_C1F0h.

IOHC_IOS_UNITID_LIST_5.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001054; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001054; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_17. Read-write. Reset: 270h. IOS_UnitID_17 for IOHC sdp reorder channel17
19:10	IOS_UnitID_16. Read-write. Reset: 230h. IOS_UnitID_16 for IOHC sdp reorder channel16
9:0	IOS_UnitID_15. Read-write. Reset: 1F0h. IOS_UnitID_15 for IOHC sdp reorder channel15

IOHCMISC[0...3]x00001058 (IOHC::IOHC_IOS_UNITID_LIST_6)

Read-write. Reset: 050B_C2B0h.

IOHC_IOS_UNITID_LIST_6.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001058; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001058; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_20. Read-write. Reset: 050h. IOS_UnitID_20 for IOHC sdp reorder channel20
19:10	IOS_UnitID_19. Read-write. Reset: 2F0h. IOS_UnitID_19 for IOHC sdp reorder channel19
9:0	IOS_UnitID_18. Read-write. Reset: 2B0h. IOS_UnitID_18 for IOHC sdp reorder channel18

IOHCMISC[0...3]x0000105C (IOHC::IOHC_IOS_UNITID_LIST_7)

Read-write. Reset: 0531_4851h.

IOHC_IOS_UNITID_LIST_7.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000105C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000105C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_23. Read-write. Reset: 053h. IOS_UnitID_23 for IOHC sdp reorder channel23
19:10	IOS_UnitID_22. Read-write. Reset: 052h. IOS_UnitID_22 for IOHC sdp reorder channel22
9:0	IOS_UnitID_21. Read-write. Reset: 051h. IOS_UnitID_21 for IOHC sdp reorder channel21

IOHCMISC[0...3]x00001060 (IOHC::IOHC_IOS_UNITID_LIST_8)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_8.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001060; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001060; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_26. Read-write. Reset: 000h. IOS_UnitID_26 for IOHC sdp reorder channel26
19:10	IOS_UnitID_25. Read-write. Reset: 000h. IOS_UnitID_25 for IOHC sdp reorder channel25
9:0	IOS_UnitID_24. Read-write. Reset: 000h. IOS_UnitID_24 for IOHC sdp reorder channel24

IOHCMISC[0...3]x00001064 (IOHC::IOHC_IOS_UNITID_LIST_9)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_9.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001064; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001064; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_29. Read-write. Reset: 000h. IOS_UnitID_29 for IOHC sdp reorder channel29
19:10	IOS_UnitID_28. Read-write. Reset: 000h. IOS_UnitID_28 for IOHC sdp reorder channel28
9:0	IOS_UnitID_27. Read-write. Reset: 000h. IOS_UnitID_27 for IOHC sdp reorder channel27

IOHCMISC[0...3]x00001068 (IOHC::IOHC_IOS_UNITID_LIST_10)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_10.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001068; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001068; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_32. Read-write. Reset: 000h. IOS_UnitID_32 for IOHC sdp reorder channel32
19:10	IOS_UnitID_31. Read-write. Reset: 000h. IOS_UnitID_31 for IOHC sdp reorder channel31
9:0	IOS_UnitID_30. Read-write. Reset: 000h. IOS_UnitID_30 for IOHC sdp reorder channel30

IOHCMISC[0...3]x0000106C (IOHC::IOHC_IOS_UNITID_LIST_11)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_11.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000106C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000106C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_35. Read-write. Reset: 000h. IOS_UnitID_35 for IOHC sdp reorder channel35
19:10	IOS_UnitID_34. Read-write. Reset: 000h. IOS_UnitID_34 for IOHC sdp reorder channel34
9:0	IOS_UnitID_33. Read-write. Reset: 000h. IOS_UnitID_33 for IOHC sdp reorder channel33

IOHCMISC[0...3]x00001070 (IOHC::IOHC_IOS_UNITID_LIST_12)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_12.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001070; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001070; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_38. Read-write. Reset: 000h. IOS_UnitID_38 for IOHC sdp reorder channel38
19:10	IOS_UnitID_37. Read-write. Reset: 000h. IOS_UnitID_37 for IOHC sdp reorder channel37
9:0	IOS_UnitID_36. Read-write. Reset: 000h. IOS_UnitID_36 for IOHC sdp reorder channel36

IOHCMISC[0...3]x00001074 (IOHC::IOHC_IOS_UNITID_LIST_13)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_13.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001074; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001074; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_41. Read-write. Reset: 000h. IOS_UnitID_41 for IOHC sdp reorder channel41
19:10	IOS_UnitID_40. Read-write. Reset: 000h. IOS_UnitID_40 for IOHC sdp reorder channel40
9:0	IOS_UnitID_39. Read-write. Reset: 000h. IOS_UnitID_39 for IOHC sdp reorder channel39

IOHCMISC[0...3]x00001078 (IOHC::IOHC_IOS_UNITID_LIST_14)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_14.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001078; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001078; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_44. Read-write. Reset: 000h. IOS_UnitID_44 for IOHC sdp reorder channel44
19:10	IOS_UnitID_43. Read-write. Reset: 000h. IOS_UnitID_43 for IOHC sdp reorder channel43
9:0	IOS_UnitID_42. Read-write. Reset: 000h. IOS_UnitID_42 for IOHC sdp reorder channel42

IOHCMISC[0...3]x0000107C (IOHC::IOHC_IOS_UNITID_LIST_15)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_15.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000107C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000107C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_47. Read-write. Reset: 000h. IOS_UnitID_47 for IOHC sdp reorder channel47
19:10	IOS_UnitID_46. Read-write. Reset: 000h. IOS_UnitID_46 for IOHC sdp reorder channel46
9:0	IOS_UnitID_45. Read-write. Reset: 000h. IOS_UnitID_45 for IOHC sdp reorder channel45

IOHCMISC[0...3]x00001080 (IOHC::IOHC_IOS_UNITID_LIST_16)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_16.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001080; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001080; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_50. Read-write. Reset: 000h. IOS_UnitID_50 for IOHC sdp reorder channel50
19:10	IOS_UnitID_49. Read-write. Reset: 000h. IOS_UnitID_49 for IOHC sdp reorder channel49
9:0	IOS_UnitID_48. Read-write. Reset: 000h. IOS_UnitID_48 for IOHC sdp reorder channel48

IOHCMISC[0...3]x00001084 (IOHC::IOHC_IOS_UNITID_LIST_17)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_17.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001084; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001084; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_53. Read-write. Reset: 000h. IOS_UnitID_53 for IOHC sdp reorder channel53
19:10	IOS_UnitID_52. Read-write. Reset: 000h. IOS_UnitID_52 for IOHC sdp reorder channel52
9:0	IOS_UnitID_51. Read-write. Reset: 000h. IOS_UnitID_51 for IOHC sdp reorder channel51

IOHCMISC[0...3]x00001088 (IOHC::IOHC_IOS_UNITID_LIST_18)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_18.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001088; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001088; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_56. Read-write. Reset: 000h. IOS_UnitID_56 for IOHC sdp reorder channel56
19:10	IOS_UnitID_55. Read-write. Reset: 000h. IOS_UnitID_55 for IOHC sdp reorder channel55
9:0	IOS_UnitID_54. Read-write. Reset: 000h. IOS_UnitID_54 for IOHC sdp reorder channel54

IOHCMISC[0...3]x0000108C (IOHC::IOHC_IOS_UNITID_LIST_19)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_19.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000108C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000108C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_59. Read-write. Reset: 000h. IOS_UnitID_59 for IOHC sdp reorder channel59
19:10	IOS_UnitID_58. Read-write. Reset: 000h. IOS_UnitID_58 for IOHC sdp reorder channel58
9:0	IOS_UnitID_57. Read-write. Reset: 000h. IOS_UnitID_57 for IOHC sdp reorder channel57

IOHCMISC[0...3]x00001090 (IOHC::IOHC_IOS_UNITID_LIST_20)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_20.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001090; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001090; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_62. Read-write. Reset: 000h. IOS_UnitID_62 for IOHC sdp reorder channel62
19:10	IOS_UnitID_61. Read-write. Reset: 000h. IOS_UnitID_61 for IOHC sdp reorder channel61
9:0	IOS_UnitID_60. Read-write. Reset: 000h. IOS_UnitID_60 for IOHC sdp reorder channel60

IOHCMISC[0...3]x00001094 (IOHC::IOHC_IOS_UNITID_LIST_21)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_21.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001094; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001094; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_65. Read-write. Reset: 000h. IOS_UnitID_65 for IOHC sdp reorder channel65
19:10	IOS_UnitID_64. Read-write. Reset: 000h. IOS_UnitID_64 for IOHC sdp reorder channel64
9:0	IOS_UnitID_63. Read-write. Reset: 000h. IOS_UnitID_63 for IOHC sdp reorder channel63

IOHCMISC[0...3]x00001098 (IOHC::IOHC_IOS_UNITID_LIST_22)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_22.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00001098; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00001098; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_68. Read-write. Reset: 000h. IOS_UnitID_68 for IOHC sdpc reorder channel68
19:10	IOS_UnitID_67. Read-write. Reset: 000h. IOS_UnitID_67 for IOHC sdpc reorder channel67
9:0	IOS_UnitID_66. Read-write. Reset: 000h. IOS_UnitID_66 for IOHC sdpc reorder channel66

IOHCMISC[0...3]x0000109C (IOHC::IOHC_IOS_UNITID_LIST_23)

Read-write. Reset: 0000_0000h.

IOHC_IOS_UNITID_LIST_23.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000109C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000109C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:30	Reserved.
29:20	IOS_UnitID_71. Read-write. Reset: 000h. IOS_UnitID_71 for IOHC sdpc reorder channel71
19:10	IOS_UnitID_70. Read-write. Reset: 000h. IOS_UnitID_70 for IOHC sdpc reorder channel70
9:0	IOS_UnitID_69. Read-write. Reset: 000h. IOS_UnitID_69 for IOHC sdpc reorder channel69

IOHCMISC[0...3]x00004000 (IOHC::SB_COMMAND)

Read-write. Reset: 0000h.

iFCH Enablement

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004000; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004000; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
15:3	Reserved.
2	BUS_MASTER_EN. Read-write. Reset: 0. Enable memory access from the iFCH. 0=Disable 1=Enable.
1	MEM_ACCESS_EN. Read-write. Reset: 0. Enable memory access to the iFCH. 0=Disable 1=Enable.
0	IO_ACCESS_EN. Read-write. Reset: 0. Enable IO access to the iFCH. 0=Disable 1=Enable.

IOHCMISC[0...3]x00004004 (IOHC::SB_SUB_BUS_NUMBER_LATENCY)

Read-write. Reset: 0000_0000h.

Subordinate Bus Number Latency

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004004; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004004; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:24	Reserved.
23:16	SUB_BUS_NUM. Read-write. Reset: 00h. Subordinate Bus Number Register is used to record the bus number of the highest numbered PCI bus segment which is behind the iFCH.
15:8	SECONDARY_BUS. Read-write. Reset: 00h. Secondary Bus Number register is used to record the bus number of the PCIE bus segment to which the secondary interface of the iFCH is connected.
7:0	Reserved.

IOHCMISC[0...3]x00004008 (IOHC::SB_IO_BASE_LIMIT)

Read-write. Reset: 0000h.

I/O Base Register Limit is used by the iFCH to determine when to forward I/O transactions from one interface to the other.

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004008; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004008; IOHCMISC[3:2]=13[E:D]1_0000h`

Bits	Description
15:12	IO_LIMIT . Read-write. Reset: 0h. I/O Limit.
11:8	Reserved.
7:4	IO_BASE . Read-write. Reset: 0h. I/O Base.
3:0	Reserved.

IOHCMISC[0...3]x0000400C (IOHC::SB_MEM_BASE_LIMIT)

Read-write. Reset: 0000_0000h.

Memory Limit Register defines a memory mapped I/O address range which is used by the iFCH to determine when to forward memory transactions from one interface to the other.

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000400C; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000400C; IOHCMISC[3:2]=13[E:D]1_0000h`

Bits	Description
31:20	MEM_LIMIT_31_20 . Read-write. Reset: 000h. Memory Limit.
19:16	Reserved.
15:4	MEM_BASE_31_20 . Read-write. Reset: 000h. Memory Base Register.
3:0	Reserved.

IOHCMISC[0...3]x00004010 (IOHC::SB_PREF_BASE_LIMIT)

Read-write. Reset: 0000_0000h.

Prefetchable Memory Base Limit indicates 64-bit addresses are supported.

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004010; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004010; IOHCMISC[3:2]=13[E:D]1_0000h`

Bits	Description
31:20	PREF_MEM_LIMIT_31_20 . Read-write. Reset: 000h. Prefetchable Memory Limit.
19:16	Reserved.
15:4	PREF_MEM_BASE_31_20 . Read-write. Reset: 000h. Prefetchable Memory Base.
3:0	Reserved.

IOHCMISC[0...3]x00004014 (IOHC::SB_PREF_BASE_UPPER)

Read-write. Reset: 0000_0000h.

Prefetchable Memory Base Upper 32 bits.

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004014; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004014; IOHCMISC[3:2]=13[E:D]1_0000h`

Bits	Description
31:0	PREF_BASE_UPPER . Read-write. Reset: 0000_0000h. Upper 32 bits for 64-bit address.

IOHCMISC[0...3]x00004018 (IOHC::SB_PREF_LIMIT_UPPER)

Read-write. Reset: 0000_0000h.

Prefetchable Memory Limit Upper 32 bits.

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004018; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004018; IOHCMISC[3:2]=13[E:D]1_0000h`

Bits	Description
31:0	PREF_LIMIT_UPPER . Read-write. Reset: 0000_0000h. Upper 32 bits for 64-bit address.

IOHCMISC[0...3]x0000401C (IOHC::SB_IO_BASE_LIMIT_HI)

Read-write. Reset: 0000_0000h.

I/O Base and I/O Limit Upper 16 bits.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000401C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000401C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description31:16 **IO_LIMIT_31_16**. Read-write. Reset: 0000h. Upper 16 bits for 32-bit address.15:0 **IO_BASE_31_16**. Read-write. Reset: 0000h. Upper 16 bits for 32-bit address.**IOHCMISC[0...3]x00004020 (IOHC::SB_IRQ_BRIDGE_CNTL)**

Read-write. Reset: 0000h.

Bridge Control Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004020; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004020; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

15:5 Reserved.

4 **VGA_DEC**. Read-write. Reset: 0. Enables the iFCH to provide 16-bit decoding of VGA I/O address precluding the decoding of alias addresses every 1 kB (ie. requires address bits 15:10=0).3 **VGA_EN**. Read-write. Reset: 0. Enable fixed VGA memory and IO regions decode to the iFCH. 16-bit VGA IO ranges are address bits 31:16=0, 9:0=3B0 to 3BB or 9:0=3C0 to 3DF. VGA memory range is A_0000h to B_FFFFh.2 **ISA_EN**. Read-write. Reset: 0. Enable fixed ISA IO regions decode to the iFCH. ISA regions are within the first 256B of each 1K address range (ie. address bits 31:16=0 and 9:8=0).

1:0 Reserved.

IOHCMISC[0...3]x00004024 (IOHC::SB_EXT_BRIDGE_CNTL)

Read-write. Reset: 00h.

External Bridge Control Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004024; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004024; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

7:1 Reserved.

0 **IO_PORT_80_EN**. Read-write. Reset: 0. Register to enable IO port 80 decoding. Enables fixed IO decode to address 0x80 or 0x1080 to iFCH.**IOHCMISC[0...3]x00004028 (IOHC::SB_PMI_STATUS_CNTL)**

Read-write. Reset: 00h.

Power Management Control and Status Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004028; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004028; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

7:2 Reserved.

1:0 **POWER_STATE**. Read-write. Reset: 0h.**Description:** Determine the current power state.

00b - D0

01b - Reserved

10b - Reserved

11b - D3

IOHCMISC[0...3]x0000402C (IOHC::SB_SLOT_CAP)

Read-write. Reset: 0000_0000h.

The Slot Capabilities register identifies PCI Express slot specific capabilities.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000402C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000402C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:17	Reserved.
16:15	SLOT_PWR_LIMIT_SCALE. Read-write. Reset: 0h. Specifies the scale used for the Slot Power Limit Value.
14:7	SLOT_PWR_LIMIT_VALUE. Read-write. Reset: 00h. In combination with the Slot Power Limit Scale value, specifies the upper limit on power supplied by slot.
6:0	Reserved.

IOHCMISC[0...3]x00004030 (IOHC::SB_ROOT_CNTL)

Read-write. Reset: 0000h.

The Root Control register controls PCI Express Root Complex specific parameters.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004030; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004030; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
15:5	Reserved.
4	CRS_SOFTWARE_VISIBILITY_EN. Read-write. Reset: 0. This bit when set enables the Root Port to return Configuration Request Retry Status Completion Status to software.
3:0	Reserved.

IOHCMISC[0...3]x00004034 (IOHC::SB_DEVICE_CNTL2)

Read-write. Reset: 0000h.

The Device Control 2 register controls PCI Express device specific parameters.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004034; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004034; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
15:6	Reserved.
5	ARI_FORWARDING_EN. Read-write. Reset: 0. ARI Forwarding enable. When set, this assumes Dev number=0 and allows 8-bit Fn number. Otherwise, it is required that Dev=0 for external config request decoding.
4:0	Reserved.

IOHCMISC[0...3]x00004040 (IOHC::IOHC_QOS_CONTROL)

Read-write. Reset: E000_0000h.

Set QoSPriority per VC for DMA requests sent to the SDF.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004040; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004040; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:28	VC7QoSPriority. Read-write. Reset: Eh. VC7QoSPriority.
27:24	VC6QoSPriority. Read-write. Reset: 0h. VC6QoSPriority.
23:20	VC5QoSPriority. Read-write. Reset: 0h. VC5QoSPriority.
19:16	VC4QoSPriority. Read-write. Reset: 0h. VC4QoSPriority.
15:12	VC3QoSPriority. Read-write. Reset: 0h. VC3QoSPriority.
11:8	VC2QoSPriority. Read-write. Reset: 0h. VC2QoSPriority.
7:4	VC1QoSPriority. Read-write. Reset: 0h. VC1QoSPriority.
3:0	VC0QoSPriority. Read-write. Reset: 0h. VC0QoSPriority.

IOHCMISC[0...3]x00004044 (IOHC::USB_QoS_CNTL)

Read-write. Reset: 0000_0000h.

programmed UnitID is seen being sent to [DE](#), when we set to the QoSPriority to the programmed value`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004044; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004044; IOHCMISC[3:2]=13[E:D]1_0000h`

Bits	Description
31:29	Reserved.
28	UnitID1Enable. Read-write. Reset: 0. Enable UnitIDQoSPriority setting for UnitID1
27:24	UnitID1QoSPriority. Read-write. Reset: 0h. QoSPriority to set for UnitID1
23	Reserved.
22:16	UnitID1. Read-write. Reset: 00h. UnitID to set QoSPriority
15:13	Reserved.
12	UnitID0Enable. Read-write. Reset: 0. Enable UnitIDQoSPriority setting for UnitID0
11:8	UnitID0QoSPriority. Read-write. Reset: 0h. QoSPriority to set for UnitID0
7	Reserved.
6:0	UnitID0. Read-write. Reset: 00h. UnitID to set QoSPriority

IOHCMISC[0...3]x00004048 (IOHC::IOHC_NCM_QOS_CONTROL)

Read-write. Reset: 0000_0000h.

set QoSPriority per VC for DMA requests sent to the NCM

`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00004048; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00004048; IOHCMISC[3:2]=13[E:D]1_0000h`

Bits	Description
31:28	VC7NCMQoSPriority. Read-write. Reset: 0h. VC7NCMQoSPriority.
27:24	VC6NCMQoSPriority. Read-write. Reset: 0h. VC6NCMQoSPriority.
23:20	VC5NCMQoSPriority. Read-write. Reset: 0h. VC5NCMQoSPriority.
19:16	VC4NCMQoSPriority. Read-write. Reset: 0h. VC4NCMQoSPriority.
15:12	VC3NCMQoSPriority. Read-write. Reset: 0h. VC3NCMQoSPriority.
11:8	VC2NCMQoSPriority. Read-write. Reset: 0h. VC2NCMQoSPriority.
7:4	VC1NCMQoSPriority. Read-write. Reset: 0h. VC1NCMQoSPriority.
3:0	VC0NCMQoSPriority. Read-write. Reset: 0h. VC0NCMQoSPriority.

IOHCMISC[0...3]x0000404C (IOHC::IOHC_QOS_CONTROL2)

Read-write. Reset: 0000_0000h.

programmed UnitID is seen being sent to [DE](#), when we set to the QoSPriority to the programmed value`_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x0000404C; IOHCMISC[1:0]=13[C:B]1_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x0000404C; IOHCMISC[3:2]=13[E:D]1_0000h`

Bits	Description
31:29	Reserved.
28	UnitID3Enable. Read-write. Reset: 0. Enable UnitIDQoSPriority setting for UnitID1
27:24	UnitID3QoSPriority. Read-write. Reset: 0h. QoSPriority to set for UnitID1
23	Reserved.
22:16	UnitID3. Read-write. Reset: 00h. UnitID to set QoSPriority
15:13	Reserved.
12	UnitID2Enable. Read-write. Reset: 0. Enable UnitIDQoSPriority setting for UnitID0
11:8	UnitID2QoSPriority. Read-write. Reset: 0h. QoSPriority to set for UnitID0
7	Reserved.
6:0	UnitID2. Read-write. Reset: 00h. UnitID to set QoSPriority

IOHCMISC[0...3]x0000405C (IOHC::MPIO_SMN_INT_REQ_ADDR)

Read-write. Reset: 0000_0000h.

[SMN](#) write address for [MPIO](#) Ring Buffer doorbell Interrupt.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x0000405C; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x0000405C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:20	Reserved.
19:0	SMN_MPIO_REQ_ADDR . Read-write. Reset: 0_0000h. SMN write address for MPIO Ring Buffer doorbell Interrupt.

IOHCMISC[0...3]x00004060 (IOHC::MPIO_SMN_INT_MCM_ADDR)

Read-write. Reset: 0000_0000h.

[SMN](#) write mcm address for [MPIO](#) Ring Buffer doorbell Interrupt.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00004060; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00004060; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:8	Reserved.
7:0	SMN_MPIO_MCM_ADDR . Read-write. Reset: 00h. SMN write mcm address for MPIO Ring Buffer doorbell Interrupt.

IOHCMISC[0...3]x00004064 (IOHC::MPIO_SMN_INT_APERTUREID)

Read-write. Reset: 0000_0000h.

[SMN](#) write apertureID for [MPIO](#) Ring Buffer doorbell Interrupt.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00004064; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00004064; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:12	Reserved.
11:0	SMN_MPIO_APERTUREID . Read-write. Reset: 000h. SMN write apertureID for MPIO Ring Buffer doorbell Interrupt.

IOHCMISC[0...3]x00004068 (IOHC::CXLVDM_SMN_INT_REQ_ADDR)

Read-write. Reset: 0000_0000h.

[SMN](#) write address for CXLVDM Ring Buffer doorbell Interrupt.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00004068; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00004068; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:20	Reserved.
19:0	SMN_CXLVDM_REQ_ADDR . Read-write. Reset: 0_0000h. SMN write address for CXLVDM Ring Buffer doorbell Interrupt.

IOHCMISC[0...3]x0000406C (IOHC::CXLVDM_SMN_INT_MCM_ADDR)

Read-write. Reset: 0000_0000h.

[SMN](#) write mcm address for CXLVDM Ring Buffer doorbell Interrupt.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x0000406C; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x0000406C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:8	Reserved.
7:0	SMN_CXLVDM_MCM_ADDR . Read-write. Reset: 00h. SMN write mcm address for CXLVDM Ring Buffer doorbell Interrupt.

IOHCMISC[0...3]x00004070 (IOHC::CXLVDM_SMN_INT_APERTUREID)

Read-write. Reset: 0000_0000h.

[SMN](#) write apertureID for CXLVDM Ring Buffer doorbell Interrupt.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00004070; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00004070; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:12	Reserved.
11:0	SMN_CXLVDM_APERTUREID . Read-write. Reset: 000h. SMN write apertureID for CXLVDM Ring Buffer doorbell Interrupt.

IOHCMISC[0...3]x00004080 (IOHC::MCA_SMN_INT_REQ_ADDR)

Read-write. Reset: 0000_0000h.

[SMN](#) write address for [MCA](#) Error reporting Interrupt.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00004080; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00004080; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:20	Reserved.
19:0	SMN_INT_REQ_ADDR . Read-write. Reset: 0_0000h. SMN write address for MCA Error reporting Interrupt.

IOHCMISC[0...3]x00004084 (IOHC::MCA_SMN_INT_MCM_ADDR)

Read-write. Reset: 0000_0000h.

[SMN](#) write mcm address for [MCA](#) Error reporting Interrupt.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00004084; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00004084; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:8	Reserved.
7:0	SMN_INT_MCM_ADDR . Read-write. Reset: 00h. SMN write mcm address for MCA Error reporting Interrupt.

IOHCMISC[0...3]x00004088 (IOHC::MCA_SMN_INT_APERTUREID)

Read-write. Reset: 0000_0000h.

[SMN](#) write apertureID for [MCA](#) Error reporting Interrupt.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x00004088; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x00004088; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:12	Reserved.
11:0	SMN_INT_APERTUREID . Read-write. Reset: 000h. Init: BIOS,490h. SMN write apertureID for MCA Error reporting Interrupt.

IOHCMISC[0...3]x0000408C (IOHC::MCA_SMN_INT_CONTROL)

Read-write. Reset: 0000_0000h.

[MCA](#) Error Reporting Interrupt control.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCMISC[1:0]x0000408C; IOHCMISC[1:0]=13[C:B]1_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCMISC[3:2]x0000408C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:4	Reserved.
3:0	MCACrossTrigger . Read-write. Reset: 0h. Each bit in this register corresponds to a crosstrigger signal. When the bit is set to 1, the corresponding crosstrigger signal is asserted when the McaErrTrig is activated. More than one bit may be set.

IOHCMISC[0...3]x000040A0 (IOHC::DVM_COMPLETE_THREAD_ID)

Read-write. Reset: 0000_FFFFh.

DVM Complete request thread ID.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000040A0; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000040A0; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**

31:16 Reserved.

15:0 **DVMCompleteThreadID**. Read-write. Reset: FFFFh. DVM Complete request thread ID for MP.**IOHCMISC[0...3]x000040C4 (IOHC::IOHC_SION_REQTHROTTLETHRESHOLD)**

Read-write. Reset: 0000_0000h.

SION ReqThrottleThreshold

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000040C4; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000040C4; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**

31:24 Reserved.

23:16 **IOHC_SION_RdReqThrottleThreshold_2**. Read-write. Reset: 00h. Threshold for Real-time(VC5,6,7) read response throttle before stalling new requests from being issued. Once deficit has exceeded the threshold, new read request will be stalled until counter is below the threshold.15:8 **IOHC_SION_RdReqThrottleThreshold_1**. Read-write. Reset: 00h. Threshold for Deadlock-free(VC4) read response throttle before stalling new requests from being issued. Once deficit has exceeded the threshold, new read request will be stalled until counter is below the threshold.7:0 **IOHC_SION_RdReqThrottleThreshold_0**. Read-write. Reset: 00h. Threshold for NP(VC0) read response throttle before stalling new requests from being issued. Once deficit has exceeded the threshold, new read request will be stalled until counter is below the threshold.**IOHCMISC[0...3]x000040C8 (IOHC::IOHC_Reorder_SION_ReqPoolCredit_Alloc_Lower)**

Read-write. Reset: 0001_0101h.

Lower 32-bit field of ReqPoolCredit_Alloc.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000040C8; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000040C8; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**31:0 **IOHC_Reorder_SION_ReqPoolCredit_Alloc_Lower**. Read-write. Reset: 0001_0101h.**Description:** Lower 32-bit field of the Each 8-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 7:0 are for VC0, Bits 15:8 are for VC1, etc.**IOHCMISC[0...3]x000040CC (IOHC::IOHC_Reorder_SION_ReqPoolCredit_Alloc_Upper)**

Read-write. Reset: 0000_0000h.

Upper 32-bit field of ReqPoolCredit_Alloc.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000040CC; IOHCMISC[1:0]=13[C:B]1_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000040CC; IOHCMISC[3:2]=13[E:D]1_0000h**Bits Description**31:0 **IOHC_Reorder_SION_ReqPoolCredit_Alloc_Upper**. Read-write. Reset: 0000_0000h.**Description:** Upper 32-bit field of the Each 8-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 7:0 are for VC4, Bits 15:8 are for VC5, etc.

IOHCMISC[0...3]x000040D0 (IOHC::IOHC_Reorder_SION_DataPoolCredit_Alloc_Lower)

Read-write. Reset: 0001_0101h.

Lower 32-bit field of DataPoolCredit_Alloc.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000040D0; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000040D0; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	IOHC_Reorder_SION_DataPoolCredit_Alloc_Lower. Read-write. Reset: 0001_0101h. Description: Lower 32-bit field of the Each 8-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 7:0 are for VC0, Bits 15:8 are for VC1, etc.

IOHCMISC[0...3]x000040D4 (IOHC::IOHC_Reorder_SION_DataPoolCredit_Alloc_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of DataPoolCredit_Alloc.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x000040D4; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x000040D4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	IOHC_Reorder_SION_DataPoolCredit_Alloc_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of the Each 8-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 7:0 are for VC4, Bits 15:8 are for VC5, etc.

IOHCMISC0x00004400...IOHCMISC3x00005C18 (IOHC::IOHC_SION_S0_CLIENT_REQ_BURSTTARGET_LOWER)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_5C18,5814,5410,500C,4C08,4804,4400; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_5C18,5814,5410,500C,4C08,4804,4400; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_5C18,5814,5410,500C,4C08,4804,4400; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_5C18,5814,5410,500C,4C08,4804,4400; IOHCMISC3=13E1_0000h

Bits	Description
31:0	Req_BurstTarget_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004404...IOHCMISC3x00005C1C (IOHC::IOHC_SION_S0_CLIENT_REQ_BURSTTARGET_UPPER)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_5C1C,5818,5414,5010,4C0C,4808,4404; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_5C1C,5818,5414,5010,4C0C,4808,4404; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_5C1C,5818,5414,5010,4C0C,4808,4404; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_5C1C,5818,5414,5010,4C0C,4808,4404; IOHCMISC3=13E1_0000h

Bits	Description
31:0	Req_BurstTarget_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004408...IOHCMISC3x00005C20 (IOHC::IOHC_SION_S0_CLIENT_REQ_TIMESLOT_LOWER)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C20,581C,5418,5014,4C10,480C,4408]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C20,581C,5418,5014,4C10,480C,4408]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C20,581C,5418,5014,4C10,480C,4408]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C20,581C,5418,5014,4C10,480C,4408]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	Req_TimeSlot_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOHCMISC0x0000440C...IOHCMISC3x00005C24 (IOHC::IOHC_SION_S0_CLIENT_REQ_TIMESLOT_UPPER)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C24,5820,541C,5018,4C14,4810,440C]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C24,5820,541C,5018,4C14,4810,440C]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C24,5820,541C,5018,4C14,4810,440C]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C24,5820,541C,5018,4C14,4810,440C]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	Req_TimeSlot_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOHCMISC0x00004410...IOHCMISC3x00005C28 (IOHC::IOHC_SION_S0_CLIENT_RDRSP_BURSTTARGET_LOWER)

Read-write. Reset: 0202_0202h.

Lower 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C28,5824,5420,501C,4C18,4814,4410]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C28,5824,5420,501C,4C18,4814,4410]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C28,5824,5420,501C,4C18,4814,4410]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C28,5824,5420,501C,4C18,4814,4410]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	RdRsp_BurstTarget_Lower. Read-write. Reset: 0202_0202h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004414...IOHCMISC3x00005C2C (IOHC::IOHC_SION_S0_CLIENT_RDRSP_BURSTTARGET_UPPER)

Read-write. Reset: 0202_0202h.

Upper 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C2C,5828,5424,5020,4C1C,4818,4414]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C2C,5828,5424,5020,4C1C,4818,4414]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C2C,5828,5424,5020,4C1C,4818,4414]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C2C,5828,5424,5020,4C1C,4818,4414]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	RdRsp_BurstTarget_Upper. Read-write. Reset: 0202_0202h. Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004418...IOHCMISC3x00005C30 (IOHC::IOHC_SION_S0_CLIENT_RDRSP_TIMESLOT_LOWER)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C30,582C,5428,5024,4C20,481C,4418]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C30,582C,5428,5024,4C20,481C,4418]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C30,582C,5428,5024,4C20,481C,4418]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C30,582C,5428,5024,4C20,481C,4418]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	RdRsp_TimeSlot_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOHCMISC0x0000441C...IOHCMISC3x00005C34 (IOHC::IOHC_SION_S0_CLIENT_RDRSP_TIMESLOT_UPPER)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C34,5830,542C,5028,4C24,4820,441C]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C34,5830,542C,5028,4C24,4820,441C]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C34,5830,542C,5028,4C24,4820,441C]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C34,5830,542C,5028,4C24,4820,441C]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	RdRsp_TimeSlot_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOHCMISC0x00004420...IOHCMISC3x00005C38 (IOHC::IOHC_SION_S0_CLIENT_WRRSP_BURSTTARGET_LOWER)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C38,5834,5430,502C,4C28,4824,4420]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C38,5834,5430,502C,4C28,4824,4420]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C38,5834,5430,502C,4C28,4824,4420]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C38,5834,5430,502C,4C28,4824,4420]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	WrRsp_BurstTarget_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004424...IOHCMISC3x00005C3C (IOHC::IOHC_SION_S0_CLIENT_WRRSP_BURSTTARGET_UPPER)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C3C,5838,5434,5030,4C2C,4828,4424]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C3C,5838,5434,5030,4C2C,4828,4424]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C3C,5838,5434,5030,4C2C,4828,4424]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C3C,5838,5434,5030,4C2C,4828,4424]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	WrRsp_BurstTarget_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004428...IOHCMISC3x00005C40 (IOHC::IOHC_SION_S0_CLIENT_WRRSP_TIMESLOT_LOWER)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C40,583C,5438,5034,4C30,482C,4428]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C40,583C,5438,5034,4C30,482C,4428]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C40,583C,5438,5034,4C30,482C,4428]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C40,583C,5438,5034,4C30,482C,4428]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	WrRsp_TimeSlot_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOHCMISC0x0000442C...IOHCMISC3x00005C44 (IOHC::IOHC_SION_S0_CLIENT_WRRSP_TIMESLOT_UPPER)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C44,5840,543C,5038,4C34,4830,442C]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C44,5840,543C,5038,4C34,4830,442C]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C44,5840,543C,5038,4C34,4830,442C]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C44,5840,543C,5038,4C34,4830,442C]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	WrRsp_TimeSlot_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOHCMISC0x00004430...IOHCMISC3x00005C48 (IOHC::IOHC_SION_S1_CLIENT_REQ_BURSTTARGET_LOWER)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C48,5844,5440,503C,4C38,4834,4430]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C48,5844,5440,503C,4C38,4834,4430]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C48,5844,5440,503C,4C38,4834,4430]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C48,5844,5440,503C,4C38,4834,4430]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	Req_BurstTarget_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client. Bits 7:0 are for Source0, bits 15:8 are for Source1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004434...IOHCMISC3x00005C4C (IOHC::IOHC_SION_S1_CLIENT_REQ_BURSTTARGET_UPPER)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C4C,5848,5444,5040,4C3C,4838,4434]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C4C,5848,5444,5040,4C3C,4838,4434]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C4C,5848,5444,5040,4C3C,4838,4434]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C4C,5848,5444,5040,4C3C,4838,4434]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	Req_BurstTarget_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client. Bits 7:0 are for Source0, bits 15:8 are for Source1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004438...IOHCMISC3x00005C50
(IOHC::IOHC_SION_S1_CLIENT_REQ_TIMESLOT_LOWER)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C50,584C,5448,5044,4C40,483C,4438]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C50,584C,5448,5044,4C40,483C,4438]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C50,584C,5448,5044,4C40,483C,4438]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C50,584C,5448,5044,4C40,483C,4438]; IOHCMISC3=13E1_0000h

Bits	Description
------	-------------

31:0	Req_TimeSlot_Lower. Read-write. Reset: 0000_0000h.
------	---

Description: Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOHCMISC0x0000443C...IOHCMISC3x00005C54
(IOHC::IOHC_SION_S1_CLIENT_REQ_TIMESLOT_UPPER)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C54,5850,544C,5048,4C44,4840,443C]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C54,5850,544C,5048,4C44,4840,443C]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C54,5850,544C,5048,4C44,4840,443C]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C54,5850,544C,5048,4C44,4840,443C]; IOHCMISC3=13E1_0000h

Bits	Description
------	-------------

31:0	Req_TimeSlot_Upper. Read-write. Reset: 0000_0000h.
------	---

Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client.

Bits 7:0 are for Source0, bits 15:8 are for Source1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004440...IOHCMISC3x00005C58
(IOHC::IOHC_SION_S1_CLIENT_RDRSP_BURSTTARGET_LOWER)

Read-write. Reset: 0202_0202h.

Lower 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C58,5854,5450,504C,4C48,4844,4440]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C58,5854,5450,504C,4C48,4844,4440]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C58,5854,5450,504C,4C48,4844,4440]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C58,5854,5450,504C,4C48,4844,4440]; IOHCMISC3=13E1_0000h

Bits	Description
------	-------------

31:0	RdRsp_BurstTarget_Lower. Read-write. Reset: 0202_0202h.
------	--

Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client.

Bits 7:0 are for Source0, bits 15:8 are for Source1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004444...IOHCMISC3x00005C5C (IOHC::IOHC_SION_S1_CLIENT_RDRSP_BURSTTARGET_UPPER)

Read-write. Reset: 0202_0202h.

Upper 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C5C,5858,5454,5050,4C4C,4848,4444]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C5C,5858,5454,5050,4C4C,4848,4444]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C5C,5858,5454,5050,4C4C,4848,4444]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C5C,5858,5454,5050,4C4C,4848,4444]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	RdRsp_BurstTarget_Upper. Read-write. Reset: 0202_0202h. Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client. Bits 7:0 are for Source0, bits 15:8 are for Source1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004448...IOHCMISC3x00005C60 (IOHC::IOHC_SION_S1_CLIENT_RDRSP_TIMESLOT_LOWER)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C60,585C,5458,5054,4C50,484C,4448]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C60,585C,5458,5054,4C50,484C,4448]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C60,585C,5458,5054,4C50,484C,4448]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C60,585C,5458,5054,4C50,484C,4448]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	RdRsp_TimeSlot_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOHCMISC0x0000444C...IOHCMISC3x00005C64 (IOHC::IOHC_SION_S1_CLIENT_RDRSP_TIMESLOT_UPPER)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C64,5860,545C,5058,4C54,4850,444C]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C64,5860,545C,5058,4C54,4850,444C]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C64,5860,545C,5058,4C54,4850,444C]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C64,5860,545C,5058,4C54,4850,444C]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	RdRsp_TimeSlot_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOHCMISC0x00004450...IOHCMISC3x00005C68
(IOHC::IOHC_SION_S1_CLIENT_WRRSP_BURSTTARGET_LOWER)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C68,5864,5460,505C,4C58,4854,4450]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C68,5864,5460,505C,4C58,4854,4450]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C68,5864,5460,505C,4C58,4854,4450]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C68,5864,5460,505C,4C58,4854,4450]; IOHCMISC3=13E1_0000h

Bits	Description
------	-------------

31:0 **WrRsp_BurstTarget_Lower.** Read-write. Reset: 0000_0000h.
Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client.

Bits 7:0 are for Source0, bits 15:8 are for Source1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004454...IOHCMISC3x00005C6C
(IOHC::IOHC_SION_S1_CLIENT_WRRSP_BURSTTARGET_UPPER)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C6C,5868,5464,5060,4C5C,4858,4454]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C6C,5868,5464,5060,4C5C,4858,4454]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C6C,5868,5464,5060,4C5C,4858,4454]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C6C,5868,5464,5060,4C5C,4858,4454]; IOHCMISC3=13E1_0000h

Bits	Description
------	-------------

31:0 **WrRsp_BurstTarget_Upper.** Read-write. Reset: 0000_0000h.
Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client.

Bits 7:0 are for Source0, bits 15:8 are for Source1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOHCMISC0x00004458...IOHCMISC3x00005C70
(IOHC::IOHC_SION_S1_CLIENT_WRRSP_TIMESLOT_LOWER)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C70,586C,5468,5064,4C60,485C,4458]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C70,586C,5468,5064,4C60,485C,4458]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C70,586C,5468,5064,4C60,485C,4458]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C70,586C,5468,5064,4C60,485C,4458]; IOHCMISC3=13E1_0000h

Bits	Description
------	-------------

31:0 **WrRsp_TimeSlot_Lower.** Read-write. Reset: 0000_0000h.
Description: Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOHCMISC0x0000445C...IOHCMISC3x00005C74 (IOHC::IOHC_SION_S1_CLIENT_WRRSP_TIMESLOT_UPPER)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C74,5870,546C,5068,4C64,4860,445C]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C74,5870,546C,5068,4C64,4860,445C]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C74,5870,546C,5068,4C64,4860,445C]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C74,5870,546C,5068,4C64,4860,445C]; IOHCMISC3=13E1_0000h

Bits Description

31:0 **WrRsp_TimeSlot_Upper**. Read-write. Reset: 0000_0000h.

Description: Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOHCMISC0x00004460...IOHCMISC3x00005C78 (IOHC::IOHC_SION_CLIENT_REQPOOLCREDIT_ALLOC_LOWER)

Read-write.

Lower 32-bit field of ReqPoolCredit_Alloc.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C78,5874,5470,506C,4C68,4864,4460]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C78,5874,5470,506C,4C68,4864,4460]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C78,5874,5470,506C,4C68,4864,4460]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C78,5874,5470,506C,4C68,4864,4460]; IOHCMISC3=13E1_0000h

Bits Description

31:0 **ReqPoolCredit_Alloc_Lower**. Read-write.

Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0100_0101h

Reset: _iohub0_n1_nbio[1:0]_aliasSMN: 0000_0000h

Reset: _iohub0_n[6:2]_nbio[1:0]_aliasSMN: 0000_0101h

Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0100_0101h

Reset: _iohub1_n1_nbio[1:0]_aliasSMN: 0000_0000h

Reset: _iohub1_n[6:2]_nbio[1:0]_aliasSMN: 0000_0101h

Description: Lower 32-bit field of the Each 8-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 7:0 are for VC0, Bits 15:8 are for VC1, etc.

IOHCMISC0x00004464...IOHCMISC3x00005C7C (IOHC::IOHC_SION_CLIENT_REQPOOLCREDIT_ALLOC_UPPER)

Read-write.

Upper 32-bit field of ReqPoolCredit_Alloc.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C7C,5878,5474,5070,4C6C,4868,4464]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C7C,5878,5474,5070,4C6C,4868,4464]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C7C,5878,5474,5070,4C6C,4868,4464]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C7C,5878,5474,5070,4C6C,4868,4464]; IOHCMISC3=13E1_0000h

Bits Description

31:0 **ReqPoolCredit_Alloc_Upper**. Read-write.

Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0100_0001h

Reset: _iohub0_n1_nbio[1:0]_aliasSMN: 0100_0101h

Reset: _iohub0_n[6:2]_nbio[1:0]_aliasSMN: 0000_0000h

Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0100_0001h

Reset: _iohub1_n1_nbio[1:0]_aliasSMN: 0100_0101h

Reset: _iohub1_n[6:2]_nbio[1:0]_aliasSMN: 0000_0000h

Description: Upper 32-bit field of the Each 8-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 7:0 are for VC4, Bits 15:8 are for VC5, etc.

IOHCMISC0x00004468...IOHCMISC3x00005C80 (IOHC::IOHC_SION_CLIENT_DATAPOOLCREDIT_ALLOC_LOWER)

Read-write.

Lower 32-bit field of DataPoolCredit_Alloc.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C80,587C,5478,5074,4C70,486C,4468]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C80,587C,5478,5074,4C70,486C,4468]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C80,587C,5478,5074,4C70,486C,4468]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C80,587C,5478,5074,4C70,486C,4468]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	DataPoolCredit_Alloc_Lower. Read-write. Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0100_0101h Reset: _iohub0_n1_nbio[1:0]_aliasSMN: 0000_0000h Reset: _iohub0_n[6:2]_nbio[1:0]_aliasSMN: 0000_0101h Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0100_0101h Reset: _iohub1_n1_nbio[1:0]_aliasSMN: 0000_0000h Reset: _iohub1_n[6:2]_nbio[1:0]_aliasSMN: 0000_0101h Description: Lower 32-bit field of the Each 8-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 7:0 are for VC0, Bits 15:8 are for VC1, etc.

IOHCMISC0x0000446C...IOHCMISC3x00005C84 (IOHC::IOHC_SION_CLIENT_DATAPOOLCREDIT_ALLOC_UPPER)

Read-write.

Upper 32-bit field of DataPoolCredit_Alloc.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C84,5880,547C,5078,4C74,4870,446C]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C84,5880,547C,5078,4C74,4870,446C]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C84,5880,547C,5078,4C74,4870,446C]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C84,5880,547C,5078,4C74,4870,446C]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	DataPoolCredit_Alloc_Upper. Read-write. Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0100_0001h Reset: _iohub0_n1_nbio[1:0]_aliasSMN: 0100_0101h Reset: _iohub0_n[6:2]_nbio[1:0]_aliasSMN: 0000_0000h Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0100_0001h Reset: _iohub1_n1_nbio[1:0]_aliasSMN: 0100_0101h Reset: _iohub1_n[6:2]_nbio[1:0]_aliasSMN: 0000_0000h Description: Upper 32-bit field of the Each 8-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 7:0 are for VC4, Bits 15:8 are for VC5, etc.

IOHCMISC0x00004470...IOHCMISC3x00005C88 (IOHC::IOHC_SION_CLIENT_RDRSPPOOLCREDIT_ALLOC_LOWER)

Read-write. Reset: 0000_0001h.

Lower 32-bit field of RdRspPoolCredit_Alloc.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C88,5884,5480,507C,4C78,4874,4470]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C88,5884,5480,507C,4C78,4874,4470]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C88,5884,5480,507C,4C78,4874,4470]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C88,5884,5480,507C,4C78,4874,4470]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	RdRspPoolCredit_Alloc_Lower. Read-write. Reset: 0000_0001h. Description: Lower 32-bit field of the Each 8-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 7:0 are for VC0, Bits 15:8 are for VC1, etc.

IOHCMISC0x00004474...IOHCMISC3x00005C8C (IOHC::IOHC_SION_CLIENT_RDRSPPOOLCREDIT_ALLOC_UPPER)

Read-write.

Upper 32-bit field of RdRspPoolCredit_Alloc.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C8C,5888,5484,5080,4C7C,4878,4474]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C8C,5888,5484,5080,4C7C,4878,4474]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C8C,5888,5484,5080,4C7C,4878,4474]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C8C,5888,5484,5080,4C7C,4878,4474]; IOHCMISC3=13E1_0000h

Bits Description

31:0 **RdRspPoolCredit_Alloc_Upper**. Read-write.

Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0000_0000h

Reset: _iohub0_n1_nbio[1:0]_aliasSMN: 0101_0101h

Reset: _iohub0_n[3:2]_nbio[1:0]_aliasSMN: 0000_0000h

Reset: _iohub0_n4_nbio[1:0]_aliasSMN: 0000_0001h

Reset: _iohub0_n[6:5]_nbio[1:0]_aliasSMN: 0101_0101h

Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0000_0000h

Reset: _iohub1_n1_nbio[1:0]_aliasSMN: 0101_0101h

Reset: _iohub1_n[3:2]_nbio[1:0]_aliasSMN: 0000_0000h

Reset: _iohub1_n4_nbio[1:0]_aliasSMN: 0000_0001h

Reset: _iohub1_n[6:5]_nbio[1:0]_aliasSMN: 0101_0101h

Description: Upper 32-bit field of the Each 8-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 7:0 are for VC4, Bits 15:8 are for VC5, etc.

IOHCMISC0x00004478...IOHCMISC3x00005C90 (IOHC::IOHC_SION_CLIENT_WRRSPPOOLCREDIT_ALLOC_LOWER)

Read-write.

Lower 32-bit field of WrRspPoolCredit_Alloc.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C90,588C,5488,5084,4C80,487C,4478]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C90,588C,5488,5084,4C80,487C,4478]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C90,588C,5488,5084,4C80,487C,4478]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C90,588C,5488,5084,4C80,487C,4478]; IOHCMISC3=13E1_0000h

Bits Description

31:0 **WrRspPoolCredit_Alloc_Lower**. Read-write.

Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0001_0101h

Reset: _iohub0_n1_nbio[1:0]_aliasSMN: 0101_0101h

Reset: _iohub0_n[3:2]_nbio[1:0]_aliasSMN: 0000_0101h

Reset: _iohub0_n4_nbio[1:0]_aliasSMN: 0100_0101h

Reset: _iohub0_n[6:5]_nbio[1:0]_aliasSMN: 0101_0101h

Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0001_0101h

Reset: _iohub1_n1_nbio[1:0]_aliasSMN: 0101_0101h

Reset: _iohub1_n[3:2]_nbio[1:0]_aliasSMN: 0000_0101h

Reset: _iohub1_n4_nbio[1:0]_aliasSMN: 0100_0101h

Reset: _iohub1_n[6:5]_nbio[1:0]_aliasSMN: 0101_0101h

Description: Lower 32-bit field of the Each 8-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 7:0 are for VC0, Bits 15:8 are for VC1, etc.

**IOHCMISC0x0000447C...IOHCMISC3x00005C94
(IOHC::IOHC_SION_CLIENT_WRRSPPOOLCREDIT_ALLOC_UPPER)**

Read-write.

Upper 32-bit field of WrRspPoolCredit_Alloc.

_iohub0_n[6:0]_nbio0_aliasSMN; IOHCMISC0x0000_[5C94,5890,548C,5088,4C84,4880,447C]; IOHCMISC0=13B1_0000h

_iohub1_n[6:0]_nbio0_aliasSMN; IOHCMISC1x0000_[5C94,5890,548C,5088,4C84,4880,447C]; IOHCMISC1=13C1_0000h

_iohub0_n[6:0]_nbio1_aliasSMN; IOHCMISC2x0000_[5C94,5890,548C,5088,4C84,4880,447C]; IOHCMISC2=13D1_0000h

_iohub1_n[6:0]_nbio1_aliasSMN; IOHCMISC3x0000_[5C94,5890,548C,5088,4C84,4880,447C]; IOHCMISC3=13E1_0000h

Bits	Description
31:0	WrRspPoolCredit_Alloc_Upper. Read-write. Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0000_0000h Reset: _iohub0_n1_nbio[1:0]_aliasSMN: 0101_0101h Reset: _iohub0_n[3:2]_nbio[1:0]_aliasSMN: 0000_0000h Reset: _iohub0_n4_nbio[1:0]_aliasSMN: 0000_0001h Reset: _iohub0_n[6:5]_nbio[1:0]_aliasSMN: 0101_0101h Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0000_0000h Reset: _iohub1_n1_nbio[1:0]_aliasSMN: 0101_0101h Reset: _iohub1_n[3:2]_nbio[1:0]_aliasSMN: 0000_0000h Reset: _iohub1_n4_nbio[1:0]_aliasSMN: 0000_0001h Reset: _iohub1_n[6:5]_nbio[1:0]_aliasSMN: 0101_0101h Description: Upper 32-bit field of the Each 8-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 7:0 are for VC4, Bits 15:8 are for VC5, etc.

IOHCMISC0x00004480...IOHCMISC3x00004884 (IOHC::IOHC_SION_S1_CLIENT_ReqThrottleVCEn)

Read-write. Reset: 0000_0000h.

SION ReqThrottleVCEn

_iohub[1:0]_n0_nbio0_aliasSMN; IOHCMISC[1:0]x00004480; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_n1_nbio0_aliasSMN; IOHCMISC[1:0]x00004884; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_n0_nbio1_aliasSMN; IOHCMISC[3:2]x00004480; IOHCMISC[3:2]=13[E:D]1_0000h

_iohub[1:0]_n1_nbio1_aliasSMN; IOHCMISC[3:2]x00004884; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:8	Reserved.
7:0	ReqThrottleVCEn. Read-write. Reset: 00h. Description: Enable request throttling for each VC at STAGE1 arbiter for Client. Once read response deficit has exceeded the threshold, new request will be stalled until counter is below the threshold. Bit 0 is for VC0, Bit 1 is for VC1, etc.

IOHCMISC0x00004484...IOHCMISC3x00005C98 (IOHC::IOHC_SION_S0_CLIENT_ReqThrottleVCEn)

Read-write. Reset: 0000_0000h.

SION ReqThrottleVCEn

_iohub0_n[6:2,0]_nbio0_aliasSMN; IOHCMISC0x[0000_[5C98,5894,5490,508C,4C88],00004484]; IOHCMISC0=13B1_0000h

_iohub1_n[6:2,0]_nbio0_aliasSMN; IOHCMISC1x[0000_[5C98,5894,5490,508C,4C88],00004484]; IOHCMISC1=13C1_0000h

_iohub0_n[6:2,0]_nbio1_aliasSMN; IOHCMISC2x[0000_[5C98,5894,5490,508C,4C88],00004484]; IOHCMISC2=13D1_0000h

_iohub1_n[6:2,0]_nbio1_aliasSMN; IOHCMISC3x[0000_[5C98,5894,5490,508C,4C88],00004484]; IOHCMISC3=13E1_0000h

Bits	Description
31:8	Reserved.
7:0	ReqThrottleVCEn. Read-write. Reset: 00h. Description: Enable request throttling for each VC at STAGE0 arbiter for Client. Once read response deficit has exceeded the threshold, new request will be stalled until counter is below the threshold. Bit 0 is for VC0, Bit 1 is for VC1, etc.

IOHCMISC[0...3]x00005C9C (IOHC::IOHC_SION_LiveLock_WatchDog_Threshold)

Read-write. Reset: 0000_0014h.

arbitration Threshold.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005C9C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005C9C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:8	Reserved.
7:0	IOHC_SION_LiveLock_WatchDog_Threshold. Read-write. Reset: 14h. Threshold for number of arbitration losses a request/response has before its priority is increased above other requestors. A value greater than 0x10 should be given.

IOHCMISC[0...3]x00005CA0 (IOHC::IOHC_SION_PERF_CNT_CNTL0)

Reset: 0080_8000h.

IOHC SION Performance Counters Control Register

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CA0; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CA0; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:24	Reserved.
23	IOHC_SION_PERF_RESET_DELAY_EN. Read-write. Reset: 1. Enables the Programmable Pulse width for Global Perf Reset Toggle.
22:20	Reserved.
19:16	IOHC_SION_PERF_RESET_DELAY. Read-write. Reset: 0h. Programmable Pulse width for Global Perf Reset Toggle.
15	IOHC_SION_SHADOW_DELAY_EN. Read-write. Reset: 1. Enables the Programmable Pulse with for Global Shadow Write Toggle.
14:12	Reserved.
11:8	IOHC_SION_SHADOW_DELAY. Read-write. Reset: 0h. Programmable Pulse width for Global Shadow Write Toggle.
7:3	Reserved.
2	IOHC_SION_PERF_RESET. Write-only. Reset: 0. 0=Toggle Global Reset to all Counters. Write 1 for Global RESET of ALL counters. Read back value has no meaning.
1	IOHC_SION_SHADOW_WR. Write-only. Reset: 0. Write 1 to load the counter shadow registers. Read back value has no meaning.
0	IOHC_SION_CNT_EN. Read-write. Reset: 0. 0=Stop all counters. 1=Start all counters. Enable Performance Counters.

IOHCMISC[0...3]x00005CA4 (IOHC::IOHC_SION_PERF_CNT_CNTL1)

Read-write.

IOHC SION Performance Counter Control.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CA4; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CA4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:24	IOHC_SION_EVENT3_SEL. Read-write. Counter 3 event select.
23:16	IOHC_SION_EVENT2_SEL. Read-write. Counter 2 event select.
15:8	IOHC_SION_EVENT1_SEL. Read-write. Counter 1 event select.
7:0	IOHC_SION_EVENT0_SEL. Read-write. Counter 0 event select.

IOHCMISC[0...3]x00005CA8 (IOHC::IOHC_SION_PERF_COUNT0)

Read-only, Volatile.

IOHC SION Performance Counter 0.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CA8; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CA8; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description31:0 **IOHC_SION_COUNTER0**. Read-only, Volatile. Read back value of Counter 0 bit 31:0.**IOHCMISC[0...3]x00005CAC (IOHC::IOHC_SION_PERF_COUNT0_UPPER)**

Read-only, Volatile.

IOHC SION Performance Counter 0.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CAC; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CAC; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

31:24 Reserved.

23:0 **IOHC_SION_COUNTER0_UPPER**. Read-only, Volatile. Read back value of Counter 0 bit 55:32.**IOHCMISC[0...3]x00005CB0 (IOHC::IOHC_SION_PERF_COUNT1)**

Read-only, Volatile.

IOHC SION Performance Counter 1.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CB0; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CB0; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description31:0 **IOHC_SION_COUNTER1**. Read-only, Volatile. Read back value of Counter 1 bit 31:0.**IOHCMISC[0...3]x00005CB4 (IOHC::IOHC_SION_PERF_COUNT1_UPPER)**

Read-only, Volatile.

IOHC SION Performance Counter 1.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CB4; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CB4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

31:24 Reserved.

23:0 **IOHC_SION_COUNTER1_UPPER**. Read-only, Volatile. Read back value of Counter 1 bit 55:32.**IOHCMISC[0...3]x00005CB8 (IOHC::IOHC_SION_PERF_COUNT2)**

Read-only, Volatile.

IOHC SION Performance Counter 2.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CB8; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CB8; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description31:0 **IOHC_SION_COUNTER2**. Read-only, Volatile. Read back value of Counter 2 bit 31:0.**IOHCMISC[0...3]x00005CBC (IOHC::IOHC_SION_PERF_COUNT2_UPPER)**

Read-only, Volatile.

IOHC SION Performance Counter 2.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CBC; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CBC; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

31:24 Reserved.

23:0 **IOHC_SION_COUNTER2_UPPER**. Read-only, Volatile. Read back value of Counter 2 bit 55:32.

IOHCMISC[0...3]x00005CC0 (IOHC::IOHC_SION_PERF_COUNT3)

Read-only, Volatile.

IOHC SION Performance Counter 3.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CC0; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CC0; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description31:0 **IOHC_SION_COUNTER3**. Read-only, Volatile. Read back value of Counter 3 bit 33:0.**IOHCMISC[0...3]x00005CC4 (IOHC::IOHC_SION_PERF_COUNT3_UPPER)**

Read-only, Volatile.

IOHC SION Performance Counter 3.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CC4; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CC4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

31:24 Reserved.

23:0 **IOHC_SION_COUNTER3_UPPER**. Read-only, Volatile. Read back value of Counter 3 bit 55:32.**IOHCMISC[0...3]x00005CC8 (IOHC::NB_CXL_CFG1)**

Read-write. Reset: 0000_01FFh.

CXL™ Configuration Register 1

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CC8; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CC8; IOHCMISC[3:2]=13[E:D]1_0000h

Bits Description

31:9 Reserved.

8 **PCIE0_PORTI_CXL_RCEC_ERR_EN**. Read-write. Reset: 1. PCIE0 PORTI CXL™ RCEC Error Enable: When set, the IOHC is permitted to route the RCEC Errors to IOAPIC, otherwise, the RCEC Errors are dropped internally7 **PCIE0_PORTH_CXL_RCEC_ERR_EN**. Read-write. Reset: 1. PCIE0 PORTH CXL™ RCEC Error Enable: When set, the IOHC is permitted to route the RCEC Errors to IOAPIC, otherwise, the RCEC Errors are dropped internally6 **PCIE0_PORTG_CXL_RCEC_ERR_EN**. Read-write. Reset: 1. PCIE0 PORTG CXL™ RCEC Error Enable: When set, the IOHC is permitted to route the RCEC Errors to IOAPIC, otherwise, the RCEC Errors are dropped internally5 **PCIE0_PORTF_CXL_RCEC_ERR_EN**. Read-write. Reset: 1. PCIE0 PORTF CXL™ RCEC Error Enable: When set, the IOHC is permitted to route the RCEC Errors to IOAPIC, otherwise, the RCEC Errors are dropped internally4 **PCIE0_PORTE_CXL_RCEC_ERR_EN**. Read-write. Reset: 1. PCIE0 PORTE CXL™ RCEC Error Enable: When set, the IOHC is permitted to route the RCEC Errors to IOAPIC, otherwise, the RCEC Errors are dropped internally3 **PCIE0_PORTD_CXL_RCEC_ERR_EN**. Read-write. Reset: 1. PCIE0 PORTD CXL™ RCEC Error Enable: When set, the IOHC is permitted to route the RCEC Errors to IOAPIC, otherwise, the RCEC Errors are dropped internally2 **PCIE0_PORTC_CXL_RCEC_ERR_EN**. Read-write. Reset: 1. PCIE0 PORTC CXL™ RCEC Error Enable: When set, the IOHC is permitted to route the RCEC Errors to IOAPIC, otherwise, the RCEC Errors are dropped internally1 **PCIE0_PORTB_CXL_RCEC_ERR_EN**. Read-write. Reset: 1. PCIE0 PORTB CXL™ RCEC Error Enable: When set, the IOHC is permitted to route the RCEC Errors to IOAPIC, otherwise, the RCEC Errors are dropped internally0 **PCIE0_PORTA_CXL_RCEC_ERR_EN**. Read-write. Reset: 1. PCIE0 PORTA CXL™ RCEC Error Enable: When set, the IOHC is permitted to route the RCEC Errors to IOAPIC, otherwise, the RCEC Errors are dropped internally

IOHCMISC[0...3]x00005CCC (IOHC::NB_CXL_CFG2)

Read-write. Reset: 0000_0001h.

CXL™ Configuration Register 2

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CCC; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CCC; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:2	Reserved.
1	CXL_DEFERABLE_WR_EN. Read-write. Reset: 0. CXL™ Deferable Write Enable: When set, the IOHC is permitted to route the NPMemWr32/64 host transaction to CXL™ devices, otherwise, it would be dropped internally
0	CXL_RCEC_REG_EN. Read-write. Reset: 1. CXL™ RCEC Configuration space access enable: When set, the IOHC would decode the configuration trans for CXL™ RCEC, otherwise, the IOHC would not decode the transactions.

IOHCMISC[0...3]x00005CD0 (IOHC::NB_PCIE0_PORTA_CXL_RCRB_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

PCIE0 PORTA CXL™ RCRB Base Register Low.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CD0; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CD0; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:13	PCIE0_PORTA_CXL_RCRB_BASE_ADDR_LO_31_13. Read-write. Reset: 0_0000h. PCIE0 PORTA CXL™ RCRB Base Address [31:13], This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.
12:1	Reserved.
0	PCIE0_PORTA_CXL_RCRB_ENABLE. Read-write. Reset: 0. PCIE0 PORTA CXL™ RCRB Enable: When set, the RCRB region is enabled.

IOHCMISC[0...3]x00005CD4 (IOHC::NB_PCIE0_PORTA_CXL_RCRB_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

PCIE0 PORTA CXL™ RCRB Base Register High.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CD4; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CD4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0_PORTA_CXL_RCRB_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. High 32 bits of PCIE0 PORTA CXL™ RCRB Base Address [63:13]. This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.

IOHCMISC[0...3]x00005CD8 (IOHC::NB_PCIE0_PORTB_CXL_RCRB_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

PCIE0 PORTB CXL™ RCRB Base Register Low.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CD8; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CD8; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:13	PCIE0_PORTB_CXL_RCRB_BASE_ADDR_LO_31_13. Read-write. Reset: 0_0000h. PCIE0 PORTB CXL™ RCRB Base Address [31:13], This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.
12:1	Reserved.
0	PCIE0_PORTB_CXL_RCRB_ENABLE. Read-write. Reset: 0. PCIE0 PORTB CXL™ RCRB Enable: When set, the RCRB region is enabled.

IOHCMISC[0...3]x00005CDC (IOHC::NB_PCIE0_PORTB_CXL_RCRB_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

PCIE0 PORTB CXL™ RCRB Base Register High.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CDC; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CDC; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0_PORTB_CXL_RCRB_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. High 32 bits of PCIE0 PORTB CXL™ RCRB Base Address [63:13]. This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.

IOHCMISC[0...3]x00005CE0 (IOHC::NB_PCIE0_PORTC_CXL_RCRB_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

PCIE0 PORTC CXL™ RCRB Base Register Low.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CE0; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CE0; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:13	PCIE0_PORTC_CXL_RCRB_BASE_ADDR_LO_31_13. Read-write. Reset: 0_0000h. PCIE0 PORTC CXL™ RCRB Base Address [31:13], This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.
12:1	Reserved.
0	PCIE0_PORTC_CXL_RCRB_ENABLE. Read-write. Reset: 0. PCIE0 PORTC CXL™ RCRB Enable: When set, the RCRB region is enabled.

IOHCMISC[0...3]x00005CE4 (IOHC::NB_PCIE0_PORTC_CXL_RCRB_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

PCIE0 PORTC CXL™ RCRB Base Register High.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CE4; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CE4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0_PORTC_CXL_RCRB_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. High 32 bits of PCIE0 PORTC CXL™ RCRB Base Address [63:13]. This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.

IOHCMISC[0...3]x00005CE8 (IOHC::NB_PCIE0_PORTD_CXL_RCRB_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

PCIE0 PORTD CXL™ RCRB Base Register Low.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CE8; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CE8; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:13	PCIE0_PORTD_CXL_RCRB_BASE_ADDR_LO_31_13. Read-write. Reset: 0_0000h. PCIE0 PORTD CXL™ RCRB Base Address [31:13], This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.
12:1	Reserved.
0	PCIE0_PORTD_CXL_RCRB_ENABLE. Read-write. Reset: 0. PCIE0 PORTD CXL™ RCRB Enable: When set, the RCRB region is enabled.

IOHCMISC[0...3]x00005CEC (IOHC::NB_PCIE0_PORTD_CXL_RCRB_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

PCIE0 PORTD CXL™ RCRB Base Register High.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CEC; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CEC; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0_PORTD_CXL_RCRB_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. High 32 bits of PCIE0 PORTD CXL™ RCRB Base Address [63:13]. This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.

IOHCMISC[0...3]x00005CF0 (IOHC::NB_PCIE0_PORTE_CXL_RCRB_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

PCIE0 PORTE CXL™ RCRB Base Register Low.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CF0; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CF0; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:13	PCIE0_PORTE_CXL_RCRB_BASE_ADDR_LO_31_13. Read-write. Reset: 0_0000h. PCIE0 PORTE CXL™ RCRB Base Address [31:13], This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.
12:1	Reserved.
0	PCIE0_PORTE_CXL_RCRB_ENABLE. Read-write. Reset: 0. PCIE0 PORTE CXL™ RCRB Enable: When set, the RCRB region is enabled.

IOHCMISC[0...3]x00005CF4 (IOHC::NB_PCIE0_PORTE_CXL_RCRB_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

PCIE0 PORTE CXL™ RCRB Base Register High.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CF4; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CF4; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0_PORTE_CXL_RCRB_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. High 32 bits of PCIE0 PORTE CXL™ RCRB Base Address [63:13]. This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.

IOHCMISC[0...3]x00005CF8 (IOHC::NB_PCIE0_PORTF_CXL_RCRB_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

PCIE0 PORTF CXL™ RCRB Base Register Low.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CF8; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CF8; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:13	PCIE0_PORTF_CXL_RCRB_BASE_ADDR_LO_31_13. Read-write. Reset: 0_0000h. PCIE0 PORTF CXL™ RCRB Base Address [31:13], This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.
12:1	Reserved.
0	PCIE0_PORTF_CXL_RCRB_ENABLE. Read-write. Reset: 0. PCIE0 PORTF CXL™ RCRB Enable: When set, the RCRB region is enabled.

IOHCMISC[0...3]x00005CFC (IOHC::NB_PCIE0_PORTF_CXL_RCRB_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

PCIE0 PORTF CXL™ RCRB Base Register High.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005CFC; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005CFC; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0_PORTF_CXL_RCRB_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. High 32 bits of PCIE0 PORTF CXL™ RCRB Base Address [63:13]. This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.

IOHCMISC[0...3]x00005D00 (IOHC::NB_PCIE0_PORTG_CXL_RCRB_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

PCIE0 PORTG CXL™ RCRB Base Register Low.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D00; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D00; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:13	PCIE0_PORTG_CXL_RCRB_BASE_ADDR_LO_31_13. Read-write. Reset: 0_0000h. PCIE0 PORTG CXL™ RCRB Base Address [31:13], This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.
12:1	Reserved.
0	PCIE0_PORTG_CXL_RCRB_ENABLE. Read-write. Reset: 0. PCIE0 PORTG CXL™ RCRB Enable: When set, the RCRB region is enabled.

IOHCMISC[0...3]x00005D04 (IOHC::NB_PCIE0_PORTG_CXL_RCRB_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

PCIE0 PORTG CXL™ RCRB Base Register High.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D04; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D04; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0_PORTG_CXL_RCRB_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. High 32 bits of PCIE0 PORTG CXL™ RCRB Base Address [63:13]. This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.

IOHCMISC[0...3]x00005D08 (IOHC::NB_PCIE0_PORTH_CXL_RCRB_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

PCIE0 PORTH CXL™ RCRB Base Register Low.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D08; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D08; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:13	PCIE0_PORTH_CXL_RCRB_BASE_ADDR_LO_31_13. Read-write. Reset: 0_0000h. PCIE0 PORTH CXL™ RCRB Base Address [31:13], This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.
12:1	Reserved.
0	PCIE0_PORTH_CXL_RCRB_ENABLE. Read-write. Reset: 0. PCIE0 PORTH CXL™ RCRB Enable: When set, the RCRB region is enabled.

IOHCMISC[0...3]x00005D0C (IOHC::NB_PCIE0_PORTH_CXL_RCRB_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

PCIE0 PORTH CXL™ RCRB Base Register High.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D0C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D0C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0_PORTH_CXL_RCRB_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. High 32bit of PCIE0 PORTH CXL™ RCRB Base Address [63:13]. This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.

IOHCMISC[0...3]x00005D10 (IOHC::NB_PCIE0_PORTI_CXL_RCRB_BASE_ADDR_LO)

Read-write. Reset: 0000_0000h.

PCIE0 PORTI CXL™ RCRB Base Register Low.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D10; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D10; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:13	PCIE0_PORTI_CXL_RCRB_BASE_ADDR_LO_31_13. Read-write. Reset: 0_0000h. PCIE0 PORTI CXL™ RCRB Base Address [31:13], This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.
12:1	Reserved.
0	PCIE0_PORTI_CXL_RCRB_ENABLE. Read-write. Reset: 0. PCIE0 PORTI CXL™ RCRB Enable: When set, the RCRB region is enabled.

IOHCMISC[0...3]x00005D14 (IOHC::NB_PCIE0_PORTI_CXL_RCRB_BASE_ADDR_HI)

Read-write. Reset: 0000_0000h.

PCIE0 PORTI CXL™ RCRB Base Register High.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D14; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D14; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0_PORTI_CXL_RCRB_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. High 32bit of PCIE0 PORTI CXL™ RCRB Base Address [63:13]. This points to an 8K memory region where the lower 4K hosts the downstream port RCRB and the upper 4K hosts the upstream port RCRB.

IOHCMISC[0...3]x00005D18 (IOHC::NB_PCIE0PortA_CXL_VDM_Credit)

Read-write. Reset: 0000_0000h.

PCIE0 PORTA CXL™ VDM Total Credits Received.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D18; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D18; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0PortA_CXL_VDM_Credit. Read-write. Reset: 0000_0000h. Description: PCIE0PortA CXL™ VDM total credits received. This counts cumulative credits received from PCIE0PortA through CREDIT_RTN VDMs. Increments until roll over. Write 1 to clear.

IOHCMISC[0...3]x00005D1C (IOHC::NB_PCIE0PortB_CXL_VDM_Credit)

Read-write. Reset: 0000_0000h.

PCIE0 PORTB CXL™ VDM Total Credits Received.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D1C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D1C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0PortB_CXL_VDM_Credit. Read-write. Reset: 0000_0000h. Description: PCIE0PortB CXL™ VDM total credits received. This counts cumulative credits received from PCIE0PortB through CREDIT_RTN VDMs. Increments until roll over. Write 1 to clear.

IOHCMISC[0...3]x00005D20 (IOHC::NB_PCIE0PortC_CXL_VDM_Credit)

Read-write. Reset: 0000_0000h.

PCIE0 PORTC CXL™ VDM Total Credits Received.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D20; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D20; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0PortC_CXL_VDM_Credit. Read-write. Reset: 0000_0000h. Description: PCIE0PortC CXL™ VDM total credits received. This counts cumulative credits received from PCIE0PortC through CREDIT_RTN VDMs. Increments until roll over. Write 1 to clear.

IOHCMISC[0...3]x00005D24 (IOHC::NB_PCIE0PortD_CXL_VDM_Credit)

Read-write. Reset: 0000_0000h.

PCIE0 PORTD CXL™ VDM Total Credits Received.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D24; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D24; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0PortD_CXL_VDM_Credit. Read-write. Reset: 0000_0000h. Description: PCIE0PortD CXL™ VDM total credits received. This counts cumulative credits received from PCIE0PortD through CREDIT_RTN VDMs. Increments until roll over. Write 1 to clear.

IOHCMISC[0...3]x00005D28 (IOHC::NB_PCIE0PortE_CXL_VDM_Credit)

Read-write. Reset: 0000_0000h.

PCIE0 PORTE CXL™ VDM Total Credits Received.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D28; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D28; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0PortE_CXL_VDM_Credit. Read-write. Reset: 0000_0000h. Description: PCIE0PortE CXL™ VDM total credits received. This counts cumulative credits received from PCIE0PortE through CREDIT_RTN VDMs. Increments until roll over. Write 1 to clear.

IOHCMISC[0...3]x00005D2C (IOHC::NB_PCIE0PortF_CXL_VDM_Credit)

Read-write. Reset: 0000_0000h.

PCIE0 PORTF CXL™ VDM Total Credits Received.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D2C; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D2C; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0PortF_CXL_VDM_Credit. Read-write. Reset: 0000_0000h. Description: PCIE0PortF CXL™ VDM total credits received. This counts cumulative credits received from PCIE0PortF through CREDIT_RTN VDMs. Increments until roll over. Write 1 to clear.

IOHCMISC[0...3]x00005D30 (IOHC::NB_PCIE0PortG_CXL_VDM_Credit)

Read-write. Reset: 0000_0000h.

PCIE0 PORTG CXL™ VDM Total Credits Received.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D30; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D30; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0PortG_CXL_VDM_Credit. Read-write. Reset: 0000_0000h. Description: PCIE0PortG CXL™ VDM total credits received. This counts cumulative credits received from PCIE0PortG through CREDIT_RTN VDMs. Increments until roll over. Write 1 to clear.

IOHCMISC[0...3]x00005D34 (IOHC::NB_PCIE0PortH_CXL_VDM_Credit)

Read-write. Reset: 0000_0000h.

PCIE0 PORTH CXL™ VDM Total Credits Received.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D34; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D34; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0PortH_CXL_VDM_Credit. Read-write. Reset: 0000_0000h. Description: PCIE0PortH CXL™ VDM total credits received. This counts cumulative credits received from PCIE0PortH through CREDIT_RTN VDMs. Increments until roll over. Write 1 to clear.

IOHCMISC[0...3]x00005D38 (IOHC::NB_PCIE0PortI_CXL_VDM_Credit)

Read-write. Reset: 0000_0000h.

PCIE0 PORTI CXL™ VDM Total Credits Received.

_iohub[1:0]_nbio0_aliasSMN; IOHCMISC[1:0]x00005D38; IOHCMISC[1:0]=13[C:B]1_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMISC[3:2]x00005D38; IOHCMISC[3:2]=13[E:D]1_0000h

Bits	Description
31:0	PCIE0PortI_CXL_VDM_Credit. Read-write. Reset: 0000_0000h. Description: PCIE0PortI CXL™ VDM total credits received. This counts cumulative credits received from PCIE0PortI through CREDIT_RTN VDMs. Increments until roll over. Write 1 to clear.

IOHCMPIO[0...3]x00000000 (IOHC::IOHC_MPIO_CNTL_0)

Read-only. Reset: 0000_0001h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x00000000; IOHCMPIO[1:0]=13[C:B]6_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x00000000; IOHCMPIO[3:2]=13[E:D]6_0000h**Bits Description**31:0 **Revision_ID**. Read-only. Reset: 0000_0001h. IOHC [MPIO](#) Revision ID.**IOHCMPIO[0...3]x00000004 (IOHC::IOHC_MPIO_CNTL_1)**

Read-only. Reset: 0000_0040h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x00000004; IOHCMPIO[1:0]=13[C:B]6_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x00000004; IOHCMPIO[3:2]=13[E:D]6_0000h**Bits Description**31:0 **HeaderDepth**. Read-only. Reset: 0000_0040h. IOHC [MPIO](#) maximum number of MSG headers ring buffer can store.**IOHCMPIO[0...3]x00000008 (IOHC::IOHC_MPIO_CNTL_2)**

Read-only. Reset: 0000_0004h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x00000008; IOHCMPIO[1:0]=13[C:B]6_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x00000008; IOHCMPIO[3:2]=13[E:D]6_0000h**Bits Description**31:0 **DWPerHeader**. Read-only. Reset: 0000_0004h. Number of double words per header.**IOHCMPIO[0...3]x0000000C (IOHC::IOHC_MPIO_CNTL_3)**

Read-only. Reset: 0000_0400h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x0000000C; IOHCMPIO[1:0]=13[C:B]6_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x0000000C; IOHCMPIO[3:2]=13[E:D]6_0000h**Bits Description**31:0 **PayloadDepth**. Read-only. Reset: 0000_0400h. Number of bytes available across request payloads.**IOHCMPIO[0...3]x00000010 (IOHC::IOHC_MPIO_CNTL_4)**

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x00000010; IOHCMPIO[1:0]=13[C:B]6_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x00000010; IOHCMPIO[3:2]=13[E:D]6_0000h**Bits Description**

31 **HeaderWritePointer_C**. Read-only. Reset: 0.

Description: Carry bit for HeaderWritePointer.

Ring buffer is full when
 IOHC::IOHC_MPIO_CNTL_4[HeaderWritePointer]==IOHC::IOHC_MPIO_CNTL_5[HeaderReadPointer] and
 IOHC::IOHC_MPIO_CNTL_4[HeaderWritePointer_C]!
 =IOHC::IOHC_MPIO_CNTL_5[HeaderReadPointer_C].

Ring buffer is empty when
 IOHC::IOHC_MPIO_CNTL_4[HeaderWritePointer]==IOHC::IOHC_MPIO_CNTL_5[HeaderReadPointer] and
 IOHC::IOHC_MPIO_CNTL_4[HeaderWritePointer_C]==IOHC::IOHC_MPIO_CNTL_5[HeaderReadPointer_C].

30:0 **HeaderWritePointer**. Read-only. Reset: 0000_0000h.

Description: Index of last entry written by IOHC to ring buffer.

To be used by [MPIO](#), with Header_Read_pointer to determine if outstanding MSGs are present.

MSB is a carry bit, not used for indexing buffer.

IOHCMPIO[0...3]x00000014 (IOHC::IOHC_MPIO_CNTL_5)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x00000014; IOHCMPIO[1:0]=13[C:B]6_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x00000014; IOHCMPIO[3:2]=13[E:D]6_0000h

Bits	Description
31	HeaderReadPointer_C. Read-write. Reset: 0. Description: Carry bit for HeaderReadPointer. Ring buffer is full when IOHC::IOHC_MPIO_CNTL_4[HeaderWritePointer]==IOHC::IOHC_MPIO_CNTL_5[HeaderReadPointer] and IOHC::IOHC_MPIO_CNTL_4[HeaderWritePointer_C]! =IOHC::IOHC_MPIO_CNTL_5[HeaderReadPointer_C]. Ring buffer is empty when IOHC::IOHC_MPIO_CNTL_4[HeaderWritePointer]==IOHC::IOHC_MPIO_CNTL_5[HeaderReadPointer] and IOHC::IOHC_MPIO_CNTL_4[HeaderWritePointer_C]==IOHC::IOHC_MPIO_CNTL_5[HeaderReadPointer_C].
30:0	HeaderReadPointer. Read-write. Reset: 0000_0000h. Description: Index of last entry read by MPIO from ring buffer. To be used by IOHC, with Header_Write_pointer to determine if ring buffer space is available. MSB is a carry bit, not used for indexing buffer.

IOHCMPIO[0...3]x00000018 (IOHC::IOHC_MPIO_CNTL_6)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x00000018; IOHCMPIO[1:0]=13[C:B]6_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x00000018; IOHCMPIO[3:2]=13[E:D]6_0000h

Bits	Description
31:2	Reserved.
1	IOHCMPIO_DroppedStatus. Read,Write-1-to-clear. Reset: 0. <RW1C> Indicates whether the ringbuffer dropped a request. Write 1 to clear.
0	IOHCMPIO_FlushRingBuffer. Read-write. Reset: 0. Description: Provides mechanism to clear ring buffer contents with 0x0 data. Flush Procedure: 1. Program IOHC::IOHC_MPIO_CNTL_5[HeaderReadPointer] and IOHC::IOHC_MPIO_CNTL_5[HeaderReadPointer_C] to 0. 2. Program IOHC::IOHC_MPIO_CNTL_6[IOHCMPIO_FlushRingBuffer] to 1. 3. Program IOHC::IOHC_MPIO_CNTL_6[IOHCMPIO_DroppedStatus] to 1.

IOHCMPIO0x00001000...IOHCMPIO3x000013FC (IOHC::MCTP_END_POINT_ID_ROUTE_TABLE)

Read-write. Reset: 0000_0000h.

_iohub0_n[255:0]_nbio0_aliasSMN;
 IOHCMPIO0x0000_1[3FC,3F8,3F4,3F0,3EC,3E8,3E4,3E0,3DC,3D8,3D4,3D0,3CC,3C8,3C4,3C0,3BC,3B8,3B4,3B0,3AC,3A8,3A4,3A0,39C,398,394,390,38C,388,384,380,37C,378,374,370,36C,368,364,360,35C,358,354,350,34C,348,344,340,33C,338,334,330,32C,328,324,320,31C,318,314,310,30C,308,304,300,2FC,2F8,2F4,2F0,2EC,2E8,2E4,2E0,2DC,2D8,2D4,2D0,2CC,2C8,2C4,2C0,2BC,2B8,2B4,2B0,2AC,2A8,2A4,2A0,29C,298,294,290,28C,288,284,280,27C,278,274,270,26C,268,264,260,25C,258,254,250,24C,248,244,240,23C,238,234,230,22C,228,224,220,21C,218,214,210,20C,208,204,200,1FC,1F8,1F4,1F0,1EC,1E8,1E4,1E0,1DC,1D8,1D4,1D0,1CC,1C8,1C4,1C0,1BC,1B8,1B4,1B0,1AC,1A8,1A4,1A0,19C,198,194,190,18C,188,184,180,17C,178,174,170,16C,168,164,160,15C,158,154,150,14C,148,144,140,13C,138,134,130,12C,128,124,120,11C,118,114,110,10C,108,104,100,0FC,0F8,0F4,0F0,0EC,0E8,0E4,0E0,0DC,0D8,0D4,0D0,0CC,0C8,0C4,0C0,0BC,0B8,0B4,0B0,0AC,0A8,0A4,0A0,09C,098,094,090,08C,088,084,080,07C,078,074,070,06C,068,064,060,05C,058,054,050,04C,048,044,040,03C,038,034,030,02C,028,024,020,01C,018,014,010,00C,008,004,000]; IOHCMPIO0=13B6_0000h

_iohub1_n[255:0]_nbio0_aliasSMN;
 IOHCMPIO1x0000_1[3FC,3F8,3F4,3F0,3EC,3E8,3E4,3E0,3DC,3D8,3D4,3D0,3CC,3C8,3C4,3C0,3BC,3B8,3B4,3B0,3AC,3A8,3A4,3A0,39C,398,394,390,38C,388,384,380,37C,378,374,370,36C,368,364,360,35C,358,354,350,34C,348,344,340,33C,338,334,330,32C,328,324,320,31C,318,314,310,30C,308,304,300,2FC,2F8,2F4,2F0,2EC,2E8,2E4,2E0,2DC,2D8,2D4,2D0,2CC,2C8,2C4,2C0,2BC,2B8,2B4,2B0,2AC,2A8,2A4,2A0,29C,298,294,290,28C,288,284,280,27C,278,274,270,26C,268,264,260,25C,258,254,250,24C,248,244,240,23C,238,234,230,22C,228,224,220,21C,218,214,210,20C,208,204,200,1FC,1F8,1F4,1F0,1EC,1E8,1E4,1E0,1DC,1D8,1D4,1D0,1CC,1C8,1C4,1C0,1BC,1B8,1B4,1B0,1AC,1A8,1A4,1A0,19C,198,194,190,18C,188,184,180,17C,178,174,170,16C,168,164,160,15C,158,154,150,14C,148,144,140,13C,138,134,130,12C,128,124,120,11C,118,114,110,10C,108,104,100,0FC,0F8,0F4,0F0,0EC,0E8,0E4,0E0,0DC,0D8,0D4,0D0,0CC,0C8,0C4,0C0,0BC,0B8,0B4,0B0,0AC,0A8,0A4,0A0,09C,098,094,090,08C,088,084,080,07C,078,074,070,06C,068,064,060,05C,058,054,050,04C,048,044,040,03C,038,034,030,02C,028,024,020,01C,018,014,010,00C,008,004,000]; IOHCMPIO1=13C6_0000h

_iohub0_n[255:0]_nbio1_aliasSMN;
 IOHCMPIO2x0000_1[3FC,3F8,3F4,3F0,3EC,3E8,3E4,3E0,3DC,3D8,3D4,3D0,3CC,3C8,3C4,3C0,3BC,3B8,3B4,3B0,3AC,3A8,3A4,3A0,39C,398,394,390,38C,388,384,380,37C,378,374,370,36C,368,364,360,35C,358,354,350,34C,348,344,340,33C,338,334,330,32C,328,324,320,31C,318,314,310,30C,308,304,300,2FC,2F8,2F4,2F0,2EC,2E8,2E4,2E0,2DC,2D8,2D4,2D0,2CC,2C8,2C4,2C0,2BC,2B8,2B4,2B0,2AC,2A8,2A4,2A0,29C,298,294,290,28C,288,284,280,27C,278,274,270,26C,268,264,260,25C,258,254,250,24C,248,244,240,23C,238,234,230,22C,228,224,220,21C,218,214,210,20C,208,204,200,1FC,1F8,1F4,1F0,1EC,1E8,1E4,1E0,1DC,1D8,1D4,1D0,1CC,1C8,1C4,1C0,1BC,1B8,1B4,1B0,1AC,1A8,1A4,1A0,19C,198,194,190,18C,188,184,180,17C,178,174,170,16C,168,164,160,15C,158,154,150,14C,148,144,140,13C,138,134,130,12C,128,124,120,11C,118,114,110,10C,108,104,100,0FC,0F8,0F4,0F0,0EC,0E8,0E4,0E0,0DC,0D8,0D4,0D0,0CC,0C8,0C4,0C0,0BC,0B8,0B4,0B0,0AC,0A8,0A4,0A0,09C,098,094,090,08C,088,084,080,07C,078,074,070,06C,068,064,060,05C,058,054,050,04C,048,044,040,03C,038,034,030,02C,028,024,020,01C,018,014,010,00C,008,004,000]; IOHCMPIO2=13D6_0000h

_iohub1_n[255:0]_nbio1_aliasSMN;
 IOHCMPIO3x0000_1[3FC,3F8,3F4,3F0,3EC,3E8,3E4,3E0,3DC,3D8,3D4,3D0,3CC,3C8,3C4,3C0,3BC,3B8,3B4,3B0,3AC,3A8,3A4,3A0,39C,398,394,390,38C,388,384,380,37C,378,374,370,36C,368,364,360,35C,358,354,350,34C,348,344,340,33C,338,334,330,32C,328,324,320,31C,318,314,310,30C,308,304,300,2FC,2F8,2F4,2F0,2EC,2E8,2E4,2E0,2DC,2D8,2D4,2D0,2CC,2C8,2C4,2C0,2BC,2B8,2B4,2B0,2AC,2A8,2A4,2A0,29C,298,294,290,28C,288,284,280,27C,278,274,270,26C,268,264,260,25C,258,254,250,24C,248,244,240,23C,238,234,230,22C,228,224,220,21C,218,214,210,20C,208,204,200,1FC,1F8,1F4,1F0,1EC,1E8,1E4,1E0,1DC,1D8,1D4,1D0,1CC,1C8,1C4,1C0,1BC,1B8,1B4,1B0,1AC,1A8,1A4,1A0,19C,198,194,190,18C,188,184,180,17C,178,174,170,16C,168,164,160,15C,158,154,150,14C,148,144,140,13C,138,134,130,12C,128,124,120,11C,118,114,110,10C,108,104,100,0FC,0F8,0F4,0F0,0EC,0E8,0E4,0E0,0DC,0D8,0D4,0D0,0CC,0C8,0C4,0C0,0BC,0B8,0B4,0B0,0AC,0A8,0A4,0A0,09C,098,094,090,08C,088,084,080,07C,078,074,070,06C,068,064,060,05C,058,054,050,04C,048,044,040,03C,038,034,030,02C,028,024,020,01C,018,014,010,00C,008,004,000]; IOHCMPIO3=13E6_0000h

Bits	Description
31:24	Reserved.
23:16	REMAPED_SEGMENT. Read-write. Reset: 00h. DF Segment of MCTP destination.
15:0	REMAPED_BUS_DEVICE_FUNC. Read-write. Reset: 0000h. Bus, Device, Function of MCTP destination. Write 0 to force writing MSG to MPIO Ring Buffer.

IOHCMPIO0x00001800...IOHCMPIO3x00001BFC (IOHC::MPIO_RING_BUFFER_HEADER)

Read-write. Reset: 0000_0000h.

_iohub0_n[255:0]_nbio0_aliasSMN;
 IOHCMPIO0x0000_1[BFC,BF8,BF4,BF0,BEC,BE8,BE4,BE0,BDC,BD8,BD4,BD0,BCC,BC8,BC4,BC0,BBC,BB8,BB4,BB0,BAC,BA8,BA4,BA0,B9C,B98,B94,B90,B8C,B88,B84,B80,B7C,B78,B74,B70,B6C,B68,B64,B60,B5C,B58,B54,B50,B4C,B48,B44,B40,B3C,B38,B34,B30,B2C,B28,B24,B20,B1C,B18,B14,B10,B0C,B08,B04,B00,AFC,AF8,AF4,AF0,AEC,AE8,AE4,AE0,ADC,AD8,AD4,AD0,ACC,AC8,AC4,AC0,ABC,AB8,AB4,AB0,AAC,AA8,AA4,AA0,A9C,A98,A94,A90,A8C,A88,A84,A80,A7C,A78,A74,A70,A6C,A68,A64,A60,A5C,A58,A54,A50,A4C,A48,A44,A40,A3C,A38,A34,A30,A2C,A28,A24,A20,A1C,A18,A14,A10,A0C,A08,A04,A00,9FC,9F8,9F4,9F0,9EC,9E8,9E4,9E0,9DC,9D8,9D4,9D0,9CC,9C8,9C4,9C0,9BC,9B8,9B4,9B0,9AC,9A8,9A4,9A0,99C,998,994,990,98C,988,984,980,97C,978,974,970,96C,968,964,960,95C,958,954,950,94C,948,944,940,93C,938,934,930,92C,928,924,920,91C,918,914,910,90C,908,904,900,8FC,8F8,8F4,8F0,8EC,8E8,8E4,8E0,8DC,8D8,8D4,8D0,8CC,8C8,8C4,8C0,8BC,8B8,8B4,8B0,8AC,8A8,8A4,8A0,89C,898,894,890,88C,888,884,880,87C,878,874,870,86C,868,864,860,85C,858,854,850,84C,848,844,840,83C,838,834,830,82C,828,824,820,81C,818,814,810,80C,808,804,800]; IOHCMPIO0=13B6_0000h

_iohub1_n[255:0]_nbio0_aliasSMN;
 IOHCMPIO1x0000_1[BFC,BF8,BF4,BF0,BEC,BE8,BE4,BE0,BDC,BD8,BD4,BD0,BCC,BC8,BC4,BC0,BBC,BB8,BB4,BB0,BAC,BA8,BA4,BA0,B9C,B98,B94,B90,B8C,B88,B84,B80,B7C,B78,B74,B70,B6C,B68,B64,B60,B5C,B58,B54,B50,B4C,B48,B44,B40,B3C,B38,B34,B30,B2C,B28,B24,B20,B1C,B18,B14,B10,B0C,B08,B04,B00,AFC,AF8,AF4,AF0,AEC,AE8,AE4,AE0,ADC,AD8,AD4,AD0,ACC,AC8,AC4,AC0,ABC,AB8,AB4,AB0,AAC,AA8,AA4,AA0,A9C,A98,A94,A90,A8C,A88,A84,A80,A7C,A78,A74,A70,A6C,A68,A64,A60,A5C,A58,A54,A50,A4C,A48,A44,A40,A3C,A38,A34,A30,A2C,A28,A24,A20,A1C,A18,A14,A10,A0C,A08,A04,A00,9FC,9F8,9F4,9F0,9EC,9E8,9E4,9E0,9DC,9D8,9D4,9D0,9CC,9C8,9C4,9C0,9BC,9B8,9B4,9B0,9AC,9A8,9A4,9A0,99C,998,994,990,98C,988,984,980,97C,978,974,970,96C,968,964,960,95C,958,954,950,94C,948,944,940,93C,938,934,930,92C,928,924,920,91C,918,914,910,90C,908,904,900,8FC,8F8,8F4,8F0,8EC,8E8,8E4,8E0,8DC,8D8,8D4,8D0,8CC,8C8,8C4,8C0,8BC,8B8,8B4,8B0,8AC,8A8,8A4,8A0,89C,898,894,890,88C,888,884,880,87C,878,874,870,86C,868,864,860,85C,858,854,850,84C,848,844,840,83C,838,834,830,82C,828,824,820,81C,818,814,810,80C,808,804,800]; IOHCMPIO1=13C6_0000h

_iohub0_n[255:0]_nbio1_aliasSMN;
 IOHCMPIO2x0000_1[BFC,BF8,BF4,BF0,BEC,BE8,BE4,BE0,BDC,BD8,BD4,BD0,BCC,BC8,BC4,BC0,BBC,BB8,BB4,BB0,BAC,BA8,BA4,BA0,B9C,B98,B94,B90,B8C,B88,B84,B80,B7C,B78,B74,B70,B6C,B68,B64,B60,B5C,B58,B54,B50,B4C,B48,B44,B40,B3C,B38,B34,B30,B2C,B28,B24,B20,B1C,B18,B14,B10,B0C,B08,B04,B00,AFC,AF8,AF4,AF0,AEC,AE8,AE4,AE0,ADC,AD8,AD4,AD0,ACC,AC8,AC4,AC0,ABC,AB8,AB4,AB0,AAC,AA8,AA4,AA0,A9C,A98,A94,A90,A8C,A88,A84,A80,A7C,A78,A74,A70,A6C,A68,A64,A60,A5C,A58,A54,A50,A4C,A48,A44,A40,A3C,A38,A34,A30,A2C,A28,A24,A20,A1C,A18,A14,A10,A0C,A08,A04,A00,9FC,9F8,9F4,9F0,9EC,9E8,9E4,9E0,9DC,9D8,9D4,9D0,9CC,9C8,9C4,9C0,9BC,9B8,9B4,9B0,9AC,9A8,9A4,9A0,99C,998,994,990,98C,988,984,980,97C,978,974,970,96C,968,964,960,95C,958,954,950,94C,948,944,940,93C,938,934,930,92C,928,924,920,91C,918,914,910,90C,908,904,900,8FC,8F8,8F4,8F0,8EC,8E8,8E4,8E0,8DC,8D8,8D4,8D0,8CC,8C8,8C4,8C0,8BC,8B8,8B4,8B0,8AC,8A8,8A4,8A0,89C,898,894,890,88C,888,884,880,87C,878,874,870,86C,868,864,860,85C,858,854,850,84C,848,844,840,83C,838,834,830,82C,828,824,820,81C,818,814,810,80C,808,804,800]; IOHCMPIO2=13D6_0000h

_iohub1_n[255:0]_nbio1_aliasSMN;
 IOHCMPIO3x0000_1[BFC,BF8,BF4,BF0,BEC,BE8,BE4,BE0,BDC,BD8,BD4,BD0,BCC,BC8,BC4,BC0,BBC,BB8,BB4,BB0,BAC,BA8,BA4,BA0,B9C,B98,B94,B90,B8C,B88,B84,B80,B7C,B78,B74,B70,B6C,B68,B64,B60,B5C,B58,B54,B50,B4C,B48,B44,B40,B3C,B38,B34,B30,B2C,B28,B24,B20,B1C,B18,B14,B10,B0C,B08,B04,B00,AFC,AF8,AF4,AF0,AEC,AE8,AE4,AE0,ADC,AD8,AD4,AD0,ACC,AC8,AC4,AC0,ABC,AB8,AB4,AB0,AAC,AA8,AA4,AA0,A9C,A98,A94,A90,A8C,A88,A84,A80,A7C,A78,A74,A70,A6C,A68,A64,A60,A5C,A58,A54,A50,A4C,A48,A44,A40,A3C,A38,A34,A30,A2C,A28,A24,A20,A1C,A18,A14,A10,A0C,A08,A04,A00,9FC,9F8,9F4,9F0,9EC,9E8,9E4,9E0,9DC,9D8,9D4,9D0,9CC,9C8,9C4,9C0,9BC,9B8,9B4,9B0,9AC,9A8,9A4,9A0,99C,998,994,990,98C,988,984,980,97C,978,974,970,96C,968,964,960,95C,958,954,950,94C,948,944,940,93C,938,934,930,92C,928,924,920,91C,918,914,910,90C,908,904,900,8FC,8F8,8F4,8F0,8EC,8E8,8E4,8E0,8DC,8D8,8D4,8D0,8CC,8C8,8C4,8C0,8BC,8B8,8B4,8B0,8AC,8A8,8A4,8A0,89C,898,894,890,88C,888,884,880,87C,878,874,870,86C,868,864,860,85C,858,854,850,84C,848,844,840,83C,838,834,830,82C,828,824,820,81C,818,814,810,80C,808,804,800]; IOHCMPIO3=13E6_0000h

Bits	Description
31:24	BYTE3. Read-write. Reset: 00h. Data Byte of for IOHC--> MPIO MCTP Ring Buffer.
23:16	BYTE2. Read-write. Reset: 00h. Data Byte of for IOHC--> MPIO MCTP Ring Buffer.
15:8	BYTE1. Read-write. Reset: 00h. Data Byte of for IOHC--> MPIO MCTP Ring Buffer.
7:0	BYTE0. Read-write. Reset: 00h. Data Byte of for IOHC--> MPIO MCTP Ring Buffer.

IOHCMPIO0x00001C00...IOHCMPIO3x00002BFC (IOHC::MPIO_RING_BUFFER_DATA)

Read-write. Reset: 0000_0000h.

_iohub0_n[1023:0]_nbio0_aliasSMN;
 IOHCMPIO0x0000_12BFC,2BF8,2BF4,2BF0,2BEC,2BE8,2BE4,2BE0,2BDC,2BD8,2BD4,2BD0,2BCC,2BC8,2BC4,2BC0,2BBC,2BB8,2BB4,2BB0,2BAC,2BA8,
 2BA4,2BA0,2B9C,2B98,2B94,2B90,2B8C,2B88,2B84,2B80,2B7C,2B78,2B74,2B70,2B6C,2B68,2B64,2B60,2B5C,2B58,2B54,2B50,2B4C,2B48,2B44,2B40,2B3C,
 2B38,2B34,2B30,2B2C,2B28,2B24,2B20,2B1C,2B18,2B14,2B10,2B0C,2B08,2B04,2B00,2AFC,2AF8,2AF4,2AF0,2AEC,2AE8,2AE4,2AE0,2ADC,2AD8,2AD4,2
 AD0,2ACC,2AC8,2AC4,2AC0,2ABC,2AB8,2AB4,2AB0,2AAC,2AA8,2AA4,2AA0,2A9C,2A98,2A94,2A90,2A8C,2A88,2A84,2A80,2A7C,2A78,2A74,2A70,2A6
 C,2A68,2A64,2A60,2A5C,2A58,2A54,2A50,2A4C,2A48,2A44,2A40,2A3C,2A38,2A34,2A30,2A2C,2A28,2A24,2A20,2A1C,2A18,2A14,2A10,2A0C,2A08,2A04,2
 A00,29FC,29F8,29F4,29F0,29EC,29E8,29E4,29E0,29DC,29D8,29D4,29D0,29CC,29C8,29C4,29C0,29BC,29B8,29B4,29B0,29AC,29A8,29A4,29A0,299C,2998,29
 94,2990,298C,2988,2984,2980,297C,2978,2974,2970,296C,2968,2964,2960,295C,2958,2954,2950,294C,2948,2944,2940,293C,2938,2934,2930,292C,2928,2924,29
 20,291C,2918,2914,2910,290C,2908,2904,2900,28FC,28F8,28F4,28F0,28EC,28E8,28E4,28E0,28DC,28D8,28D4,28D0,28CC,28C8,28C4,28C0,28BC,28B8,28B4,2
 8B0,28AC,28A8,28A4,28A0,289C,2898,2894,2890,288C,2888,2884,2880,287C,2878,2874,2870,286C,2868,2864,2860,285C,2858,2854,2850,284C,2848,2844,2840
 ,283C,2838,2834,2830,282C,2828,2824,2820,281C,2818,2814,2810,280C,2808,2804,2800,27FC,27F8,27F4,27F0,27EC,27E8,27E4,27E0,27DC,27D8,27D4,27D0,2
 7CC,27C8,27C4,27C0,27BC,27B8,27B4,27B0,27AC,27A8,27A4,27A0,279C,2798,2794,2790,278C,2788,2784,2780,277C,2778,2774,2770,276C,2768,2764,2760,2
 75C,2758,2754,2750,274C,2748,2744,2740,273C,2738,2734,2730,272C,2728,2724,2720,271C,2718,2714,2710,270C,2708,2704,2700,26FC,26F8,26F4,26F0,26EC,
 26E8,26E4,26E0,26DC,26D8,26D4,26D0,26CC,26C8,26C4,26C0,26BC,26B8,26B4,26B0,26AC,26A8,26A4,26A0,269C,2698,2694,2690,268C,2688,2684,2680,267
 C,2678,2674,2670,266C,2668,2664,2660,265C,2658,2654,2650,264C,2648,2644,2640,263C,2638,2634,2630,262C,2628,2624,2620,261C,2618,2614,2610,260C,260
 8,2604,2600,25FC,25F8,25F4,25F0,25EC,25E8,25E4,25E0,25DC,25D8,25D4,25D0,25CC,25C8,25C4,25C0,25BC,25B8,25B4,25B0,25AC,25A8,25A4,25A0,259C,
 2598,2594,2590,258C,2588,2584,2580,257C,2578,2574,2570,256C,2568,2564,2560,255C,2558,2554,2550,254C,2548,2544,2540,253C,2538,2534,2530,252C,2528,
 2524,2520,251C,2518,2514,2510,250C,2508,2504,2500,24FC,24F8,24F4,24F0,24EC,24E8,24E4,24E0,24DC,24D8,24D4,24D0,24CC,24C8,24C4,24C0,24BC,24B8,
 24B4,24B0,24AC,24A8,24A4,24A0,249C,2498,2494,2490,248C,2488,2484,2480,247C,2478,2474,2470,246C,2468,2464,2460,245C,2458,2454,2450,244C,2448,24
 44,2440,243C,2438,2434,2430,242C,2428,2424,2420,241C,2418,2414,2410,240C,2408,2404,2400,23FC,23F8,23F4,23F0,23EC,23E8,23E4,23E0,23DC,23D8,23D4,
 23D0,23CC,23C8,23C4,23C0,23BC,23B8,23B4,23B0,23AC,23A8,23A4,23A0,239C,2398,2394,2390,238C,2388,2384,2380,237C,2378,2374,2370,236C,2368,2364,
 2360,235C,2358,2354,2350,234C,2348,2344,2340,233C,2338,2334,2330,232C,2328,2324,2320,231C,2318,2314,2310,230C,2308,2304,2300,22FC,22F8,22F4,22F0,
 22EC,22E8,22E4,22E0,22DC,22D8,22D4,22D0,22CC,22C8,22C4,22C0,22BC,22B8,22B4,22B0,22AC,22A8,22A4,22A0,229C,2298,2294,2290,228C,2288,2284,22
 80,227C,2278,2274,2270,226C,2268,2264,2260,225C,2258,2254,2250,224C,2248,2244,2240,223C,2238,2234,2230,222C,2228,2224,2220,221C,2218,2214,2210,22
 0C,2208,2204,2200,21FC,21F8,21F4,21F0,21EC,21E8,21E4,21E0,21DC,21D8,21D4,21D0,21CC,21C8,21C4,21C0,21BC,21B8,21B4,21B0,21AC,21A8,21A4,21A0
 ,219C,2198,2194,2190,218C,2188,2184,2180,217C,2178,2174,2170,216C,2168,2164,2160,215C,2158,2154,2150,214C,2148,2144,2140,213C,2138,2134,2130,212C
 ,2128,2124,2120,211C,2118,2114,2110,210C,2108,2104,2100,20FC,20F8,20F4,20F0,20EC,20E8,20E4,20E0,20DC,20D8,20D4,20D0,20CC,20C8,20C4,20C0,20BC,
 20B8,20B4,20B0,20AC,20A8,20A4,20A0,209C,2098,2094,2090,208C,2088,2084,2080,207C,2078,2074,2070,206C,2068,2064,2060,205C,2058,2054,2050,204C,20
 48,2044,2040,203C,2038,2034,2030,202C,2028,2024,2020,201C,2018,2014,2010,200C,2008,2004,2000,1FFC,1FF8,1FF4,1FF0,1FEC,1FE8,1FE4,1FE0,1FDC,1FD
 8,1FD4,1FD0,1FCC,1FC8,1FC4,1FC0,1FBC,1FB8,1FB4,1FB0,1FAC,1FA8,1FA4,1FA0,1F9C,1F98,1F94,1F90,1F8C,1F88,1F84,1F80,1F7C,1F78,1F74,1F70,1F6C,
 1F68,1F64,1F60,1F5C,1F58,1F54,1F50,1F4C,1F48,1F44,1F40,1F3C,1F38,1F34,1F30,1F2C,1F28,1F24,1F20,1F1C,1F18,1F14,1F10,1F0C,1F08,1F04,1F00,1EFC,1
 EF8,1EF4,1EF0,1EEC,1EE8,1EE4,1EE0,1EDC,1ED8,1ED4,1ED0,1ECC,1EC8,1EC4,1EC0,1EBC,1EB8,1EB4,1EB0,1EAC,1EA8,1EA4,1EA0,1E9C,1E98,1E94,1E
 90,1E8C,1E88,1E84,1E80,1E7C,1E78,1E74,1E70,1E6C,1E68,1E64,1E60,1E5C,1E58,1E54,1E50,1E4C,1E48,1E44,1E40,1E3C,1E38,1E34,1E30,1E2C,1E28,1E24,1
 E20,1E1C,1E18,1E14,1E10,1E0C,1E08,1E04,1E00,1DFC,1DF8,1DF4,1DF0,1DEC,1DE8,1DE4,1DE0,1DDC,1DD8,1DD4,1DD0,1DCC,1DC8,1DC4,1DC0,1DBC,
 1DB8,1DB4,1DB0,1DAC,1DA8,1DA4,1DA0,1D9C,1D98,1D94,1D90,1D8C,1D88,1D84,1D80,1D7C,1D78,1D74,1D70,1D6C,1D68,1D64,1D60,1D5C,1D58,1D54,
 1D50,1D4C,1D48,1D44,1D40,1D3C,1D38,1D34,1D30,1D2C,1D28,1D24,1D20,1D1C,1D18,1D14,1D10,1D0C,1D08,1D04,1D00,1CFC,1CF8,1CF4,1CF0,1CEC,1C
 E8,1CE4,1CE0,1CDC,1CD8,1CD4,1CD0,1CCC,1CC8,1CC4,1CC0,1CBC,1CB8,1CB4,1CB0,1CAC,1CA8,1CA4,1CA0,1C9C,1C98,1C94,1C90,1C8C,1C88,1C84,1
 C80,1C7C,1C78,1C74,1C70,1C6C,1C68,1C64,1C60,1C5C,1C58,1C54,1C50,1C4C,1C48,1C44,1C40,1C3C,1C38,1C34,1C30,1C2C,1C28,1C24,1C20,1C1C,1C18,1
 C14,1C10,1C0C,1C08,1C04,1C00]; IOHCMPIO=13B6_0000h

_iohub1_n[1023:0]_nbio0_aliasSMN;

IOHCOMP101x0000_[2BFC,2BF8,2BF4,2BF0,2BEC,2BE8,2BE4,2BE0,2BDC,2BD8,2BD4,2BD0,2BCC,2BC8,2BC4,2BC0,2BBC,2BB8,2BB4,2BB0,2BAC,2BA8,2BA4,2BA0,2B9C,2B98,2B94,2B90,2B8C,2B88,2B84,2B80,2B7C,2B78,2B74,2B70,2B6C,2B68,2B64,2B60,2B5C,2B58,2B54,2B50,2B4C,2B48,2B44,2B40,2B3C,2B38,2B34,2B30,2B2C,2B28,2B24,2B20,2B1C,2B18,2B14,2B10,2B0C,2B08,2B04,2B00,2AFC,2AF8,2AF4,2AF0,2AEC,2AE8,2AE4,2AE0,2ADC,2AD8,2AD4,2AD0,2ACC,2AC8,2AC4,2AC0,2ABC,2AB8,2AB4,2AB0,2AAC,2AA8,2AA4,2AA0,2A9C,2A98,2A94,2A90,2A8C,2A88,2A84,2A80,2A7C,2A78,2A74,2A70,2A6C,2A68,2A64,2A60,2A5C,2A58,2A54,2A50,2A4C,2A48,2A44,2A40,2A3C,2A38,2A34,2A30,2A2C,2A28,2A24,2A20,2A1C,2A18,2A14,2A10,2A0C,2A08,2A04,2A00,29FC,29F8,29F4,29F0,29EC,29E8,29E4,29E0,29DC,29D8,29D4,29D0,29CC,29C8,29C4,29C0,29BC,29B8,29B4,29B0,29AC,29A8,29A4,29A0,299C,2998,2994,2990,298C,2988,2984,2980,297C,2978,2974,2970,296C,2968,2964,2960,295C,2958,2954,2950,294C,2948,2944,2940,293C,2938,2934,2930,292C,2928,2924,2920,291C,2918,2914,2910,290C,2908,2904,2900,28FC,28F8,28F4,28F0,28EC,28E8,28E4,28E0,28DC,28D8,28D4,28D0,28CC,28C8,28C4,28C0,28BC,28B8,28B4,28B0,28AC,28A8,28A4,28A0,289C,2898,2894,2890,288C,2888,2884,2880,287C,2878,2874,2870,286C,2868,2864,2860,285C,2858,2854,2850,284C,2848,2844,2840,283C,2838,2834,2830,282C,2828,2824,2820,281C,2818,2814,2810,280C,2808,2804,2800,27FC,27F8,27F4,27F0,27EC,27E8,27E4,27E0,27DC,27D8,27D4,27D0,27CC,27C8,27C4,27C0,27BC,27B8,27B4,27B0,27AC,27A8,27A4,27A0,279C,2798,2794,2790,278C,2788,2784,2780,277C,2778,2774,2770,276C,2768,2764,2760,275C,2758,2754,2750,274C,2748,2744,2740,273C,2738,2734,2730,272C,2728,2724,2720,271C,2718,2714,2710,270C,2708,2704,2700,26FC,26F8,26F4,26F0,26EC,26E8,26E4,26E0,26DC,26D8,26D4,26D0,26CC,26C8,26C4,26C0,26BC,26B8,26B4,26B0,26AC,26A8,26A4,26A0,269C,2698,2694,2690,268C,2688,2684,2680,267C,2678,2674,2670,266C,2668,2664,2660,265C,2658,2654,2650,264C,2648,2644,2640,263C,2638,2634,2630,262C,2628,2624,2620,261C,2618,2614,2610,260C,2608,2604,2600,25FC,25F8,25F4,25F0,25EC,25E8,25E4,25E0,25DC,25D8,25D4,25D0,25CC,25C8,25C4,25C0,25BC,25B8,25B4,25B0,25AC,25A8,25A4,25A0,259C,2598,2594,2590,258C,2588,2584,2580,257C,2578,2574,2570,256C,2568,2564,2560,255C,2558,2554,2550,254C,2548,2544,2540,253C,2538,2534,2530,252C,2528,2524,2520,251C,2518,2514,2510,250C,2508,2504,2500,24FC,24F8,24F4,24F0,24EC,24E8,24E4,24E0,24DC,24D8,24D4,24D0,24CC,24C8,24C4,24C0,24BC,24B8,24B4,24B0,24AC,24A8,24A4,24A0,249C,2498,2494,2490,248C,2488,2484,2480,247C,2478,2474,2470,246C,2468,2464,2460,245C,2458,2454,2450,244C,2448,2444,2440,243C,2438,2434,2430,242C,2428,2424,2420,241C,2418,2414,2410,240C,2408,2404,2400,23FC,23F8,23F4,23F0,23EC,23E8,23E4,23E0,23DC,23D8,23D4,23D0,23CC,23C8,23C4,23C0,23BC,23B8,23B4,23B0,23AC,23A8,23A4,23A0,239C,2398,2394,2390,238C,2388,2384,2380,237C,2378,2374,2370,236C,2368,2364,2360,235C,2358,2354,2350,234C,2348,2344,2340,233C,2338,2334,2330,232C,2328,2324,2320,231C,2318,2314,2310,230C,2308,2304,2300,22FC,22F8,22F4,22F0,22EC,22E8,22E4,22E0,22DC,22D8,22D4,22D0,22CC,22C8,22C4,22C0,22BC,22B8,22B4,22B0,22AC,22A8,22A4,22A0,229C,2298,2294,2290,228C,2288,2284,2280,227C,2278,2274,2270,226C,2268,2264,2260,225C,2258,2254,2250,224C,2248,2244,2240,223C,2238,2234,2230,222C,2228,2224,2220,221C,2218,2214,2210,220C,2208,2204,2200,21FC,21F8,21F4,21F0,21EC,21E8,21E4,21E0,21DC,21D8,21D4,21D0,21CC,21C8,21C4,21C0,21BC,21B8,21B4,21B0,21AC,21A8,21A4,21A0,219C,2198,2194,2190,218C,2188,2184,2180,217C,2178,2174,2170,216C,2168,2164,2160,215C,2158,2154,2150,214C,2148,2144,2140,213C,2138,2134,2130,212C,2128,2124,2120,211C,2118,2114,2110,210C,2108,2104,2100,20FC,20F8,20F4,20F0,20EC,20E8,20E4,20E0,20DC,20D8,20D4,20D0,20CC,20C8,20C4,20C0,20BC,20B8,20B4,20B0,20AC,20A8,20A4,20A0,209C,2098,2094,2090,208C,2088,2084,2080,207C,2078,2074,2070,206C,2068,2064,2060,205C,2058,2054,2050,204C,2048,2044,2040,203C,2038,2034,2030,202C,2028,2024,2020,201C,2018,2014,2010,200C,2008,2004,2000,1FFC,1FF8,1FF4,1FF0,1FEC,1FE8,1FE4,1FE0,1FDC,1FD8,1FD4,1FD0,1FCC,1FC8,1FC4,1FC0,1FBC,1FB8,1FB4,1FB0,1FAC,1FA8,1FA4,1FA0,1F9C,1F98,1F94,1F90,1F8C,1F88,1F84,1F80,1F7C,1F78,1F74,1F70,1F6C,1F68,1F64,1F60,1F5C,1F58,1F54,1F50,1F4C,1F48,1F44,1F40,1F3C,1F38,1F34,1F30,1F2C,1F28,1F24,1F20,1F1C,1F18,1F14,1F10,1F0C,1F08,1F04,1F00,1EFC,1EF8,1EF4,1EF0,1EEC,1EE8,1EE4,1EE0,1EDC,1ED8,1ED4,1ED0,1ECC,1EC8,1EC4,1EC0,1EBC,1EB8,1EB4,1EB0,1EAC,1EA8,1EA4,1EA0,1E9C,1E98,1E94,1E90,1E8C,1E88,1E84,1E80,1E7C,1E78,1E74,1E70,1E6C,1E68,1E64,1E60,1E5C,1E58,1E54,1E50,1E4C,1E48,1E44,1E40,1E3C,1E38,1E34,1E30,1E2C,1E28,1E24,1E20,1E1C,1E18,1E14,1E10,1E0C,1E08,1E04,1E00,1DFC,1DF8,1DF4,1DF0,1DEC,1DE8,1DE4,1DE0,1DDC,1DD8,1DD4,1DD0,1DCC,1DC8,1DC4,1DC0,1DBC,1DB8,1DB4,1DB0,1DAC,1DA8,1DA4,1DA0,1D9C,1D98,1D94,1D90,1D8C,1D88,1D84,1D80,1D7C,1D78,1D74,1D70,1D6C,1D68,1D64,1D60,1D5C,1D58,1D54,1D50,1D4C,1D48,1D44,1D40,1D3C,1D38,1D34,1D30,1D2C,1D28,1D24,1D20,1D1C,1D18,1D14,1D10,1D0C,1D08,1D04,1D00,1CFC,1CF8,1CF4,1CF0,1CEC,1CE8,1CE4,1CE0,1CDC,1CD8,1CD4,1CD0,1CCC,1CC8,1CC4,1CC0,1CBC,1CB8,1CB4,1CB0,1CAC,1CA8,1CA4,1CA0,1C9C,1C98,1C94,1C90,1C8C,1C88,1C84,1C80,1C7C,1C78,1C74,1C70,1C6C,1C68,1C64,1C60,1C5C,1C58,1C54,1C50,1C4C,1C48,1C44,1C40,1C3C,1C38,1C34,1C30,1C2C,1C28,1C24,1C20,1C1C,1C18,1C14,1C10,1C0C,1C08,1C04,1C00]; IOHCOMP101=13C6_0000h

```

_iorhub0_n[1023:0]_nbio1_aliasSMN;
IOHCOMPPIO2x0000_[2BFC,2BF8,2BF4,2BF0,2BEC,2BE8,2BE4,2BE0,2BDC,2BD8,2BD4,2BD0,2BCC,2BC8,2BC4,2BC0,2BBC,2BB8,2BB4,2BB0,2BAC,2BA8,
2BA4,2BA0,2B9C,2B98,2B94,2B90,2B8C,2B88,2B84,2B80,2B7C,2B78,2B74,2B70,2B6C,2B68,2B64,2B60,2B5C,2B58,2B54,2B50,2B4C,2B48,2B44,2B40,2B3C
,2B38,2B34,2B30,2B2C,2B28,2B24,2B20,2B1C,2B18,2B14,2B10,2B0C,2B08,2B04,2B00,2AFC,2AF8,2AF4,2AF0,2AEC,2AE8,2AE4,2AE0,2ADC,2AD8,2AD4,2
AD0,2ACC,2AC8,2AC4,2AC0,2ABC,2AB8,2AB4,2AB0,2AAC,2AA8,2AA4,2AA0,2A9C,2A98,2A94,2A90,2A8C,2A88,2A84,2A80,2A7C,2A78,2A74,2A70,2A6
C,2A68,2A64,2A60,2A5C,2A58,2A54,2A50,2A4C,2A48,2A44,2A40,2A3C,2A38,2A34,2A30,2A2C,2A28,2A24,2A20,2A1C,2A18,2A14,2A10,2A0C,2A08,2A04,2
A00,29FC,29F8,29F4,29F0,29EC,29E8,29E4,29E0,29DC,29D8,29D4,29D0,29CC,29C8,29C4,29C0,29BC,29B8,29B4,29B0,29AC,29A8,29A4,29A0,299C,2998,29
94,2990,298C,2988,2984,2980,297C,2978,2974,2970,296C,2968,2964,2960,295C,2958,2954,2950,294C,2948,2944,2940,293C,2938,2934,2930,292C,2928,2924,29
20,291C,2918,2914,2910,290C,2908,2904,2900,28FC,28F8,28F4,28F0,28EC,28E8,28E4,28E0,28DC,28D8,28D4,28D0,28CC,28C8,28C4,28C0,28BC,28B8,28B4,2
8B0,28AC,28A8,28A4,28A0,289C,2898,2894,2890,288C,2888,2884,2880,287C,2878,2874,2870,286C,2868,2864,2860,285C,2858,2854,2850,284C,2848,2844,2840
,283C,2838,2834,2830,282C,2828,2824,2820,281C,2818,2814,2810,280C,2808,2804,2800,27FC,27F8,27F4,27F0,27EC,27E8,27E4,27E0,27DC,27D8,27D4,27D0,2
7CC,27C8,27C4,27C0,27BC,27B8,27B4,27B0,27AC,27A8,27A4,27A0,279C,2798,2794,2790,278C,2788,2784,2780,277C,2778,2774,2770,276C,2768,2764,2760,2
75C,2758,2754,2750,274C,2748,2744,2740,273C,2738,2734,2730,272C,2728,2724,2720,271C,2718,2714,2710,270C,2708,2704,2700,26FC,26F8,26F4,26F0,26EC,
26E8,26E4,26E0,26DC,26D8,26D4,26D0,26CC,26C8,26C4,26C0,26BC,26B8,26B4,26B0,26AC,26A8,26A4,26A0,269C,2698,2694,2690,268C,2688,2684,2680,267
C,2678,2674,2670,266C,2668,2664,2660,265C,2658,2654,2650,264C,2648,2644,2640,263C,2638,2634,2630,262C,2628,2624,2620,261C,2618,2614,2610,260C,260
8,2604,2600,25FC,25F8,25F4,25F0,25EC,25E8,25E4,25E0,25DC,25D8,25D4,25D0,25CC,25C8,25C4,25C0,25BC,25B8,25B4,25B0,25AC,25A8,25A4,25A0,259C,
2598,2594,2590,258C,2588,2584,2580,257C,2578,2574,2570,256C,2568,2564,2560,255C,2558,2554,2550,254C,2548,2544,2540,253C,2538,2534,2530,252C,2528,
2524,2520,251C,2518,2514,2510,250C,2508,2504,2500,24FC,24F8,24F4,24F0,24EC,24E8,24E4,24E0,24DC,24D8,24D4,24D0,24CC,24C8,24C4,24C0,24BC,24B8,
24B4,24B0,24AC,24A8,24A4,24A0,249C,2498,2494,2490,248C,2488,2484,2480,247C,2478,2474,2470,246C,2468,2464,2460,245C,2458,2454,2450,244C,2448,24
44,2440,243C,2438,2434,2430,242C,2428,2424,2420,241C,2418,2414,2410,240C,2408,2404,2400,23FC,23F8,23F4,23F0,23EC,23E8,23E4,23E0,23DC,23D8,23D4,
23D0,23CC,23C8,23C4,23C0,23BC,23B8,23B4,23B0,23AC,23A8,23A4,23A0,239C,2398,2394,2390,238C,2388,2384,2380,237C,2378,2374,2370,236C,2368,2364,
2360,235C,2358,2354,2350,234C,2348,2344,2340,233C,2338,2334,2330,232C,2328,2324,2320,231C,2318,2314,2310,230C,2308,2304,2300,22FC,22F8,22F4,22F0,
22EC,22E8,22E4,22E0,22DC,22D8,22D4,22D0,22CC,22C8,22C4,22C0,22BC,22B8,22B4,22B0,22AC,22A8,22A4,22A0,229C,2298,2294,2290,228C,2288,2284,22
80,227C,2278,2274,2270,226C,2268,2264,2260,225C,2258,2254,2250,224C,2248,2244,2240,223C,2238,2234,2230,222C,2228,2224,2220,221C,2218,2214,2210,22
0C,2208,2204,2200,21FC,21F8,21F4,21F0,21EC,21E8,21E4,21E0,21DC,21D8,21D4,21D0,21CC,21C8,21C4,21C0,21BC,21B8,21B4,21B0,21AC,21A8,21A4,21A0
,219C,2198,2194,2190,218C,2188,2184,2180,217C,2178,2174,2170,216C,2168,2164,2160,215C,2158,2154,2150,214C,2148,2144,2140,213C,2138,2134,2130,212C
,2128,2124,2120,211C,2118,2114,2110,210C,2108,2104,2100,20FC,20F8,20F4,20F0,20EC,20E8,20E4,20E0,20DC,20D8,20D4,20D0,20CC,20C8,20C4,20C0,20BC,
20B8,20B4,20B0,20AC,20A8,20A4,20A0,209C,2098,2094,2090,208C,2088,2084,2080,207C,2078,2074,2070,206C,2068,2064,2060,205C,2058,2054,2050,204C,20
48,2044,2040,203C,2038,2034,2030,202C,2028,2024,2020,201C,2018,2014,2010,200C,2008,2004,2000,1FFC,1FF8,1FF4,1FF0,1FEC,1FE8,1FE4,1FE0,1FDC,1FD
8,1FD4,1FD0,1FCC,1FC8,1FC4,1FC0,1FBC,1FB8,1FB4,1FB0,1FAC,1FA8,1FA4,1FA0,1F9C,1F98,1F94,1F90,1F8C,1F88,1F84,1F80,1F7C,1F78,1F74,1F70,1F6C,
1F68,1F64,1F60,1F5C,1F58,1F54,1F50,1F4C,1F48,1F44,1F40,1F3C,1F38,1F34,1F30,1F2C,1F28,1F24,1F20,1F1C,1F18,1F14,1F10,1F0C,1F08,1F04,1F00,1EFC,1
EF8,1EF4,1EF0,1EEC,1EE8,1EE4,1EE0,1EDC,1ED8,1ED4,1ED0,1ECC,1EC8,1EC4,1EC0,1EBC,1EB8,1EB4,1EB0,1EAC,1EA8,1EA4,1EA0,1E9C,1E98,1E94,1E
90,1E8C,1E88,1E84,1E80,1E7C,1E78,1E74,1E70,1E6C,1E68,1E64,1E60,1E5C,1E58,1E54,1E50,1E4C,1E48,1E44,1E40,1E3C,1E38,1E34,1E30,1E2C,1E28,1E24,1
E20,1E1C,1E18,1E14,1E10,1E0C,1E08,1E04,1E00,1DFC,1DF8,1DF4,1DF0,1DEC,1DE8,1DE4,1DE0,1DDC,1DD8,1DD4,1DD0,1DCC,1DC8,1DC4,1DC0,1DBC,
1DB8,1DB4,1DB0,1DAC,1DA8,1DA4,1DA0,1D9C,1D98,1D94,1D90,1D8C,1D88,1D84,1D80,1D7C,1D78,1D74,1D70,1D6C,1D68,1D64,1D60,1D5C,1D58,1D54,
1D50,1D4C,1D48,1D44,1D40,1D3C,1D38,1D34,1D30,1D2C,1D28,1D24,1D20,1D1C,1D18,1D14,1D10,1D0C,1D08,1D04,1D00,1CFC,1CF8,1CF4,1CF0,1CEC,1C
E8,1CE4,1CE0,1CDC,1CD8,1CD4,1CD0,1CCC,1CC8,1CC4,1CC0,1CBC,1CB8,1CB4,1CB0,1CAC,1CA8,1CA4,1CA0,1C9C,1C98,1C94,1C90,1C8C,1C88,1C84,1
C80,1C7C,1C78,1C74,1C70,1C6C,1C68,1C64,1C60,1C5C,1C58,1C54,1C50,1C4C,1C48,1C44,1C40,1C3C,1C38,1C34,1C30,1C2C,1C28,1C24,1C20,1C1C,1C18,1
C14,1C10,1C0C,1C08,1C04,1C00]; IOHCOMPPIO2=13D6_0000h

```

_iohub1_n[1023:0]_nbio1_aliasSMN; IOHCMPIO3x0000 [2BFC,2BF8,2BF4,2BF0,2BEC,2BE8,2BE4,2BE0,2BDC,2BD8,2BD4,2BD0,2BCC,2BC8,2BC4,2BC0,2BBC,2BB8,2BB4,2BB0,2BAC,2BA8,2BA4,2BA0,2B9C,2B98,2B94,2B90,2B8C,2B88,2B84,2B80,2B7C,2B78,2B74,2B70,2B6C,2B68,2B64,2B60,2B5C,2B58,2B54,2B50,2B4C,2B48,2B44,2B40,2B3C,2B38,2B34,2B30,2B2C,2B28,2B24,2B20,2B1C,2B18,2B14,2B10,2B0C,2B08,2B04,2B00,2AFC,2AF8,2AF4,2AF0,2AEC,2AE8,2AE4,2AE0,2ADC,2AD8,2AD4,2AD0,2ACC,2AC8,2AC4,2AC0,2ABC,2AB8,2AB4,2AB0,2AAC,2AA8,2AA4,2AA0,2A9C,2A98,2A94,2A90,2A8C,2A88,2A84,2A80,2A7C,2A78,2A74,2A70,2A6C,2A68,2A64,2A60,2A5C,2A58,2A54,2A50,2A4C,2A48,2A44,2A40,2A3C,2A38,2A34,2A30,2A2C,2A28,2A24,2A20,2A1C,2A18,2A14,2A10,2A0C,2A08,2A04,2A00,29FC,29F8,29F4,29F0,29EC,29E8,29E4,29E0,29DC,29D8,29D4,29D0,29CC,29C8,29C4,29C0,29BC,29B8,29B4,29B0,29AC,29A8,29A4,29A0,299C,2998,2994,2990,298C,2988,2984,2980,297C,2978,2974,2970,296C,2968,2964,2960,295C,2958,2954,2950,294C,2948,2944,2940,293C,2938,2934,2930,292C,2928,2924,2920,291C,2918,2914,2910,290C,2908,2904,2900,28FC,28F8,28F4,28F0,28EC,28E8,28E4,28E0,28DC,28D8,28D4,28D0,28CC,28C8,28C4,28C0,28BC,28B8,28B4,28B0,28AC,28A8,28A4,28A0,289C,2898,2894,2890,288C,2888,2884,2880,287C,2878,2874,2870,286C,2868,2864,2860,285C,2858,2854,2850,284C,2848,2844,2840,283C,2838,2834,2830,282C,2828,2824,2820,281C,2818,2814,2810,280C,2808,2804,2800,27FC,27F8,27F4,27F0,27EC,27E8,27E4,27E0,27DC,27D8,27D4,27D0,27CC,27C8,27C4,27C0,27BC,27B8,27B4,27B0,27AC,27A8,27A4,27A0,279C,2798,2794,2790,278C,2788,2784,2780,277C,2778,2774,2770,276C,2768,2764,2760,275C,2758,2754,2750,274C,2748,2744,2740,273C,2738,2734,2730,272C,2728,2724,2720,271C,2718,2714,2710,270C,2708,2704,2700,26FC,26F8,26F4,26F0,26EC,26E8,26E4,26E0,26DC,26D8,26D4,26D0,26CC,26C8,26C4,26C0,26BC,26B8,26B4,26B0,26AC,26A8,26A4,26A0,269C,2698,2694,2690,268C,2688,2684,2680,267C,2678,2674,2670,266C,2668,2664,2660,265C,2658,2654,2650,264C,2648,2644,2640,263C,2638,2634,2630,262C,2628,2624,2620,261C,2618,2614,2610,260C,2608,2604,2600,25FC,25F8,25F4,25F0,25EC,25E8,25E4,25E0,25DC,25D8,25D4,25D0,25CC,25C8,25C4,25C0,25BC,25B8,25B4,25B0,25AC,25A8,25A4,25A0,259C,2598,2594,2590,258C,2588,2584,2580,257C,2578,2574,2570,256C,2568,2564,2560,255C,2558,2554,2550,254C,2548,2544,2540,253C,2538,2534,2530,252C,2528,2524,2520,251C,2518,2514,2510,250C,2508,2504,2500,24FC,24F8,24F4,24F0,24EC,24E8,24E4,24E0,24DC,24D8,24D4,24D0,24CC,24C8,24C4,24C0,24BC,24B8,24B4,24B0,24AC,24A8,24A4,24A0,249C,2498,2494,2490,248C,2488,2484,2480,247C,2478,2474,2470,246C,2468,2464,2460,245C,2458,2454,2450,244C,2448,2444,2440,243C,2438,2434,2430,242C,2428,2424,2420,241C,2418,2414,2410,240C,2408,2404,2400,23FC,23F8,23F4,23F0,23EC,23E8,23E4,23E0,23DC,23D8,23D4,23D0,23CC,23C8,23C4,23C0,23BC,23B8,23B4,23B0,23AC,23A8,23A4,23A0,239C,2398,2394,2390,238C,2388,2384,2380,237C,2378,2374,2370,236C,2368,2364,2360,235C,2358,2354,2350,234C,2348,2344,2340,233C,2338,2334,2330,232C,2328,2324,2320,231C,2318,2314,2310,230C,2308,2304,2300,22FC,22F8,22F4,22F0,22EC,22E8,22E4,22E0,22DC,22D8,22D4,22D0,22CC,22C8,22C4,22C0,22BC,22B8,22B4,22B0,22AC,22A8,22A4,22A0,229C,2298,2294,228C,2288,2284,2280,227C,2278,2274,2270,226C,2268,2264,2260,225C,2258,2254,2250,224C,2248,2244,2240,223C,2238,2234,2230,222C,2228,2224,2220,221C,2218,2214,2210,220C,2208,2204,2200,21FC,21F8,21F4,21F0,21EC,21E8,21E4,21E0,21DC,21D8,21D4,21D0,21CC,21C8,21C4,21C0,21BC,21B8,21B4,21B0,21AC,21A8,21A4,21A0,219C,2198,2194,2190,218C,2188,2184,2180,217C,2178,2174,2170,216C,2168,2164,2160,215C,2158,2154,2150,214C,2148,2144,2140,213C,2138,2134,2130,212C,2128,2124,2120,211C,2118,2114,2110,210C,2108,2104,2100,20FC,20F8,20F4,20F0,20EC,20E8,20E4,20E0,20DC,20D8,20D4,20D0,20CC,20C8,20C4,20C0,20BC,20B8,20B4,20B0,20AC,20A8,20A4,20A0,209C,2098,2094,2090,208C,2088,2084,2080,207C,2078,2074,2070,206C,2068,2064,2060,205C,2058,2054,2050,204C,2048,2044,2040,203C,2038,2034,2030,202C,2028,2024,2020,201C,2018,2014,2010,200C,2008,2004,2000,1FFC,1FF8,1FF4,1FF0,1FEC,1FE8,1FE4,1FE0,1FDC,1FD8,1FD4,1FD0,1FCC,1FC8,1FC4,1FC0,1FBC,1FB8,1FB4,1FB0,1FAC,1FA8,1FA4,1FA0,1F9C,1F98,1F94,1F90,1F8C,1F88,1F84,1F80,1F7C,1F78,1F74,1F70,1F6C,1F68,1F64,1F60,1F5C,1F58,1F54,1F50,1F4C,1F48,1F44,1F40,1F3C,1F38,1F34,1F30,1F2C,1F28,1F24,1F20,1F1C,1F18,1F14,1F10,1F0C,1F08,1F04,1F00,1EFC,1EF8,1EF4,1EF0,1EEC,1EE8,1EE4,1EE0,1EDC,1ED8,1ED4,1ED0,1ECC,1EC8,1EC4,1EC0,1EBC,1EB8,1EB4,1EB0,1EAC,1EA8,1EA4,1EA0,1E9C,1E98,1E94,1E90,1E8C,1E88,1E84,1E80,1E7C,1E78,1E74,1E70,1E6C,1E68,1E64,1E60,1E5C,1E58,1E54,1E50,1E4C,1E48,1E44,1E40,1E3C,1E38,1E34,1E30,1E2C,1E28,1E24,1E20,1E1C,1E18,1E14,1E10,1E0C,1E08,1E04,1E00,1DFC,1DF8,1DF4,1DF0,1DEC,1DE8,1DE4,1DE0,1DDC,1DD8,1DD4,1DD0,1DCC,1DC8,1DC4,1DC0,1DBC,1DB8,1DB4,1DB0,1DAC,1DA8,1DA4,1DA0,1D9C,1D98,1D94,1D90,1D8C,1D88,1D84,1D80,1D7C,1D78,1D74,1D70,1D6C,1D68,1D64,1D60,1D5C,1D58,1D54,1D50,1D4C,1D48,1D44,1D40,1D3C,1D38,1D34,1D30,1D2C,1D28,1D24,1D20,1D1C,1D18,1D14,1D10,1D0C,1D08,1D04,1D00,1CFC,1CF8,1CF4,1CF0,1CEC,1CE8,1CE4,1CE0,1CDC,1CD8,1CD4,1CD0,1CCC,1CC8,1CC4,1CC0,1CBC,1CB8,1CB4,1CB0,1CAC,1CA8,1CA4,1CA0,1C9C,1C98,1C94,1C90,1C8C,1C88,1C84,1C80,1C7C,1C78,1C74,1C70,1C6C,1C68,1C64,1C60,1C5C,1C58,1C54,1C50,1C4C,1C48,1C44,1C40,1C3C,1C38,1C34,1C30,1C2C,1C28,1C24,1C20,1C1C,1C18,1C14,1C10,1C0C,1C08,1C04,1C00]; IOHCMPIO3=13E6_0000h	
Bits	Description
31:24	BYTE3. Read-write. Reset: 00h. Data Byte of for IOHC--> MPIO MCTP Ring Buffer.
23:16	BYTE2. Read-write. Reset: 00h. Data Byte of for IOHC--> MPIO MCTP Ring Buffer.
15:8	BYTE1. Read-write. Reset: 00h. Data Byte of for IOHC--> MPIO MCTP Ring Buffer.
7:0	BYTE0. Read-write. Reset: 00h. Data Byte of for IOHC--> MPIO MCTP Ring Buffer.

IOHCMPIO[0...3]x00003000 (IOHC::IOHC_CXLVDM_CNTL_0)

Read-only. Reset: 0000_0001h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x00003000; IOHCMPIO[1:0]=13[C:B]6_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x00003000; IOHCMPIO[3:2]=13[E:D]6_0000h

Bits	Description
31:0	Revision_ID. Read-only. Reset: 0000_0001h. IOHC CXLVDM Revision ID.

IOHCMPIO[0...3]x00003004 (IOHC::IOHC_CXLVDM_CNTL_1)

Read-only. Reset: 0000_0010h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x00003004; IOHCMPIO[1:0]=13[C:B]6_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x00003004; IOHCMPIO[3:2]=13[E:D]6_0000h

Bits	Description
31:0	HeaderDepth. Read-only. Reset: 0000_0010h. IOHC CXLVDM maximum number of MSG headers ring buffer can store.

IOHCMPIO[0...3]x00003008 (IOHC::IOHC_CXLVDM_CNTL_2)

Read-only. Reset: 0000_0002h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x00003008; IOHCMPIO[1:0]=13[C:B]6_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x00003008; IOHCMPIO[3:2]=13[E:D]6_0000h

Bits	Description
31:0	DWPerHeader . Read-only. Reset: 0000_0002h. Number of double words per header.

IOHCMPIO[0...3]x0000300C (IOHC::IOHC_CXLVDM_CNTL_3)

Read-only. Reset: 0000_0100h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x0000300C; IOHCMPIO[1:0]=13[C:B]6_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x0000300C; IOHCMPIO[3:2]=13[E:D]6_0000h

Bits	Description
31:0	PayloadDepth . Read-only. Reset: 0000_0100h. Number of bytes available accross request payloads.

IOHCMPIO[0...3]x00003010 (IOHC::IOHC_CXLVDM_CNTL_4)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x00003010; IOHCMPIO[1:0]=13[C:B]6_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x00003010; IOHCMPIO[3:2]=13[E:D]6_0000h

Bits	Description
31	HeaderWritePointer_C . Read-only. Reset: 0. Description: Carry bit for HeaderWritePointer. Ring buffer is full when IOHC::IOHC_CXLVDM_CNTL_4[HeaderWritePointer]==IOHC::IOHC_CXLVDM_CNTL_5[HeaderReadPointer] and IOHC::IOHC_CXLVDM_CNTL_4[HeaderWritePointer_C]!=IOHC::IOHC_CXLVDM_CNTL_5[HeaderReadPointer_C]. Ring buffer is empty when IOHC::IOHC_CXLVDM_CNTL_4[HeaderWritePointer]==IOHC::IOHC_CXLVDM_CNTL_5[HeaderReadPointer] and IOHC::IOHC_CXLVDM_CNTL_4[HeaderWritePointer_C]==IOHC::IOHC_CXLVDM_CNTL_5[HeaderReadPointer_C].
30:0	HeaderWritePointer . Read-only. Reset: 0000_0000h. Description: Index of last entry written by IOHC to ring buffer. To be used by CXLVDM, with Header_Read_pointer to determine if outstanding MSGs are present. MSB is a carry bit, not used for indexing buffer.

IOHCMPIO[0...3]x00003014 (IOHC::IOHC_CXLVDM_CNTL_5)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x00003014; IOHCMPIO[1:0]=13[C:B]6_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x00003014; IOHCMPIO[3:2]=13[E:D]6_0000h

Bits	Description
31	HeaderReadPointer_C. Read-write. Reset: 0. Description: Carry bit for HeaderReadPointer. Ring buffer is full when IOHC::IOHC_CXLVDM_CNTL_4[HeaderWritePointer]==IOHC::IOHC_CXLVDM_CNTL_5[HeaderReadPointer] and IOHC::IOHC_CXLVDM_CNTL_4[HeaderWritePointer_C]! =IOHC::IOHC_CXLVDM_CNTL_5[HeaderReadPointer_C]. Ring buffer is empty when IOHC::IOHC_CXLVDM_CNTL_4[HeaderWritePointer]==IOHC::IOHC_CXLVDM_CNTL_5[HeaderReadPointer] and IOHC::IOHC_CXLVDM_CNTL_4[HeaderWritePointer_C]==IOHC::IOHC_CXLVDM_CNTL_5[HeaderReadPointer_C].
30:0	HeaderReadPointer. Read-write. Reset: 0000_0000h. Description: Index of last entry read by CXLVDM from ring buffer. To be used by IOHC, with Header_Write_pointer to determine if ring buffer space is available. MSB is a carry bit, not used for indexing buffer.

IOHCMPIO[0...3]x00003018 (IOHC::IOHC_CXLVDM_CNTL_6)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCMPIO[1:0]x00003018; IOHCMPIO[1:0]=13[C:B]6_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCMPIO[3:2]x00003018; IOHCMPIO[3:2]=13[E:D]6_0000h

Bits	Description
31:2	Reserved.
1	IOHCCXLVDM_DroppedStatus. Read,Write-1-to-clear. Reset: 0. <RW1C> Indicates whether the ringbuffer dropped a request. Write 1 to clear.
0	IOHCCXLVDM_FlushRingBuffer. Read-write. Reset: 0. Description: Provides mechanism to clear ring buffer contents with 0x0 data. Flush Procedure: 1. Program IOHC::IOHC_CXLVDM_CNTL_5[HeaderReadPointer] and IOHC::IOHC_CXLVDM_CNTL_5[HeaderReadPointer_C] to 0. 2. Program IOHC::IOHC_CXLVDM_CNTL_6[IOHCCXLVDM_FlushRingBuffer] to 1. 3. Program IOHC::IOHC_CXLVDM_CNTL_6[IOHCCXLVDM_DroppedStatus] to 1.

IOHCMPIO0x00004800...IOHCMPIO3x0000487C (IOHC::CXLVDM_RING_BUFFER_HEADER)

Read-write. Reset: 0000_0000h.

_iohub0_n[31:0]_nbio0_aliasSMN; IOHCMPIO0x0000_48[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00];
IOHCMPIO0=13B6_0000h_iohub1_n[31:0]_nbio0_aliasSMN; IOHCMPIO1x0000_48[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00];
IOHCMPIO1=13C6_0000h_iohub0_n[31:0]_nbio1_aliasSMN; IOHCMPIO2x0000_48[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00];
IOHCMPIO2=13D6_0000h_iohub1_n[31:0]_nbio1_aliasSMN; IOHCMPIO3x0000_48[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00];
IOHCMPIO3=13E6_0000h

Bits	Description
31:24	BYTE3. Read-write. Reset: 00h. Data Byte of for IOHC-->CXLVDM MCTP Ring Buffer.
23:16	BYTE2. Read-write. Reset: 00h. Data Byte of for IOHC-->CXLVDM MCTP Ring Buffer.
15:8	BYTE1. Read-write. Reset: 00h. Data Byte of for IOHC-->CXLVDM MCTP Ring Buffer.
7:0	BYTE0. Read-write. Reset: 00h. Data Byte of for IOHC-->CXLVDM MCTP Ring Buffer.

IOHCMPIO0x00004880...IOHCMPIO3x00004C7C (IOHC::CXLVDM_RING_BUFFER_DATA)

Read-write. Reset: 0000_0000h.

_iohub0_n[255:0]_nbio0_aliasSMN;
 IOHCMPIO0x0000_4[C7C,C78,C74,C70,C6C,C68,C64,C60,C5C,C58,C54,C50,C4C,C48,C44,C40,C3C,C38,C34,C30,C2C,C28,C24,C20,C1C,C18,C14,C10,C0C,C08,C04,C00,BFC,BF8,BF4,BF0,BEC,BE8,BE4,BE0,BDC,BD8,BD4,BD0,BCC,BC8,BC4,BC0,BBC,BB8,BB4,BB0,BAC,BA8,BA4,BA0,B9C,B98,B94,B90,B8C,B88,B84,B80,B7C,B78,B74,B70,B6C,B68,B64,B60,B5C,B58,B54,B50,B4C,B48,B44,B40,B3C,B38,B34,B30,B2C,B28,B24,B20,B1C,B18,B14,B10,B0C,B08,B04,B00,AFC,AF8,AF4,AF0,AEC,AE8,AE4,AE0,ADC,AD8,AD4,AD0,ACC,AC8,AC4,AC0,ABC,AB8,AB4,AB0,AAC,AA8,AA4,AA0,A9C,A98,A94,A90,A8C,A88,A84,A80,A7C,A78,A74,A70,A6C,A68,A64,A60,A5C,A58,A54,A50,A4C,A48,A44,A40,A3C,A38,A34,A30,A2C,A28,A24,A20,A1C,A18,A14,A10,A0C,A08,A04,A00,9FC,9F8,9F4,9F0,9EC,9E8,9E4,9E0,9DC,9D8,9D4,9D0,9CC,9C8,9C4,9C0,9BC,9B8,9B4,9B0,9AC,9A8,9A4,9A0,99C,998,994,990,98C,988,984,980,97C,978,974,970,96C,968,964,960,95C,958,954,950,94C,948,944,940,93C,938,934,930,92C,928,924,920,91C,918,914,910,90C,908,904,900,8FC,8F8,8F4,8F0,8EC,8E8,8E4,8E0,8DC,8D8,8D4,8D0,8CC,8C8,8C4,8C0,8BC,8B8,8B4,8B0,8AC,8A8,8A4,8A0,89C,898,894,890,88C,888,884,880]; IOHCMPIO0=13B6_0000h

_iohub1_n[255:0]_nbio0_aliasSMN;
 IOHCMPIO1x0000_4[C7C,C78,C74,C70,C6C,C68,C64,C60,C5C,C58,C54,C50,C4C,C48,C44,C40,C3C,C38,C34,C30,C2C,C28,C24,C20,C1C,C18,C14,C10,C0C,C08,C04,C00,BFC,BF8,BF4,BF0,BEC,BE8,BE4,BE0,BDC,BD8,BD4,BD0,BCC,BC8,BC4,BC0,BBC,BB8,BB4,BB0,BAC,BA8,BA4,BA0,B9C,B98,B94,B90,B8C,B88,B84,B80,B7C,B78,B74,B70,B6C,B68,B64,B60,B5C,B58,B54,B50,B4C,B48,B44,B40,B3C,B38,B34,B30,B2C,B28,B24,B20,B1C,B18,B14,B10,B0C,B08,B04,B00,AFC,AF8,AF4,AF0,AEC,AE8,AE4,AE0,ADC,AD8,AD4,AD0,ACC,AC8,AC4,AC0,ABC,AB8,AB4,AB0,AAC,AA8,AA4,AA0,A9C,A98,A94,A90,A8C,A88,A84,A80,A7C,A78,A74,A70,A6C,A68,A64,A60,A5C,A58,A54,A50,A4C,A48,A44,A40,A3C,A38,A34,A30,A2C,A28,A24,A20,A1C,A18,A14,A10,A0C,A08,A04,A00,9FC,9F8,9F4,9F0,9EC,9E8,9E4,9E0,9DC,9D8,9D4,9D0,9CC,9C8,9C4,9C0,9BC,9B8,9B4,9B0,9AC,9A8,9A4,9A0,99C,998,994,990,98C,988,984,980,97C,978,974,970,96C,968,964,960,95C,958,954,950,94C,948,944,940,93C,938,934,930,92C,928,924,920,91C,918,914,910,90C,908,904,900,8FC,8F8,8F4,8F0,8EC,8E8,8E4,8E0,8DC,8D8,8D4,8D0,8CC,8C8,8C4,8C0,8BC,8B8,8B4,8B0,8AC,8A8,8A4,8A0,89C,898,894,890,88C,888,884,880]; IOHCMPIO1=13C6_0000h

_iohub0_n[255:0]_nbio1_aliasSMN;
 IOHCMPIO2x0000_4[C7C,C78,C74,C70,C6C,C68,C64,C60,C5C,C58,C54,C50,C4C,C48,C44,C40,C3C,C38,C34,C30,C2C,C28,C24,C20,C1C,C18,C14,C10,C0C,C08,C04,C00,BFC,BF8,BF4,BF0,BEC,BE8,BE4,BE0,BDC,BD8,BD4,BD0,BCC,BC8,BC4,BC0,BBC,BB8,BB4,BB0,BAC,BA8,BA4,BA0,B9C,B98,B94,B90,B8C,B88,B84,B80,B7C,B78,B74,B70,B6C,B68,B64,B60,B5C,B58,B54,B50,B4C,B48,B44,B40,B3C,B38,B34,B30,B2C,B28,B24,B20,B1C,B18,B14,B10,B0C,B08,B04,B00,AFC,AF8,AF4,AF0,AEC,AE8,AE4,AE0,ADC,AD8,AD4,AD0,ACC,AC8,AC4,AC0,ABC,AB8,AB4,AB0,AAC,AA8,AA4,AA0,A9C,A98,A94,A90,A8C,A88,A84,A80,A7C,A78,A74,A70,A6C,A68,A64,A60,A5C,A58,A54,A50,A4C,A48,A44,A40,A3C,A38,A34,A30,A2C,A28,A24,A20,A1C,A18,A14,A10,A0C,A08,A04,A00,9FC,9F8,9F4,9F0,9EC,9E8,9E4,9E0,9DC,9D8,9D4,9D0,9CC,9C8,9C4,9C0,9BC,9B8,9B4,9B0,9AC,9A8,9A4,9A0,99C,998,994,990,98C,988,984,980,97C,978,974,970,96C,968,964,960,95C,958,954,950,94C,948,944,940,93C,938,934,930,92C,928,924,920,91C,918,914,910,90C,908,904,900,8FC,8F8,8F4,8F0,8EC,8E8,8E4,8E0,8DC,8D8,8D4,8D0,8CC,8C8,8C4,8C0,8BC,8B8,8B4,8B0,8AC,8A8,8A4,8A0,89C,898,894,890,88C,888,884,880]; IOHCMPIO2=13D6_0000h

_iohub1_n[255:0]_nbio1_aliasSMN;
 IOHCMPIO3x0000_4[C7C,C78,C74,C70,C6C,C68,C64,C60,C5C,C58,C54,C50,C4C,C48,C44,C40,C3C,C38,C34,C30,C2C,C28,C24,C20,C1C,C18,C14,C10,C0C,C08,C04,C00,BFC,BF8,BF4,BF0,BEC,BE8,BE4,BE0,BDC,BD8,BD4,BD0,BCC,BC8,BC4,BC0,BBC,BB8,BB4,BB0,BAC,BA8,BA4,BA0,B9C,B98,B94,B90,B8C,B88,B84,B80,B7C,B78,B74,B70,B6C,B68,B64,B60,B5C,B58,B54,B50,B4C,B48,B44,B40,B3C,B38,B34,B30,B2C,B28,B24,B20,B1C,B18,B14,B10,B0C,B08,B04,B00,AFC,AF8,AF4,AF0,AEC,AE8,AE4,AE0,ADC,AD8,AD4,AD0,ACC,AC8,AC4,AC0,ABC,AB8,AB4,AB0,AAC,AA8,AA4,AA0,A9C,A98,A94,A90,A8C,A88,A84,A80,A7C,A78,A74,A70,A6C,A68,A64,A60,A5C,A58,A54,A50,A4C,A48,A44,A40,A3C,A38,A34,A30,A2C,A28,A24,A20,A1C,A18,A14,A10,A0C,A08,A04,A00,9FC,9F8,9F4,9F0,9EC,9E8,9E4,9E0,9DC,9D8,9D4,9D0,9CC,9C8,9C4,9C0,9BC,9B8,9B4,9B0,9AC,9A8,9A4,9A0,99C,998,994,990,98C,988,984,980,97C,978,974,970,96C,968,964,960,95C,958,954,950,94C,948,944,940,93C,938,934,930,92C,928,924,920,91C,918,914,910,90C,908,904,900,8FC,8F8,8F4,8F0,8EC,8E8,8E4,8E0,8DC,8D8,8D4,8D0,8CC,8C8,8C4,8C0,8BC,8B8,8B4,8B0,8AC,8A8,8A4,8A0,89C,898,894,890,88C,888,884,880]; IOHCMPIO3=13E6_0000h

Bits	Description
31:24	BYTE3. Read-write. Reset: 00h. Data Byte of for IOHC-->CXLVDM MCTP Ring Buffer.
23:16	BYTE2. Read-write. Reset: 00h. Data Byte of for IOHC-->CXLVDM MCTP Ring Buffer.
15:8	BYTE1. Read-write. Reset: 00h. Data Byte of for IOHC-->CXLVDM MCTP Ring Buffer.
7:0	BYTE0. Read-write. Reset: 00h. Data Byte of for IOHC-->CXLVDM MCTP Ring Buffer.

IOHCNBIFSHADOW0x00000404...IOHCPCIESHADOW3x00004F04 (IOHC::COMMAND)

Read-write. Reset: 0000h.

Bridge Enablement

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]04; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]04; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]04; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]04; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCPCIESHADOW0x0000_4[F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]04; IOHCPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCPCIESHADOW1x0000_4[F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]04; IOHCPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCPCIESHADOW2x0000_4[F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]04; IOHCPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCPCIESHADOW3x0000_4[F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]04; IOHCPCIESHADOW3=13E0_1000h

Bits	Description
15:3	Reserved.
2	BUS_MASTER_EN. Read-write. Reset: 0. Enable memory access from the bridge. 0=Disable 1=Enable.
1	MEM_ACCESS_EN. Read-write. Reset: 0. Enable memory access to the bridge. 0=Disable 1=Enable.
0	IO_ACCESS_EN. Read-write. Reset: 0. Enable IO access to the bridge. 0=Disable 1=Enable.

IOHCNBIFSHADOW0x00000410...IOHCPCIESHADOW3x00004F10 (IOHC::CXL_DP_MEMBAR0_LO)

Read-write. Reset: 0000_0000h.

MEMBAR0 Base Register

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]10; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]10; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]10; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]10; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]10; IOHCPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]10; IOHCPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]10; IOHCPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]10; IOHCPCIESHADOW3=13E0_1000h

Bits	Description
31:16	MEMBAR0_31_16. Read-write. Reset: 0000h. Low 32 bits for 64-bit address
15:0	Reserved.

IOHCNBIFSHADOW0x00000414...IOHCPCIESHADOW3x00004F14 (IOHC::CXL_DP_MEMBAR0_HI)

Read-write. Reset: 0000_0000h.

MEMBAR0 Base Register

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]14; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]14; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]14; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]14; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]14; IOHCPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]14; IOHCPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]14; IOHCPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]14; IOHCPCIESHADOW3=13E0_1000h

Bits	Description
31:0	MEMBAR0_UPPER. Read-write. Reset: 0000_0000h. Upper 32 bits for 64-bit address

IOHCNBIFSHADOW0x00000418...IOHCPCIESHADOW3x00004F18 (IOHC::SUB_BUS_NUMBER_LATENCY)

Read-write. Reset: 0000_0000h.

Subordinate Bus Number Latency

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]18; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]18; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]18; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]18; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]18; IOHCPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]18; IOHCPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]18; IOHCPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]18; IOHCPCIESHADOW3=13E0_1000h

Bits	Description
31:24	Reserved.
23:16	SUB_BUS_NUM. Read-write. Reset: 00h. Subordinate Bus Number Register is used to record the bus number of the highest numbered PCI bus segment which is behind the bridge.
15:8	SECONDARY_BUS. Read-write. Reset: 00h. Secondary Bus Number register is used to record the bus number of the PCIe bus segment to which the secondary interface of the bridge is connected.
7:0	Reserved.

IOHCNBIFSHADOW0x0000041C...IOHCPCIESHADOW3x00004F1C (IOHC::IO_BASE_LIMIT)

Read-write. Reset: 0000h.

I/O Base Register Limit is used by the bridge to determine when to forward I/O transactions from one interface to the other.

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]1C; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]1C; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]1C; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]1C; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]1C; IOHCPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]1C; IOHCPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]1C; IOHCPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]1C; IOHCPCIESHADOW3=13E0_1000h

Bits	Description
15:12	IO_LIMIT. Read-write. Reset: 0h. I/O Limit Register.
11:8	Reserved.
7:4	IO_BASE. Read-write. Reset: 0h. I/O Base Register.
3:0	Reserved.

IOHCNBIFSHADOW0x00000420...IOHCPCIESHADOW3x00004F20 (IOHC::MEM_BASE_LIMIT)

Read-write. Reset: 0000_0000h.

Memory Limit Register defines a memory mapped I/O address range which is used by the bridge to determine when to forward memory transactions from one interface to the other.

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]20; IOHCNBIFSHADOW0=13B0_7000h

_inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]20; IOHCNBIFSHADOW1=13C0_7000h

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]20; IOHCNBIFSHADOW2=13D0_7000h

_inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]20; IOHCNBIFSHADOW3=13E0_7000h

_inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;

IOHCPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]20; IOHCPCIESHADOW0=13B0_1000h

_inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;

IOHCPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]20; IOHCPCIESHADOW1=13C0_1000h

_inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;

IOHCPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]20; IOHCPCIESHADOW2=13D0_1000h

_inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;

IOHCPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]20; IOHCPCIESHADOW3=13E0_1000h

Bits Description31:20 **MEM_LIMIT_31_20.** Read-write. Reset: 000h. Memory Limit Register.

19:16 Reserved.

15:4 **MEM_BASE_31_20.** Read-write. Reset: 000h. Memory Base Register.

3:0 Reserved.

IOHCNBIFSHADOW0x00000424...IOHCPCIESHADOW3x00004F24 (IOHC::PREF_BASE_LIMIT)

Read-write. Reset: 0000_0000h.

Prefetchable Memory Base Limit indicates 64-bit addresses are supported.

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]24; IOHCNBIFSHADOW0=13B0_7000h

_inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]24; IOHCNBIFSHADOW1=13C0_7000h

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]24; IOHCNBIFSHADOW2=13D0_7000h

_inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]24; IOHCNBIFSHADOW3=13E0_7000h

_inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;

IOHCPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]24; IOHCPCIESHADOW0=13B0_1000h

_inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;

IOHCPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]24; IOHCPCIESHADOW1=13C0_1000h

_inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;

IOHCPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]24; IOHCPCIESHADOW2=13D0_1000h

_inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;

IOHCPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]24; IOHCPCIESHADOW3=13E0_1000h

Bits Description31:20 **PREF_MEM_LIMIT_31_20.** Read-write. Reset: 000h. Prefetchable Memory Limit Register.

19:16 Reserved.

15:4 **PREF_MEM_BASE_31_20.** Read-write. Reset: 000h. Prefetchable Memory Base Register.

3:0 Reserved.

IOHCNBIFSHADOW0x00000428...IOHPCIESHADOW3x00004F28 (IOHC::PREF_BASE_UPPER)

Read-write. Reset: 0000_0000h.

Prefetchable Memory Base Upper 32 bits.

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]28; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]28; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]28; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]28; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]28; IOHPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]28; IOHPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]28; IOHPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]28; IOHPCIESHADOW3=13E0_1000h

Bits	Description
31:0	PREF_BASE_UPPER. Read-write. Reset: 0000_0000h. Upper 32 bits of Prefetchable Memory Base Register.

IOHCNBIFSHADOW0x0000042C...IOHPCIESHADOW3x00004F2C (IOHC::PREF_LIMIT_UPPER)

Read-write. Reset: 0000_0000h.

Prefetchable Memory Limit Upper 32 bits.

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]2C; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]2C; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]2C; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]2C; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]2C; IOHPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]2C; IOHPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]2C; IOHPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]2C; IOHPCIESHADOW3=13E0_1000h

Bits	Description
31:0	PREF_LIMIT_UPPER. Read-write. Reset: 0000_0000h. Upper 32 bits of Prefetchable Memory Limit Register.

IOHCNBIFSHADOW0x00000430...IOHPCIESHADOW3x00004F30 (IOHC::IO_BASE_LIMIT_HI)

Read-write. Reset: 0000_0000h.

I/O Base and I/O Limit Upper 16 bits.

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]30; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]30; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]30; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]30; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]30; IOHPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]30; IOHPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]30; IOHPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]30; IOHPCIESHADOW3=13E0_1000h

Bits	Description
31:16	IO_LIMIT_31_16. Read-write. Reset: 0000h. Upper 16 bits for I/O Limit Register.
15:0	IO_BASE_31_16. Read-write. Reset: 0000h. Upper 16 bits for I/O Base Register.

IOHCNBIFSHADOW0x0000043E...IOHCPCIESHADOW3x00004F3E (IOHC::IRQ_BRIDGE_CNTL)

Read-write. Reset: 0000h.

Bridge Control Register.

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]3E; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]3E; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]3E; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]3E; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]3E; IOHCPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]3E; IOHCPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]3E; IOHCPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]3E; IOHCPCIESHADOW3=13E0_1000h

Bits	Description
15:5	Reserved.
4	VGA_DEC. Read-write. Reset: 0. Enables the bridge to provide 16-bit decoding of VGA I/O address precluding the decoding of alias addresses every 1 kB (ie. requires address bits 15:10=0).
3	VGA_EN. Read-write. Reset: 0. Enable fixed VGA memory and IO regions decode to the bridge. 16-bit VGA IO ranges are address bits 31:16=0, 9:0=3B0 to 3BB or 9:0=3C0 to 3DF. VGA memory range is 0xA_0000 to 0xB_FFFF.
2	ISA_EN. Read-write. Reset: 0. Enable fixed ISA IO regions decode to the bridge. ISA regions are within the first 256B of each 1K address range (ie. address bits 31:16=0 and 9:8=0).
1:0	Reserved.

IOHCNBIFSHADOW0x00000440...IOHCPCIESHADOW3x00004F40 (IOHC::EXT_BRIDGE_CNTL)

Read-write. Reset: 00h.

External Bridge Control Register.

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]40; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]40; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]40; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]40; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]40; IOHCPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]40; IOHCPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]40; IOHCPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]40; IOHCPCIESHADOW3=13E0_1000h

Bits	Description
7:1	Reserved.
0	IO_PORT_80_EN. Read-write. Reset: 0. Register to enable IO port 80 decoding. Enables fixed IO decode to address 0x80 or 0x1080 to bridge.

IOHCNBIFSHADOW0x00000454...IOHCPCIESHADOW3x00004F54 (IOHC::PMI_STATUS_CNTL)

Read-write. Reset: 00h.

Power Management Control and Status Register.

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]54; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]54; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]54; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]54; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]54; IOHCPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]54; IOHCPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]54; IOHCPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]54; IOHCPCIESHADOW3=13E0_1000h

Bits	Description
7:2	Reserved.
1:0	POWER_STATE. Read-write. Reset: 0h. Description: Determine the current power state. 00b - D0 01b - Reserved 10b - Reserved 11b - D3.

IOHCNBIFSHADOW0x0000046C...IOHCPCIESHADOW3x00004F6C (IOHC::SLOT_CAP)

Read-write. Reset: 0000_0000h.

The Slot Capabilities register identifies PCI Express slot specific capabilities.

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]6C; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]6C; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]6C; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]6C; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]6C; IOHCPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]6C; IOHCPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]6C; IOHCPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]6C; IOHCPCIESHADOW3=13E0_1000h

Bits	Description
31:17	Reserved.
16:15	SLOT_PWR_LIMIT_SCALE. Read-write. Reset: 0h. Specifies the scale used for the Slot Power Limit Value.
14:7	SLOT_PWR_LIMIT_VALUE. Read-write. Reset: 00h. In combination with the Slot Power Limit Scale value, specifies the upper limit on power supplied by slot.
6:0	Reserved.

IOHCNBIFSHADOW0x00000474...IOHCPCIESHADOW3x00004F74 (IOHC::ROOT_CNTL)

Read-write. Reset: 0000h.

The Root Control register controls PCI Express Root Complex specific parameters.

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]74; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]74; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]74; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]74; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]74; IOHCPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]74; IOHCPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]74; IOHCPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]74; IOHCPCIESHADOW3=13E0_1000h

Bits	Description
15:5	Reserved.
4	CRS_SOFTWARE_VISIBILITY_EN . Read-write. Reset: 0. This bit when set enables the Root Port to return Configuration Request Retry Status Completion Status to software.
3:0	Reserved.

IOHCNBIFSHADOW0x00000480...IOHCPCIESHADOW3x00004F80 (IOHC::DEVICE_CNTL2)

Read-write. Reset: 0000h.

The Device Control 2 register controls PCI Express device specific parameters.

_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[7,4]80; IOHCNBIFSHADOW0=13B0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[7,4]80; IOHCNBIFSHADOW1=13C0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[7,4]80; IOHCNBIFSHADOW2=13D0_7000h
 _inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[7,4]80; IOHCNBIFSHADOW3=13E0_7000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;
 IOHCPCIESHADOW0x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]80; IOHCPCIESHADOW0=13B0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;
 IOHCPCIESHADOW1x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]80; IOHCPCIESHADOW1=13C0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;
 IOHCPCIESHADOW2x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]80; IOHCPCIESHADOW2=13D0_1000h
 _inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;
 IOHCPCIESHADOW3x0000_4F,4C,49,46,43,40,3D,3A,37,34,31,2E,2B,28,25,22,1F,1C,19,16,13,10]80; IOHCPCIESHADOW3=13E0_1000h

Bits	Description
15:11	Reserved.
10	LTR_EN . Read-write. Reset: 0. Latency Tolerance Reporting enable
9:6	Reserved.
5	ARI_FORWARDING_EN . Read-write. Reset: 0. ARI Forwarding enable. When set, this assumes Dev number=0 and allows 8-bit Fn number. Otherwise, it is required that Dev=0 for external config request decoding.
4:0	Reserved.

IOHCNBIFSHADOW0x000006A6...IOHCPCIESHADOW3x000051A6 (IOHC::PCIE_ACS_CNTL)

Read-write. Reset: 0000h.

The Device Control 2 register controls PCI Express device specific parameters.

`_inst[NBIF1SHADOW[1:0]]_iohub0_nbio0_aliasSMN; IOHCNBIFSHADOW0x0000_0[9,6]A6; IOHCNBIFSHADOW0=13B0_7000h``_inst[NBIF1SHADOW[1:0]]_iohub1_nbio0_aliasSMN; IOHCNBIFSHADOW1x0000_0[9,6]A6; IOHCNBIFSHADOW1=13C0_7000h``_inst[NBIF1SHADOW[1:0]]_iohub0_nbio1_aliasSMN; IOHCNBIFSHADOW2x0000_0[9,6]A6; IOHCNBIFSHADOW2=13D0_7000h``_inst[NBIF1SHADOW[1:0]]_iohub1_nbio1_aliasSMN; IOHCNBIFSHADOW3x0000_0[9,6]A6; IOHCNBIFSHADOW3=13E0_7000h``_inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio0_aliasSMN;``IOHCPCIESHADOW0x0000_51,4E,4B,48,45,42,3F,3C,39,36,33,30,2D,2A,27,24,21,1E,1B,18,15,12]A6; IOHCPCIESHADOW0=13B0_1000h``_inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio0_aliasSMN;``IOHCPCIESHADOW1x0000_51,4E,4B,48,45,42,3F,3C,39,36,33,30,2D,2A,27,24,21,1E,1B,18,15,12]A6; IOHCPCIESHADOW1=13C0_1000h``_inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub0_nbio1_aliasSMN;``IOHCPCIESHADOW2x0000_51,4E,4B,48,45,42,3F,3C,39,36,33,30,2D,2A,27,24,21,1E,1B,18,15,12]A6; IOHCPCIESHADOW2=13D0_1000h``_inst[PCIE4SHADOW[3:0],PCIE1SHADOW[8:0],PCIE0SHADOW[8:0]]_iohub1_nbio1_aliasSMN;``IOHCPCIESHADOW3x0000_51,4E,4B,48,45,42,3F,3C,39,36,33,30,2D,2A,27,24,21,1E,1B,18,15,12]A6; IOHCPCIESHADOW3=13E0_1000h`**Bits Description**

15:7	Reserved.
6	DIRECT_TRANSLATED_P2P_EN. Read-write. Reset: 0. When set, overrides the ACS P2P Request Redirect and ACS P2P Egress Control mechanisms with P2P Memory Requests whose Address Translation field indicates a Translated address.
5	Reserved.
4	UPSTREAM_FORWARDING_EN. Read-write. Reset: 0. When set, the component forwards Upstream any Request or Completion TLPs it receives that were redirected Upstream by a component lower in the hierarchy.
3	P2P_COMPLETION_REDIRECT_EN. Read-write. Reset: 0. Determines when the component redirects P2P Completions Upstream; applicable only to Read Completions whose Relaxed Ordering Attribute is clear.
2	P2P_REQUEST_REDIRECT_EN. Read-write. Reset: 0. In conjunction with ACS P2P Egress Control and ACS Direct Translated P2P mechanisms, determines when the component redirects P2P Requests Upstream.
1:0	Reserved.

IOHCPCIESHADOW[0...3]x00000000 (IOHC::SHADOW_IOMMU_MMIO_CNTRL_0)

Read-write. Reset: 0000_0000h.

IOHC uses this information to determine if IOMMU is enabled.

`_iohub[1:0]_nbio0_aliasSMN; IOHCPCIESHADOW[1:0]x00000000; IOHCPCIESHADOW[1:0]=13[C:B]0_1000h``_iohub[1:0]_nbio1_aliasSMN; IOHCPCIESHADOW[3:2]x00000000; IOHCPCIESHADOW[3:2]=13[E:D]0_1000h`**Bits Description**

31:1	Reserved.
0	IOMMU_EN. Read-write. Reset: 0. 1=IOMMU enabled. All upstream transactions are translated by the IOMMU. The Device Table Base Address Register [MMIO Offset 0000h] must be configured by software before setting this bit. 0=IOMMU is disabled and no upstream transactions are translated or remapped by the IOMMU. When disabled, the IOMMU reads no commands and creates no event log entries. Software note: Software must configure EventLogEn and CmdBufEn.

IOHPCIESHADOW[0...3]x00000004 (IOHC::SHADOW_IOMMU_CAP_BASE_LO)

Read-write. Reset: 0000_0000h.

IOHC uses this information to decode requests to the IOMMU memory-mapped register space and forward them to RSMU.

_iohub[1:0]_nbio0_aliasSMN; IOHPCIESHADOW[1:0]x00000004; IOHPCIESHADOW[1:0]=13[C:B]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOHPCIESHADOW[3:2]x00000004; IOHPCIESHADOW[3:2]=13[E:D]0_1000h

Bits	Description
31:19	IOMMU_BASE_ADDR_LO. Read-write. Reset: 0000h. Specifies address bits 31:19 of the 512K-byte-aligned base address of the IOMMU memory-mapped control registers.
18:1	Reserved.
0	IOMMU_ENABLE. Read-write. Reset: 0. 1=IOMMU accepts memory accesses to the address specified in the Base Address Register. When Enable is written with a 1, all IOMMU RW capability registers in PCI configuration space are locked until the next system reset.

IOHPCIESHADOW[0...3]x00000008 (IOHC::SHADOW_IOMMU_CAP_BASE_HI)

Read-write. Reset: 0000_0000h.

IOHC uses this information to decode requests to the IOMMU memory-mapped register space and forward them to RSMU.

_iohub[1:0]_nbio0_aliasSMN; IOHPCIESHADOW[1:0]x00000008; IOHPCIESHADOW[1:0]=13[C:B]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOHPCIESHADOW[3:2]x00000008; IOHPCIESHADOW[3:2]=13[E:D]0_1000h

Bits	Description
31:0	IOMMU_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. Specifies address bits 63:32 of the 512K-byte-aligned base address of the IOMMU memory-mapped control registers.

IOHPCIESHADOW[0...3]x000000D0 (IOHC::SHADOW_IOMMU_VF_BASE_LO)

Read-write. Reset: 0000_0000h.

IOHC uses this information to decode requests to the IOMMU Virtual Function Base Address Range.

_iohub[1:0]_nbio0_aliasSMN; IOHPCIESHADOW[1:0]x000000D0; IOHPCIESHADOW[1:0]=13[C:B]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOHPCIESHADOW[3:2]x000000D0; IOHPCIESHADOW[3:2]=13[E:D]0_1000h

Bits	Description
31:28	VF_BASE_ADDR_LO. Read-write. Reset: 0h. Specifies address bits 31:28 of the 256M-byte-aligned base address of the VF memory-mapped control registers.
27:1	Reserved.
0	VF_ENABLE. Read-write. Reset: 0. 1=IOMMU accepts memory accesses to the address specified in the VF Base Address Register. When Enable is written with a 1, the register space are locked until the next system reset.

IOHPCIESHADOW[0...3]x000000D4 (IOHC::SHADOW_IOMMU_VF_BASE_HI)

Read-write. Reset: 0000_0000h.

IOHC uses this information to decode requests to the IOMMU Virtual Function Base Address Range.

_iohub[1:0]_nbio0_aliasSMN; IOHPCIESHADOW[1:0]x000000D4; IOHPCIESHADOW[1:0]=13[C:B]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOHPCIESHADOW[3:2]x000000D4; IOHPCIESHADOW[3:2]=13[E:D]0_1000h

Bits	Description
31:0	VF_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. Specifies address bits 63:32 of the 256M-byte-aligned base address of the VF memory-mapped control registers.

IOHCPCIESHADOW[0...3]x000000D8 (IOHC::SHADOW_IOMMU_VFCNTL_BASE_LO)

Read-write. Reset: 0000_0000h.

IOHC uses this information to decode requests to the IOMMU Virtual Function CNTL Base Address Range.

_iohub[1:0]_nbio0_aliasSMN; IOHCPCIESHADOW[1:0]x000000D8; IOHCPCIESHADOW[1:0]=13[C:B]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOHCPCIESHADOW[3:2]x000000D8; IOHCPCIESHADOW[3:2]=13[E:D]0_1000h

Bits	Description
31:22	VFCNTL_BASE_ADDR_LO. Read-write. Reset: 000h. Specifies address bits 31:22 of the 4M-byte-aligned base address of the VFCNTL memory-mapped control registers.
21:1	Reserved.
0	VFCNTL_ENABLE. Read-write. Reset: 0. 1=IOMMU accepts memory accesses to the address specified in the VFCNTL Base Address Register. When Enable is written with a 1, the register space are locked until the next system reset.

IOHCPCIESHADOW[0...3]x000000DC (IOHC::SHADOW_IOMMU_VFCNTL_BASE_HI)

Read-write. Reset: 0000_0000h.

IOHC uses this information to decode requests to the IOMMU Virtual Function CNTL Base Address Range.

_iohub[1:0]_nbio0_aliasSMN; IOHCPCIESHADOW[1:0]x000000DC; IOHCPCIESHADOW[1:0]=13[C:B]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOHCPCIESHADOW[3:2]x000000DC; IOHCPCIESHADOW[3:2]=13[E:D]0_1000h

Bits	Description
31:0	VFCNTL_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. Specifies address bits 63:32 of the 4M-byte-aligned base address of the VFCNTL memory-mapped control registers..

IOHCRAS[0...3]x00000000 (IOHC::PARITY_CONTROL_0)

Read-write. Reset: 0001_0001h.

Parity Control Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000000; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000000; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:16	ParityUCPThreshold. Read-write. Reset: 0001h. Specifies the number of ucp parity errors logged before an action is triggered. The errors are counted per parity error group which may encompass multiple errors from multiple structures.
15:0	ParityCorrThreshold. Read-write. Reset: 0001h. Specifies the number of correctable parity errors logged before an action is triggered. The errors are counted per parity error group which may encompass multiple errors from multiple structures.

IOHCRAS[0...3]x00000004 (IOHC::PARITY_CONTROL_1)

Reset: 8000_0000h.

Parity Error Injection Control Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000004; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000004; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31	ParityErrGenInjectAllow. Read-only. Reset: 1. Software must poll this bit and make sure this bit is asserted before updating the rest of the fields in this register. When asserted, it indicates that there are no pending ErrGen commands outstanding.
30	ParityErrGenTrigger. Write-only. Reset: 0. Writing this bit to 1 triggers the command defined by the other ParityErrGen* fields in this register, doesn't require clear the bits before next write.
29:20	Reserved.
19:16	ParityErrGenCmd. Read-write. Reset: 0h. Description: Software must wait for the ParityErrGenInjectAllow bit to be asserted before updating this register. Encoding for Uncorrectable and Correctable Parity Wrappers: 0000 - Reserved 0001 - Error Injection on Write Side 0010 - Error Injection on Read Side 0011 - Reserved 0100 - Disable Error Reporting 0101 - Enable Error Reporting 0110 - Reserved 0111-1111 - Reserved Encoding for ECC Parity Wrappers: 0000 - Disable ECC Error Detection and Correction 0001 - Enable ECC Error Detection and Correction 0010 - SEC Error Injection 0011 - Disable SEC Error Reporting 0100 - Enable SEC Error Reporting 0101 - DED Error Injection 0110 - Disable DED Error Reporting 0111 - Enable DED Error Reporting 1000 - Disable Conversion of DED Errors to Poisoned Data 1001 - Enable Conversion of DED Errors to Poisoned Data 1010 - UCP Error Injection 1011 - Disable UCP Error Reporting 1100 - Enable UCP Error Reporting 1101-1111 - Reserved
15:11	ParityErrGenIdSel. Read-write. Reset: 00h. Selects a structure within the target parity group for error injection or masking. Software must wait for the ParityErrGenInjectAllow bit to be asserted before updating this register.
10:9	Reserved.
8	ParityErrGenGroupTypeSel. Read-write. Reset: 0. Description: Select Group Type: 0 - Uncorrectable Group Type 1 - Correctable Group Type. Software must wait for the ParityErrGenInjectAllow bit to be asserted before updating this register. For ECC error injection, this field is a don't care.
7:0	ParityErrGenGroupSel. Read-write. Reset: 00h. Description: Controls the parity error group that is the target of error injection or masking. Software must wait for the ParityErrGenInjectAllow bit to be asserted before updating this register.

IOHCRAS[0...3]x00000008 (IOHC::PARITY_SEVERITY_CONTROL_UNCORR_0)

Read-write. Reset: 0000_0000h.

Parity Uncorrectable Groups Error Severity Control Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000008; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000008; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:30	ParityErrSevUnCorrGrp15. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 15: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
29:28	ParityErrSevUnCorrGrp14. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 14: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
27:26	ParityErrSevUnCorrGrp13. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 13: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
25:24	ParityErrSevUnCorrGrp12. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 12: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
23:22	ParityErrSevUnCorrGrp11. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 11: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
21:20	ParityErrSevUnCorrGrp10. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 10: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
19:18	ParityErrSevUnCorrGrp9. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 9: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
17:16	ParityErrSevUnCorrGrp8. Read-write. Reset: 0h.

	Description: Controls the error severity detected in uncorrectable parity error group 8: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
15:14	ParityErrSevUnCorrGrp7. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 7: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
13:12	ParityErrSevUnCorrGrp6. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 6: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
11:10	ParityErrSevUnCorrGrp5. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 5: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
9:8	ParityErrSevUnCorrGrp4. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 4: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
7:6	ParityErrSevUnCorrGrp3. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 3: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
5:4	ParityErrSevUnCorrGrp2. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 2: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
3:2	ParityErrSevUnCorrGrp1. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 1: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
1:0	ParityErrSevUnCorrGrp0. Read-write. Reset: 0h.

	Description: Controls the error severity detected in uncorrectable parity error group 0: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
--	--

IOHCRAS[0...3]x0000000C (IOHC::PARITY_SEVERITY_CONTROL_UNCORR_1)

Read-write. Reset: 0000_0000h.

Parity Uncorrectable Groups Error Severity Control Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000000C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000000C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:18	Reserved.
17:16	ParityErrSevUnCorrGrp24. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 24: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
15:14	ParityErrSevUnCorrGrp23. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 23: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
13:12	ParityErrSevUnCorrGrp22. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 22: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
11:10	ParityErrSevUnCorrGrp21. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 21: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
9:8	ParityErrSevUnCorrGrp20. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 20: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
7:6	ParityErrSevUnCorrGrp19. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 19: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
5:4	ParityErrSevUnCorrGrp18. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 18: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
3:2	ParityErrSevUnCorrGrp17. Read-write. Reset: 0h.

	Description: Controls the error severity detected in uncorrectable parity error group 17: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
1:0	ParityErrSevUnCorrGrp16. Read-write. Reset: 0h. Description: Controls the error severity detected in uncorrectable parity error group 16: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable

IOHCRAS[0...3]x00000010 (IOHC::PARITY_SEVERITY_CONTROL_CORR_0)

Read-write. Reset: 0000_0000h.

Parity Correctable Groups Error Severity Control Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000010; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000010; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:30	ParityErrSevCorrGrp15. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 15: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
29:28	ParityErrSevCorrGrp14. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 14: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
27:26	ParityErrSevCorrGrp13. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 13: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
25:24	ParityErrSevCorrGrp12. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 12: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
23:22	ParityErrSevCorrGrp11. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 11: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
21:20	ParityErrSevCorrGrp10. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 10: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
19:18	ParityErrSevCorrGrp9. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 9: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
17:16	ParityErrSevCorrGrp8. Read-write. Reset: 0h.

	Description: Controls the error severity detected in correctable parity error group 8: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
15:14	ParityErrSevCorrGrp7. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 7: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
13:12	ParityErrSevCorrGrp6. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 6: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
11:10	ParityErrSevCorrGrp5. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 5: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
9:8	ParityErrSevCorrGrp4. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 4: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
7:6	ParityErrSevCorrGrp3. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 3: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
5:4	ParityErrSevCorrGrp2. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 2: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
3:2	ParityErrSevCorrGrp1. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 1: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
1:0	ParityErrSevCorrGrp0. Read-write. Reset: 0h.

	Description: Controls the error severity detected in correctable parity error group 0: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
--	--

IOHCRAS[0...3]x00000014 (IOHC::PARITY_SEVERITY_CONTROL_CORR_1)

Read-write. Reset: 0000_0000h.

Parity Correctable Groups Error Severity Control Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000014; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000014; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:16	Reserved.
15:14	ParityErrSevCorrGrp23. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 23: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
13:12	ParityErrSevCorrGrp22. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 22: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
11:10	ParityErrSevCorrGrp21. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 21: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
9:8	ParityErrSevCorrGrp20. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 20: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
7:6	ParityErrSevCorrGrp19. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 19: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
5:4	ParityErrSevCorrGrp18. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 18: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
3:2	ParityErrSevCorrGrp17. Read-write. Reset: 0h. Description: Controls the error severity detected in correctable parity error group 17: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
1:0	ParityErrSevCorrGrp16. Read-write. Reset: 0h.

	Description: Controls the error severity detected in correctable parity error group 16: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
--	---

IOHCRAS[0...3]x00000018 (IOHC::PARITY_SEVERITY_CONTROL_UCP_0)

Read-write. Reset: 0000_0000h.

Parity UCP Groups Error Severity Control Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000018; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000018; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:30	ParityErrSevUCPGrp15. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 15: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
29:28	ParityErrSevUCPGrp14. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 14: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
27:26	ParityErrSevUCPGrp13. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 13: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
25:24	ParityErrSevUCPGrp12. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 12: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
23:22	ParityErrSevUCPGrp11. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 11: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
21:20	ParityErrSevUCPGrp10. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 10: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
19:18	ParityErrSevUCPGrp9. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 9: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
17:16	ParityErrSevUCPGrp8. Read-write. Reset: 0h.

	Description: Controls the error severity detected in UCP parity error group 8: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
15:14	ParityErrSevUCPGrp7. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 7: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
13:12	ParityErrSevUCPGrp6. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 6: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
11:10	ParityErrSevUCPGrp5. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 5: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
9:8	ParityErrSevUCPGrp4. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 4: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
7:6	ParityErrSevUCPGrp3. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 3: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
5:4	ParityErrSevUCPGrp2. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 2: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
3:2	ParityErrSevUCPGrp1. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 1: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
1:0	ParityErrSevUCPGrp0. Read-write. Reset: 0h.

	Description: Controls the error severity detected in UCP parity error group 0: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
--	--

IOHCRAS[0...3]x0000001C (IOHC::PARITY_SEVERITY_CONTROL_UCP_1)

Read-write. Reset: 0000_0000h.

Parity UCP Groups Error Severity Control Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000001C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000001C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:6	Reserved.
5:4	ParityErrSevUCPGrp18. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 18: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
3:2	ParityErrSevUCPGrp17. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 17: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable
1:0	ParityErrSevUCPGrp16. Read-write. Reset: 0h. Description: Controls the error severity detected in UCP parity error group 16: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable

IOHCRAS[0...3]x00000020 (IOHC::RAS_GLOBAL_STATUS_LO)**RAS** Global Error Status Register.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000020; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000020; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:15	Reserved.
14	PIN_SyncFld_NMI . Read-only. Reset: Cold,0. This bit indicates status of the NMI/Synflood input pin.
13	APML_SyncFld . Read-only. Reset: Cold,0. This bit indicates status of an SDP ErrEvent
12	APML_NMI . Read-only. Reset: Cold,0. This bit indicates status of an NMI
11	SW_NMI . Read-only. Reset: 0. This bit indicates status of an NMI issued via IOHC::SW_NMI_CNTL
10	SW_SCI . Read-only. Reset: 0. This bit indicates status of an SCI issued via IOHC::SW_SCI_CNTL
9	SW_SMI . Read-only. Reset: 0. This bit indicates status of an SMI issued via IOHC::SW_SMI_CNTL
8	HPLGWA_SMI . Read-only. Reset: 0. This bit indicates status of an SMI issued on behalf of PCIE or an nBIF client.
7	HPLGWA_SCI . Read-only. Reset: 0. This bit indicates status of an SCI issued on behalf of PCIE or an nBIF client.
6	HPLGWA_NMI . Read-only. Reset: 0. This bit indicates status of an NMI issued on behalf of PCIE or an nBIF client.
5:4	Reserved.
3	ParityErrSerr . Read,Write-1-to-clear. Reset: 0. This bit indicates status of a system error severity ECC or parity error. Additional status information is logged in the PARITY_ERROR_STATUS_* registers.
2	ParityErrFatal . Read,Write-1-to-clear. Reset: 0. This bit indicates status of a fatal ECC or parity error. Additional status information is logged in the PARITY_ERROR_STATUS_* registers.
1	ParityErrNonFatal . Read,Write-1-to-clear. Reset: 0. This bit indicates status of a non-fatal ECC or parity error. Additional status information is logged in the PARITY_ERROR_STATUS_* registers.
0	ParityErrCorr . Read,Write-1-to-clear. Reset: 0. This bit indicates status of a correctable ECC or parity error. Additional status information is logged in the PARITY_ERROR_STATUS_* registers.

IOHCRAS[0...3]x00000024 (IOHC::RAS_GLOBAL_STATUS_HI)

Read-only. Reset: 0000_0000h.

[RAS](#) Global Error Status Register.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000024; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000024; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:24	Reserved.
23	NBIF1PortBErr. Read-only. Reset: 0. This bit indicates the status of errors from NBIF1 PortB.
22	NBIF1PortAErr. Read-only. Reset: 0. This bit indicates the status of errors from NBIF1 PortA.
21	PCIE4PortDErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE4 PortD.
20	PCIE4PortCErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE4 PortC.
19	PCIE4PortBErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE4 PortB.
18	PCIE4PortAErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE4 PortA.
17	PCIE1PortDErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE1 PortD.
16	PCIE1PortHErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE1 PortH.
15	PCIE1PortGErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE1 PortG.
14	PCIE1PortFErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE1 PortF.
13	PCIE1PortEErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE1 PortE.
12	PCIE1PortDErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE1 PortD.
11	PCIE1PortCErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE1 PortC.
10	PCIE1PortBErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE1 PortB.
9	PCIE1PortAErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE1 PortA.
8	PCIE0PortDErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE0 PortD.
7	PCIE0PortHErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE0 PortH.
6	PCIE0PortGErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE0 PortG.
5	PCIE0PortFErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE0 PortF.
4	PCIE0PortEErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE0 PortE.
3	PCIE0PortDErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE0 PortD.
2	PCIE0PortCErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE0 PortC.
1	PCIE0PortBErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE0 PortB.
0	PCIE0PortAErr. Read-only. Reset: 0. This bit indicates the status of errors from PCIE0 PortA.

IOHCRAS0x00000028...IOHCRAS3x00000088 (IOHC::PARITY_ERROR_STATUS_UNCORR_GRP)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

Parity Error status Register for uncorrectable parity group. Not all bits in this register may be in use.

_iohub0_n[24:0]_nbio0_aliasSMN; IOHCRAS0x0000_00[88,84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28];
IOHCRAS0=13B2_0000h_iohub1_n[24:0]_nbio0_aliasSMN; IOHCRAS1x0000_00[88,84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28];
IOHCRAS1=13C2_0000h_iohub0_n[24:0]_nbio1_aliasSMN; IOHCRAS2x0000_00[88,84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28];
IOHCRAS2=13D2_0000h_iohub1_n[24:0]_nbio1_aliasSMN; IOHCRAS3x0000_00[88,84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28];
IOHCRAS3=13E2_0000h

Bits	Description
31	ParityErrDetected_Id31. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
30	ParityErrDetected_Id30. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
29	ParityErrDetected_Id29. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
28	ParityErrDetected_Id28. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
27	ParityErrDetected_Id27. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
26	ParityErrDetected_Id26. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
25	ParityErrDetected_Id25. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
24	ParityErrDetected_Id24. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
23	ParityErrDetected_Id23. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
22	ParityErrDetected_Id22. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
21	ParityErrDetected_Id21. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
20	ParityErrDetected_Id20. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
19	ParityErrDetected_Id19. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
18	ParityErrDetected_Id18. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
17	ParityErrDetected_Id17. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
16	ParityErrDetected_Id16. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
15	ParityErrDetected_Id15. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
14	ParityErrDetected_Id14. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
13	ParityErrDetected_Id13. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
12	ParityErrDetected_Id12. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.

11	ParityErrDetected_Id11. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
10	ParityErrDetected_Id10. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
9	ParityErrDetected_Id9. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
8	ParityErrDetected_Id8. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
7	ParityErrDetected_Id7. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
6	ParityErrDetected_Id6. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
5	ParityErrDetected_Id5. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
4	ParityErrDetected_Id4. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
3	ParityErrDetected_Id3. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
2	ParityErrDetected_Id2. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
1	ParityErrDetected_Id1. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
0	ParityErrDetected_Id0. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.

IOHCRAS0x0000008C...IOHCRAS3x000000E8 (IOHC::PARITY_ERROR_STATUS_CORR_GRP)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

Parity Error status Register for correctable parity group. Not all bits in this register may be in use.

_iohub0_n[23:0]_nbio0_aliasSMN; IOHCRAS0x0000_00[E8,E4,E0,DC,D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C];
IOHCRAS0=13B2_0000h_iohub1_n[23:0]_nbio0_aliasSMN; IOHCRAS1x0000_00[E8,E4,E0,DC,D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C];
IOHCRAS1=13C2_0000h_iohub0_n[23:0]_nbio1_aliasSMN; IOHCRAS2x0000_00[E8,E4,E0,DC,D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C];
IOHCRAS2=13D2_0000h_iohub1_n[23:0]_nbio1_aliasSMN; IOHCRAS3x0000_00[E8,E4,E0,DC,D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C];
IOHCRAS3=13E2_0000h

Bits	Description
31	ParityErrDetected_Id31. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
30	ParityErrDetected_Id30. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
29	ParityErrDetected_Id29. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
28	ParityErrDetected_Id28. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
27	ParityErrDetected_Id27. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
26	ParityErrDetected_Id26. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
25	ParityErrDetected_Id25. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
24	ParityErrDetected_Id24. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
23	ParityErrDetected_Id23. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
22	ParityErrDetected_Id22. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
21	ParityErrDetected_Id21. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
20	ParityErrDetected_Id20. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
19	ParityErrDetected_Id19. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
18	ParityErrDetected_Id18. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
17	ParityErrDetected_Id17. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
16	ParityErrDetected_Id16. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
15	ParityErrDetected_Id15. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
14	ParityErrDetected_Id14. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
13	ParityErrDetected_Id13. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
12	ParityErrDetected_Id12. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.

11	ParityErrDetected_Id11. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
10	ParityErrDetected_Id10. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
9	ParityErrDetected_Id9. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
8	ParityErrDetected_Id8. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
7	ParityErrDetected_Id7. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
6	ParityErrDetected_Id6. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
5	ParityErrDetected_Id5. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
4	ParityErrDetected_Id4. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
3	ParityErrDetected_Id3. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
2	ParityErrDetected_Id2. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
1	ParityErrDetected_Id1. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
0	ParityErrDetected_Id0. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.

IOHCRAS0x000000EC...IOHCRAS3x00000148 (IOHC::PARITY_COUNTER_CORR_GRP)

Reset: 0000_0000h.

Threshold counters for correctable parity groups.

_iohub0_n[23:0]_nbio0_aliasSMN;
IOHCRAS0x0000_0[148,144,140,13C,138,134,130,12C,128,124,120,11C,118,114,110,10C,108,104,100,0FC,0F8,0F4,0F0,0EC]; IOHCRAS0=13B2_0000h

_iohub1_n[23:0]_nbio0_aliasSMN;
IOHCRAS1x0000_0[148,144,140,13C,138,134,130,12C,128,124,120,11C,118,114,110,10C,108,104,100,0FC,0F8,0F4,0F0,0EC]; IOHCRAS1=13C2_0000h

_iohub0_n[23:0]_nbio1_aliasSMN;
IOHCRAS2x0000_0[148,144,140,13C,138,134,130,12C,128,124,120,11C,118,114,110,10C,108,104,100,0FC,0F8,0F4,0F0,0EC]; IOHCRAS2=13D2_0000h

_iohub1_n[23:0]_nbio1_aliasSMN;
IOHCRAS3x0000_0[148,144,140,13C,138,134,130,12C,128,124,120,11C,118,114,110,10C,108,104,100,0FC,0F8,0F4,0F0,0EC]; IOHCRAS3=13E2_0000h

Bits	Description
31	ResetEn. Write-only. Reset: 0. Description: Reset ThresholdCounter to 0. This bit toggles back to 0 the next cycle after the write.
30:16	Reserved.
15:0	ThresholdCounter. Read-only. Reset: 0000h. Correctable error counter associated with the corresponding group. This counter is compared against ParityCorrThreshold before triggering an action.

IOHCRAS0x0000014C...IOHCRAS3x00000194 (IOHC::PARITY_ERROR_STATUS_UCP_GRP)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

Parity Error status Register for uncorrectable coverts to poison data parity group. Not all bits in this register may be in use.

`_iohub0_n[18:0]_nbio0_aliasSMN; IOHCRAS0x0000_01[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C]; IOHCRAS0=13B2_0000h``_iohub1_n[18:0]_nbio0_aliasSMN; IOHCRAS1x0000_01[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C]; IOHCRAS1=13C2_0000h``_iohub0_n[18:0]_nbio1_aliasSMN; IOHCRAS2x0000_01[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C]; IOHCRAS2=13D2_0000h``_iohub1_n[18:0]_nbio1_aliasSMN; IOHCRAS3x0000_01[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C]; IOHCRAS3=13E2_0000h`

Bits	Description
31	ParityErrDetected_Id31. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
30	ParityErrDetected_Id30. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
29	ParityErrDetected_Id29. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
28	ParityErrDetected_Id28. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
27	ParityErrDetected_Id27. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
26	ParityErrDetected_Id26. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
25	ParityErrDetected_Id25. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
24	ParityErrDetected_Id24. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
23	ParityErrDetected_Id23. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
22	ParityErrDetected_Id22. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
21	ParityErrDetected_Id21. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
20	ParityErrDetected_Id20. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
19	ParityErrDetected_Id19. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
18	ParityErrDetected_Id18. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
17	ParityErrDetected_Id17. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
16	ParityErrDetected_Id16. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
15	ParityErrDetected_Id15. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
14	ParityErrDetected_Id14. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
13	ParityErrDetected_Id13. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
12	ParityErrDetected_Id12. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
11	ParityErrDetected_Id11. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.

10	ParityErrDetected_Id10. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
9	ParityErrDetected_Id9. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
8	ParityErrDetected_Id8. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
7	ParityErrDetected_Id7. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
6	ParityErrDetected_Id6. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
5	ParityErrDetected_Id5. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
4	ParityErrDetected_Id4. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
3	ParityErrDetected_Id3. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
2	ParityErrDetected_Id2. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
1	ParityErrDetected_Id1. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
0	ParityErrDetected_Id0. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.

IOHCRAS0x00000198...IOHCRAS3x000001E0 (IOHC::PARITY_COUNTER_UCP_GRP)

Reset: 0000_0000h.

Threshold counters for ucp parity groups.

_iohub0_n[18:0]_nbio0_aliasSMN; IOHCRAS0x0000_01[E0,DC,D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98]; IOHCRAS0=13B2_0000h

_iohub1_n[18:0]_nbio0_aliasSMN; IOHCRAS1x0000_01[E0,DC,D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98]; IOHCRAS1=13C2_0000h

_iohub0_n[18:0]_nbio1_aliasSMN; IOHCRAS2x0000_01[E0,DC,D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98]; IOHCRAS2=13D2_0000h

_iohub1_n[18:0]_nbio1_aliasSMN; IOHCRAS3x0000_01[E0,DC,D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98]; IOHCRAS3=13E2_0000h

Bits	Description
31	ResetEn. Write-only. Reset: 0. Description: Reset ThresholdCounter to 0. This bit toggles back to 1'b0 the next cycle after the write.
30:16	Reserved.
15:0	ThresholdCounter. Read-only. Reset: 0000h. Uncorrectable error counter associated with the corresponding group. This counter is compared against ParityUCPThreshold before triggering an action.

IOHCRAS[0...3]x000001E4 (IOHC::MISC_SEVERITY_CONTROL)

Read-write. Reset: 0000_0000h.

Miscellaneous Error Severity Control Register

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000001E4; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000001E4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:8	Reserved.
7:6	PcieParityErrSev. Read-write. Reset: 0h. Description: Controls the error severity of poisoned data error signalled by any pcie controller: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable.
5:4	ErrEventErrSev. Read-write. Reset: 0h. Description: Controls the error severity of error event signalled by any iohc port: 11=System Error 10=Fatal 01=Non-fatal 00=Correctable.
3:0	Reserved.

IOHCRAS[0...3]x000001E8 (IOHC::MISC_RAS_CONTROL)

Read-write. Reset: 0000_0008h.

Miscellaneous [RAS](#) Control Register[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000001E8; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000001E8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:18	Reserved.
17	SW_NMI_En. Read-write. Reset: 0. Enable software to generate NMI by programming SW_NMI_Status.
16	SW_SMI_En. Read-write. Reset: 0. Enable software to generate SMI by programming SW_SMI_Status.
15	SW_SCI_En. Read-write. Reset: 0. Enable software to generate SCI by programming SW_SCI_Status.
14	PCIE_SMI_En. Read-write. Reset: 0. Enable PCIE to generate SMI by asserting input PCIE_IOC_SMI.
13	PCIE_SCI_En. Read-write. Reset: 0. Enable PCIE to generate SCI by asserting input PCIE_IOC_SCI.
12	PCIE_NMI_En. Read-write. Reset: 0. Enable PCIE/nBIF to generate NMI by asserting input PCIE_IOC_NMI.
11	SyncFldOutputDis. Read-write. Reset: 0. Disable I/O RAS controller from generating SDP ErrEvent.
10	LinkDisOutputDis. Read-write. Reset: 0. Disable I/O RAS controller from generating PCIE link disable.
9	InterruptOutputDis. Read-write. Reset: 0. Disable I/O RAS controller from generating NMI/ SMI /SCI.
8:4	Reserved.
3	GNB_SB_LinkNeverDis. Read-write. Reset: 1. Reserved.
2	PIN_NMI_SyncFlood_En. Read-write. Reset: 0. Enable generation NMI or SDP ErrEvent based on the value of the NMI_SyncFlood# pin(PC_SMI_LNMI_SYNC_FLOOD_L/AGPIO86).
1:0	Reserved.

IOHCRAS[0...3]x000001EC (IOHC::RAS_SCRATCH_0)

Read-write. Reset: 0000_0000h.

[RAS](#) index configuration space scratch register[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000001EC; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000001EC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:0	SCRATCH_0. Read-write. Reset: 0000_0000h. Scratch register.

IOHCRAS[0...3]x000001F0 (IOHC::RAS_SCRATCH_1)

Read-write. Reset: 0000_0000h.

[RAS](#) index configuration space scratch register[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000001F0; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000001F0; IOHCRAS[3:2]=13[E:D]2_0000h**Bits Description**31:0 **SCRATCH_1**. Read-write. Reset: 0000_0000h. Scratch register.**IOHCRAS[0...3]x000001F4 (IOHC::ErrEvent_ACTION_CONTROL)**

Read-write. Reset: 0000_0000h.

Action controls when ErrEvent occurs

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000001F4; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000001F4; IOHCRAS[3:2]=13[E:D]2_0000h**Bits Description**

31:5 Reserved.

4 **SyncFlood_En**. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.3 **LinkDis_En**. Read-write. Reset: 0. Setting this bit to 1 causes [PCIe](#) links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.2:1 **IntrGenSel**. Read-write. Reset: 0h.**Description:** Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged:11=[SMI](#)

10=SCI

01=NMI

00=Disable interrupt generation.

0 **APML_ERR_En**. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/[MP1](#) to be triggered when the associated error is logged. SMU firmware may then signal the error via [APML](#).**IOHCRAS[0...3]x000001F8 (IOHC::ParitySerr_ACTION_CONTROL)**

Read-write. Reset: 0000_0000h.

Action controls when ParitySerr occurs

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000001F8; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000001F8; IOHCRAS[3:2]=13[E:D]2_0000h**Bits Description**

31:5 Reserved.

4 **SyncFlood_En**. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.3 **LinkDis_En**. Read-write. Reset: 0. Setting this bit to 1 causes [PCIe](#) links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.2:1 **IntrGenSel**. Read-write. Reset: 0h.**Description:** Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged:11=[SMI](#)

10=SCI

01=NMI

00=Disable interrupt generation.

0 **APML_ERR_En**. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/[MP1](#) to be triggered when the associated error is logged. SMU firmware may then signal the error via [APML](#).

IOHCRAS[0...3]x000001FC (IOHC::ParityFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

Action controls when ParityFatal occurs

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000001FC; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000001FC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000200 (IOHC::ParityNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

Action controls when ParityNonFatal occurs

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000200; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000200; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000204 (IOHC::ParityCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

Action controls when ParityCorr occurs

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000204; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000204; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000208 (IOHC::PCIE0PortASerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000208; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000208; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000020C (IOHC::PCIE0PortAIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000020C; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000020C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000210 (IOHC::PCIE0PortAIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000210; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000210; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000214 (IOHC::PCIE0PortAIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000214; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000214; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000218 (IOHC::PCIE0PortAExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000218; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000218; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000021C (IOHC::PCIE0PortAExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000021C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000021C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000220 (IOHC::PCIE0PortAExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000220; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000220; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000224 (IOHC::PCIE0PortAParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000224; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000224; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000228 (IOHC::PCIE0PortBSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000228; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000228; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000022C (IOHC::PCIE0PortBIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000022C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000022C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000230 (IOHC::PCIE0PortBIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000230; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000230; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000234 (IOHC::PCIE0PortBIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000234; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000234; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000238 (IOHC::PCIE0PortBExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000238; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000238; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000023C (IOHC::PCIE0PortBExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000023C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000023C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000240 (IOHC::PCIE0PortBExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000240; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000240; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000244 (IOHC::PCIE0PortBParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000244; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000244; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000248 (IOHC::PCIE0PortCSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000248; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000248; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000024C (IOHC::PCIE0PortCIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000024C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000024C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000250 (IOHC::PCIE0PortCIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000250; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000250; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000254 (IOHC::PCIE0PortCIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000254; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000254; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000258 (IOHC::PCIE0PortCExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000258; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000258; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000025C (IOHC::PCIE0PortCEExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000025C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000025C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000260 (IOHC::PCIE0PortCEExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000260; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000260; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000264 (IOHC::PCIE0PortCParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000264; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000264; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000268 (IOHC::PCIE0PortDSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000268; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000268; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000026C (IOHC::PCIE0PortDIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000026C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000026C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000270 (IOHC::PCIE0PortDIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000270; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000270; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000274 (IOHC::PCIE0PortDIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000274; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000274; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000278 (IOHC::PCIE0PortDExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000278; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000278; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000027C (IOHC::PCIE0PortDExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000027C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000027C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000280 (IOHC::PCIE0PortDExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000280; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000280; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000284 (IOHC::PCIE0PortDParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000284; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000284; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000288 (IOHC::PCIE0PortESerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000288; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000288; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000028C (IOHC::PCIE0PortEIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000028C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000028C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000290 (IOHC::PCIE0PortEIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000290; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000290; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000294 (IOHC::PCIE0PortEIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000294; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000294; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000298 (IOHC::PCIE0PortEExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000298; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000298; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000029C (IOHC::PCIE0PortEExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000029C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000029C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002A0 (IOHC::PCIE0PortEExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000002A0; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000002A0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002A4 (IOHC::PCIE0PortEParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000002A4; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000002A4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002A8 (IOHC::PCIE0PortFSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000002A8; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000002A8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002AC (IOHC::PCIE0PortFIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000002AC; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000002AC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002B0 (IOHC::PCIE0PortFIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000002B0; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000002B0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002B4 (IOHC::PCIE0PortFIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000002B4; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000002B4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002B8 (IOHC::PCIE0PortFExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000002B8; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000002B8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002BC (IOHC::PCIE0PortFExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000002BC; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000002BC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002C0 (IOHC::PCIE0PortFExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000002C0; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000002C0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002C4 (IOHC::PCIE0PortFParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000002C4; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000002C4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002C8 (IOHC::PCIE0PortGSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000002C8; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000002C8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002CC (IOHC::PCIE0PortGIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000002CC; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000002CC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002D0 (IOHC::PCIE0PortGIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000002D0; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000002D0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002D4 (IOHC::PCIE0PortGIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000002D4; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000002D4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002D8 (IOHC::PCIE0PortGExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000002D8; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000002D8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002DC (IOHC::PCIE0PortGExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000002DC; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000002DC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002E0 (IOHC::PCIE0PortGExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000002E0; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000002E0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002E4 (IOHC::PCIE0PortGParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000002E4; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000002E4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002E8 (IOHC::PCIE0PortHSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000002E8; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000002E8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002EC (IOHC::PCIE0PortHIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000002EC; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000002EC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002F0 (IOHC::PCIE0PortHIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000002F0; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000002F0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002F4 (IOHC::PCIE0PortHIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000002F4; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000002F4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002F8 (IOHC::PCIE0PortHExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000002F8; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000002F8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000002FC (IOHC::PCIE0PortHExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000002FC; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000002FC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000300 (IOHC::PCIE0PortHExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000300; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000300; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000304 (IOHC::PCIE0PortHParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000304; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000304; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000308 (IOHC::PCIE0PortISerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000308; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000308; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000030C (IOHC::PCIE0PortIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000030C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000030C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000310 (IOHC::PCIE0PortIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000310; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000310; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000314 (IOHC::PCIE0PortIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000314; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000314; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000318 (IOHC::PCIE0PortExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000318; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000318; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000031C (IOHC::PCIE0PortIExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000031C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000031C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000320 (IOHC::PCIE0PortIExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000320; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000320; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000324 (IOHC::PCIE0PortIParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000324; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000324; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000328 (IOHC::PCIE1PortASerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000328; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000328; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000032C (IOHC::PCIE1PortAIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000032C; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000032C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000330 (IOHC::PCIE1PortAIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000330; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000330; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000334 (IOHC::PCIE1PortAIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000334; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000334; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000338 (IOHC::PCIE1PortAExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000338; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000338; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000033C (IOHC::PCIE1PortAExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000033C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000033C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000340 (IOHC::PCIE1PortAExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000340; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000340; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000344 (IOHC::PCIE1PortAParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000344; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000344; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000348 (IOHC::PCIE1PortBSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000348; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000348; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000034C (IOHC::PCIE1PortBIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000034C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000034C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000350 (IOHC::PCIE1PortBIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000350; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000350; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000354 (IOHC::PCIE1PortBIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000354; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000354; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000358 (IOHC::PCIE1PortBExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000358; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000358; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000035C (IOHC::PCIE1PortBExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000035C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000035C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000360 (IOHC::PCIE1PortBExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000360; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000360; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000364 (IOHC::PCIE1PortBParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000364; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000364; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000368 (IOHC::PCIE1PortCSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000368; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000368; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000036C (IOHC::PCIE1PortCIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000036C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000036C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000370 (IOHC::PCIE1PortCIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000370; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000370; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000374 (IOHC::PCIE1PortCIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000374; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000374; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000378 (IOHC::PCIE1PortCExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000378; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000378; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000037C (IOHC::PCIE1PortCEExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000037C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000037C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000380 (IOHC::PCIE1PortCEExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000380; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000380; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000384 (IOHC::PCIE1PortCParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000384; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000384; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000388 (IOHC::PCIE1PortDSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000388; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000388; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000038C (IOHC::PCIE1PortDIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000038C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000038C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000390 (IOHC::PCIE1PortDIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000390; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000390; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000394 (IOHC::PCIE1PortDIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000394; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000394; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000398 (IOHC::PCIE1PortDExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000398; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000398; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000039C (IOHC::PCIE1PortDExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000039C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000039C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003A0 (IOHC::PCIE1PortDExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003A0; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003A0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003A4 (IOHC::PCIE1PortDParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000003A4; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000003A4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003A8 (IOHC::PCIE1PortESerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000003A8; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000003A8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003AC (IOHC::PCIE1PortEIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003AC; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003AC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003B0 (IOHC::PCIE1PortEIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003B0; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003B0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003B4 (IOHC::PCIE1PortEIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003B4; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003B4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003B8 (IOHC::PCIE1PortEExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003B8; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003B8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003BC (IOHC::PCIE1PortEExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000003BC; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000003BC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003C0 (IOHC::PCIE1PortEExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000003C0; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000003C0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003C4 (IOHC::PCIE1PortEParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000003C4; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000003C4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003C8 (IOHC::PCIE1PortFSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000003C8; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000003C8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003CC (IOHC::PCIE1PortFIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003CC; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003CC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003D0 (IOHC::PCIE1PortFIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003D0; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003D0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003D4 (IOHC::PCIE1PortFIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003D4; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003D4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003D8 (IOHC::PCIE1PortFExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003D8; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003D8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003DC (IOHC::PCIE1PortFExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000003DC; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000003DC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003E0 (IOHC::PCIE1PortFExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000003E0; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000003E0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003E4 (IOHC::PCIE1PortFParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000003E4; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000003E4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003E8 (IOHC::PCIE1PortGSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000003E8; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000003E8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003EC (IOHC::PCIE1PortGIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003EC; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003EC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003F0 (IOHC::PCIE1PortGIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003F0; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003F0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003F4 (IOHC::PCIE1PortGIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003F4; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003F4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003F8 (IOHC::PCIE1PortGExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000003F8; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000003F8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000003FC (IOHC::PCIE1PortGExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000003FC; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000003FC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000400 (IOHC::PCIE1PortGExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000400; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000400; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000404 (IOHC::PCIE1PortGParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000404; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000404; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000408 (IOHC::PCIE1PortHSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000408; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000408; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000040C (IOHC::PCIE1PortHIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000040C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000040C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000410 (IOHC::PCIE1PortHIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000410; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000410; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000414 (IOHC::PCIE1PortHIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000414; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000414; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000418 (IOHC::PCIE1PortHExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000418; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000418; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000041C (IOHC::PCIE1PortHExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000041C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000041C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000420 (IOHC::PCIE1PortHExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000420; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000420; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000424 (IOHC::PCIE1PortHParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000424; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000424; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000428 (IOHC::PCIE1PortISerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000428; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000428; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000042C (IOHC::PCIE1PortIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000042C; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000042C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000430 (IOHC::PCIE1PortIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000430; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000430; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000434 (IOHC::PCIE1PortIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000434; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000434; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000438 (IOHC::PCIE1PortExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000438; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000438; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000043C (IOHC::PCIE1PortIExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000043C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000043C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000440 (IOHC::PCIE1PortIExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000440; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000440; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000444 (IOHC::PCIE1PortIParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000444; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000444; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000448 (IOHC::PCIE4PortASerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000448; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000448; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000044C (IOHC::PCIE4PortAIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000044C; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000044C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000450 (IOHC::PCIE4PortAIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000450; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000450; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000454 (IOHC::PCIE4PortAIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000454; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000454; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000458 (IOHC::PCIE4PortAExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000458; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000458; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000045C (IOHC::PCIE4PortAExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000045C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000045C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000460 (IOHC::PCIE4PortAExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000460; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000460; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000464 (IOHC::PCIE4PortAParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000464; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000464; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000468 (IOHC::PCIE4PortBSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000468; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000468; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000046C (IOHC::PCIE4PortBIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000046C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000046C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000470 (IOHC::PCIE4PortBIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000470; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000470; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000474 (IOHC::PCIE4PortBIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000474; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000474; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000478 (IOHC::PCIE4PortBExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000478; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000478; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000047C (IOHC::PCIE4PortBExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000047C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000047C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000480 (IOHC::PCIE4PortBExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000480; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000480; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000484 (IOHC::PCIE4PortBParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000484; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000484; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000488 (IOHC::PCIE4PortCSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000488; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000488; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000048C (IOHC::PCIE4PortCIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000048C; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000048C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000490 (IOHC::PCIE4PortCIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000490; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000490; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000494 (IOHC::PCIE4PortCIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000494; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000494; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000498 (IOHC::PCIE4PortCExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000498; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000498; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x0000049C (IOHC::PCIE4PortCExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000049C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000049C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004A0 (IOHC::PCIE4PortCExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000004A0; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000004A0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004A4 (IOHC::PCIE4PortCParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000004A4; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000004A4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004A8 (IOHC::PCIE4PortDSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000004A8; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000004A8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004AC (IOHC::PCIE4PortDIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004AC; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004AC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004B0 (IOHC::PCIE4PortDIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004B0; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004B0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004B4 (IOHC::PCIE4PortDIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004B4; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004B4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004B8 (IOHC::PCIE4PortDExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004B8; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004B8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004BC (IOHC::PCIE4PortDExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000004BC; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000004BC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004C0 (IOHC::PCIE4PortDExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000004C0; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000004C0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004C4 (IOHC::PCIE4PortDParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000004C4; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000004C4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004C8 (IOHC::NBIF1PortASerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000004C8; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000004C8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004CC (IOHC::NBIF1PortAIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004CC; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004CC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004D0 (IOHC::NBIF1PortAIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004D0; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004D0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004D4 (IOHC::NBIF1PortAIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004D4; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004D4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004D8 (IOHC::NBIF1PortAExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004D8; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004D8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004DC (IOHC::NBIF1PortAExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000004DC; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000004DC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004E0 (IOHC::NBIF1PortAExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000004E0; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000004E0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004E4 (IOHC::NBIF1PortAParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000004E4; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000004E4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004E8 (IOHC::NBIF1PortBSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a Serr error

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x000004E8; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x000004E8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004EC (IOHC::NBIF1PortBIntFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004EC; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004EC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004F0 (IOHC::NBIF1PortBIntNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntNonFatal error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004F0; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004F0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004F4 (IOHC::NBIF1PortBIntCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port internally detects a IntCorr error

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004F4; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004F4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004F8 (IOHC::NBIF1PortBExtFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004F8; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004F8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x000004FC (IOHC::NBIF1PortBExtNonFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtNonFatal_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x000004FC; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x000004FC; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000500 (IOHC::NBIF1PortBExtCorr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port receives a ExtCorr_ERR message over the [PCIe](#) link[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000500; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000500; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000504 (IOHC::NBIF1PortBParityErr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

The actions controlled in this register are triggered when the corresponding root port's primary side ParityErr_DETECTED status is set

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000504; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000504; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000508 (IOHC::IOAPICRCECSerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

Action controls when IOAPICRCECSerr occurs

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000508; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000508; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:5	Reserved.
4	SyncFlood_En. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when the associated error is logged. This halts the system.
3	LinkDis_En. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when the associated error is logged. This may be used in combination with SyncFlood_En to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when the associated error is logged: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
0	APML_ERR_En. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MPI to be triggered when the associated error is logged. SMU firmware may then signal the error via APML .

IOHCRAS[0...3]x00000800 (IOHC::SYNCFLOOD_STATUS)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000800; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000800; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31	SyncfloodFromIOHCPortN_31. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 23.
30	SyncfloodFromIOHCPortN_30. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 22.
29	SyncfloodFromIOHCPortN_29. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 21.
28	SyncfloodFromIOHCPortN_28. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 20.
27	SyncfloodFromIOHCPortN_27. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 19.
26	SyncfloodFromIOHCPortN_26. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 18.
25	SyncfloodFromIOHCPortN_25. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 17.
24	SyncfloodFromIOHCPortN_24. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 16.
23	SyncfloodFromIOHCPortN_23. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 15.
22	SyncfloodFromIOHCPortN_22. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 14.
21	SyncfloodFromIOHCPortN_21. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 13.
20	SyncfloodFromIOHCPortN_20. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 12.
19	SyncfloodFromIOHCPortN_19. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 11.
18	SyncfloodFromIOHCPortN_18. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 10.
17	SyncfloodFromIOHCPortN_17. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 9.
16	SyncfloodFromIOHCPortN_16. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 8.
15	SyncfloodFromIOHCPortN_15. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 7.
14	SyncfloodFromIOHCPortN_14. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 6.
13	SyncfloodFromIOHCPortN_13. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 5.
12	SyncfloodFromIOHCPortN_12. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 4.
11	SyncfloodFromIOHCPortN_11. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 3.
10	SyncfloodFromIOHCPortN_10. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 2.
9	SyncfloodFromIOHCPortN_9. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 1.

8	SyncfloodFromIOHCPortN_8. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 0.
7:6	Reserved.
5	SyncfloodFromMCA. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent triggered by MCA .
4	SyncfloodFromPrivate. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent triggered by PSP or SMU via SW_SYNCFLOOD_PRIVATE.
3	Reserved.
2	SyncfloodFromPin. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent triggered by the NMI_SYNCFLOOD# pin(LPC_SMI_LNMI_SYNC_FLOOD_L/AGPIO86).
1	SyncfloodFromAPML. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent triggered by the APML interface.
0	SyncfloodFromRASCntL. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent triggered by the I/O RAS controller.

IOHCRAS[0...3]x00000804 (IOHC::NMI_STATUS)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000804; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000804; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:1	Reserved.
0	NMIFromPin. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an NMI triggered by the pin.

IOHCRAS[0...3]x00000808 (IOHC::RAS_INTR_MASK)

Read-write. Reset: 0000_0000h.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000808; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000808; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:3	Reserved.
2	IOHC_RAS_NMI_Mask. Read-write. Reset: 0. Enables masking of NMI interrupt.
1	IOHC_RAS_SMI_Mask. Read-write. Reset: 0. Enables masking of SMI interrupt.
0	IOHC_RAS_SCI_Mask. Read-write. Reset: 0. Enables masking of SCI interrupt.

IOHCRAS[0...3]x0000080C (IOHC::RAS_ERREVENT_INGRESS_MASK)

Read-write. Reset: 0000_0000h.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000080C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000080C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:0	IOHC_RAS_ErrEvent_Ingress_Mask. Read-write. Reset: 0000_0000h. Description: Enables ingress masking on SDP ErrEvents received from IOHC clients. SDP ErrEvents received from the corresponding IOHC clients will not cause SDP ErrEvent broadcasting to adjacent IPs. Bit 0: IOHC client0. Bit 1: IOHC client1. etc. Bit 31: all IOHC clients.

IOHCRAS[0...3]x00000810 (IOHC::RAS_ERREVENT_EGRESS_MASK)

Read-write. Reset: 0000_0000h.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000810; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000810; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:0	IOHC_RAS_ErrEvent_Egress_Mask. Read-write. Reset: 0000_0000h. Description: Enables egress masking to IOHC clients. Disable SDP ErrEvent broadcasting to the corresponding IOHC clients. Bit 0: IOHC client0. Bit 1: IOHC client1. etc. Bit 31: all IOHC clients.

IOHCRAS[0...3]x00000814 (IOHC::POISON_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000814; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000814; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:21	Reserved.
20	EgressPoisonHSSyncFloodEn. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when IOHC sends high severity poisoned data to one of its clients. This halts the system.
19	EgressPoisonHSLinkDisEn. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when IOHC sends high severity poisoned data to one of its clients. This may be used in combination with EgressPoisonHSSyncFloodEn to prevent errors from being transmitted out of the processor over the PCIe interface.
18:17	EgressPoisonHSIntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when IOHC sends high severity poisoned data to one of its clients: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
16	EgressPoisonHSAPMLerrEn. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when IOHC sends high severity poisoned data to one of its clients.
15:13	Reserved.
12	EgressPoisonLSSyncFloodEn. Read-write. Reset: 0. Setting this bit to 1 causes an SDP ErrEvent to be triggered when IOHC sends low severity poisoned data to one of its clients. This halts the system.
11	EgressPoisonLSLinkDisEn. Read-write. Reset: 0. Setting this bit to 1 causes PCIe links to be disabled when IOHC sends low severity poisoned data to one of its clients. This may be used in combination with EgressPoisonLSSyncFloodEn to prevent errors from being transmitted out of the processor over the PCIe interface.
10:9	EgressPoisonLSIntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when IOHC sends low severity poisoned data to one of its clients: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.
8	EgressPoisonLSAPMLerrEn. Read-write. Reset: 0. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when IOHC sends low severity poisoned data to one of its clients.
7:5	Reserved.
4	IntPoisonSyncFloodEn. Read-write. Reset: 0. Init: BIOS,1. Setting this bit to 1 causes an SDP ErrEvent to be triggered when IOHC attempts to consume poisoned data. This halts the system.
3	IntPoisonLinkDisEn. Read-write. Reset: 0. Init: BIOS,1. Setting this bit to 1 causes PCIe links to be disabled when IOHC attempts to consume poisoned data. This may be used in combination with IntPoisonSyncFloodEn to prevent errors from being transmitted out of the processor over the PCIe interface.
2:1	IntPoisonIntrGenSel. Read-write. Reset: 0h. Description: Setting this field to a non-zero value causes an interrupt to be sent to the CPU complex when IOHC attempts to consume poisoned data: 11= SMI 10=SCI 01=NMI 00=Disable interrupt generation.

0	IntPoisonAPMLErrEn. Read-write. Reset: 0. Init: BIOS,1. Setting this bit to 1 causes an interrupt to SMU/ MP1 to be triggered when IOHC attempts to consume poisoned data.
---	---

IOHCRAS[0...3]x00000818 (IOHC::INTERNAL_POISON_STATUS)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000818; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000818; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:8	Reserved.
7	IntPoisonStatus_7. Read,Write-1-to-clear. Reset: Cold,0. Reserved.
6	IntPoisonStatus_6. Read,Write-1-to-clear. Reset: Cold,0. Reserved.
5	IntPoisonStatus_5. Read,Write-1-to-clear. Reset: Cold,0. Reserved.
4	IntPoisonStatus_4. Read,Write-1-to-clear. Reset: Cold,0. Reserved.
3	IntPoisonStatus_3. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of IOHC consuming poisoned data in the Msg block through the CXL™ ringbuffer.
2	IntPoisonStatus_2. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of IOHC consuming poisoned data in the Msg block through the MCTP ringbuffer.
1	IntPoisonStatus_1. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of IOHC consuming poisoned data in the Trap block.
0	IntPoisonStatus_0. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of IOHC consuming poisoned data in the SMN Master.

IOHCRAS[0...3]x0000081C (IOHC::INTERNAL_POISON_MASK)

Read-write. Reset: 0000_0000h.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x0000081C; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x0000081C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:8	Reserved.
7:0	IntPoisonMask. Read-write. Reset: 00h. Enable masking of errors logged in INTERNAL_POISON_STATUS. For each bit, 1=Errors are masked 0=Errors trigger response actions.

IOHCRAS[0...3]x00000820 (IOHC::EGRESS_POISON_STATUS_LO)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000820; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000820; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31	EgressPoisonStatusLo_31. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
30	EgressPoisonStatusLo_30. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
29	EgressPoisonStatusLo_29. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
28	EgressPoisonStatusLo_28. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
27	EgressPoisonStatusLo_27. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
26	EgressPoisonStatusLo_26. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
25	EgressPoisonStatusLo_25. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
24	EgressPoisonStatusLo_24. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
23	EgressPoisonStatusLo_23. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
22	EgressPoisonStatusLo_22. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
21	EgressPoisonStatusLo_21. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
20	EgressPoisonStatusLo_20. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
19	EgressPoisonStatusLo_19. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
18	EgressPoisonStatusLo_18. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
17	EgressPoisonStatusLo_17. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.

16	EgressPoisonStatusLo_16. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
15	EgressPoisonStatusLo_15. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
14	EgressPoisonStatusLo_14. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
13	EgressPoisonStatusLo_13. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
12	EgressPoisonStatusLo_12. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
11	EgressPoisonStatusLo_11. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
10	EgressPoisonStatusLo_10. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
9	EgressPoisonStatusLo_9. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
8	EgressPoisonStatusLo_8. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
7	EgressPoisonStatusLo_7. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
6	EgressPoisonStatusLo_6. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
5	EgressPoisonStatusLo_5. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
4	EgressPoisonStatusLo_4. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
3	EgressPoisonStatusLo_3. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
2	EgressPoisonStatusLo_2. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
1	EgressPoisonStatusLo_1. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
0	EgressPoisonStatusLo_0. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.

IOHCRAS[0...3]x00000824 (IOHC::EGRESS_POISON_STATUS_HI)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000824; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000824; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31	EgressPoisonStatusHi_31. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
30	EgressPoisonStatusHi_30. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
29	EgressPoisonStatusHi_29. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
28	EgressPoisonStatusHi_28. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
27	EgressPoisonStatusHi_27. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
26	EgressPoisonStatusHi_26. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
25	EgressPoisonStatusHi_25. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
24	EgressPoisonStatusHi_24. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
23	EgressPoisonStatusHi_23. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
22	EgressPoisonStatusHi_22. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
21	EgressPoisonStatusHi_21. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
20	EgressPoisonStatusHi_20. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
19	EgressPoisonStatusHi_19. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
18	EgressPoisonStatusHi_18. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
17	EgressPoisonStatusHi_17. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.

16	EgressPoisonStatusHi_16. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
15	EgressPoisonStatusHi_15. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
14	EgressPoisonStatusHi_14. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
13	EgressPoisonStatusHi_13. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
12	EgressPoisonStatusHi_12. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
11	EgressPoisonStatusHi_11. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
10	EgressPoisonStatusHi_10. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
9	EgressPoisonStatusHi_9. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
8	EgressPoisonStatusHi_8. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
7	EgressPoisonStatusHi_7. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
6	EgressPoisonStatusHi_6. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
5	EgressPoisonStatusHi_5. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
4	EgressPoisonStatusHi_4. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
3	EgressPoisonStatusHi_3. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
2	EgressPoisonStatusHi_2. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
1	EgressPoisonStatusHi_1. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
0	EgressPoisonStatusHi_0. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.

IOHCRAS[0...3]x00000828 (IOHC::EGRESS_POISON_MASK_LO)

Read-write. Reset: 0000_0000h.

Enable masking of EGRESS_POISON STATUS.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000828; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000828; IOHCRAS[3:2]=13[E:D]2_0000h**Bits Description**

31:0	EgressPoisonMaskLo. Read-write. Reset: 0000_0000h. Enable masking of errors logged in EGRESS_POISON_STATUS_LO. For each bit, 1=Errors are masked 0=Errors trigger response actions.
------	--

IOHCRAS[0...3]x0000082C (IOHC::EGRESS_POISON_MASK_HI)

Read-write. Reset: 0000_0000h.

Enable masking of EGRESS_POISON STATUS.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000082C; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000082C; IOHCRAS[3:2]=13[E:D]2_0000h**Bits Description**

31:0	EgressPoisonMaskHi. Read-write. Reset: 0000_0000h. Enable masking of errors logged in EGRESS_POISON_STATUS_HI. For each bit, 1=Errors are masked 0=Errors trigger response actions.
------	--

IOHCRAS[0...3]x00000830 (IOHC::EGRESS_POISON_SEVERITY_LO)

Read-write. Reset: 0000_0000h.

IOHC Egress POISON SEVERITY control bit.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000830; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000830; IOHCRAS[3:2]=13[E:D]2_0000h**Bits Description**

31:0	EgressPoisonSeverityLo. Read-write. Reset: 0000_0000h. Each bit is associated with a logical IOHC Egress port such as a PCIe RC. 1=High Severity 0=Low Severity.
------	---

IOHCRAS[0...3]x00000834 (IOHC::EGRESS_POISON_SEVERITY_HI)

Read-write. Reset: 0000_0000h.

IOHC Egress POISON SEVERITY control bit.

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00000834; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00000834; IOHCRAS[3:2]=13[E:D]2_0000h**Bits Description**

31:0	EgressPoisonSeverityHi. Read-write. Reset: 0000_0000h. Each bit is associated with a logical IOHC Egress port such as a PCIe RC. 1=High Severity 0=Low Severity.
------	---

IOHCRAS[0...3]x00000DC0 (IOHC::APML_STATUS)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

[APML](#) Error Status Register[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000DC0; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000DC0; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:7	Reserved.
6	APML_EgressPoisonErrHi. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of a Egress Poison Data High Severity error reported to APML .
5	APML_EgressPoisonErrLo. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of a Egress Poison Data Low Severity error reported to APML .
4	APML_IntPoisonErr. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of a Internal Poison Data error reported to APML .
3	APML_Serr. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of a system error reported to APML .
2	APML_Fatal. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of a fatal error reported to APML .
1	APML_NonFatal. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of a non-fatal error reported to APML .
0	APML_Corr. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of a correctable error reported to APML .

IOHCRAS[0...3]x00000DC4 (IOHC::APML_CONTROL)

Read-write. Reset: 0000_0100h.

[APML](#) Error Control Register.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000DC4; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000DC4; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:9	Reserved.
8	APML_OutputDis. Read-write. Reset: 1. Disable I/O RAS controller from signalling error status to APML . This prevents interrupt generation to SMU.
7:2	Reserved.
1	APML_SyncFlood_En. Read-write. Reset: 0. Enable SDP ErrEvent generation from APML .
0	APML_NMI_En. Read-write. Reset: 0. Enable NMI generation from APML .

IOHCRAS[0...3]x00000DC8 (IOHC::APML_TRIGGER)

Write-only. Reset: 0000_0000h.

[APML](#) TRIGGER Register[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00000DC8; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00000DC8; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:1	Reserved.
0	APML_NMI_TRIGGER. Write-only. Reset: 0. Triggers NMI to the CPU.

IOHCRAS[0...3]x00003004 (IOHC::PSP_SYNCFLOOD_STATUS)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

This register is intended for [PSP](#) usage only`_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00003004; IOHCRAS[1:0]=13[C:B]2_0000h``_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00003004; IOHCRAS[3:2]=13[E:D]2_0000h`

Bits	Description
31	PSPSyncfloodFromIOHCPortN_31. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 23.
30	PSPSyncfloodFromIOHCPortN_30. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 22.
29	PSPSyncfloodFromIOHCPortN_29. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 21.
28	PSPSyncfloodFromIOHCPortN_28. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 20.
27	PSPSyncfloodFromIOHCPortN_27. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 19.
26	PSPSyncfloodFromIOHCPortN_26. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 18.
25	PSPSyncfloodFromIOHCPortN_25. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 17.
24	PSPSyncfloodFromIOHCPortN_24. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 16.
23	PSPSyncfloodFromIOHCPortN_23. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 15.
22	PSPSyncfloodFromIOHCPortN_22. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 14.
21	PSPSyncfloodFromIOHCPortN_21. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 13.
20	PSPSyncfloodFromIOHCPortN_20. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 12.
19	PSPSyncfloodFromIOHCPortN_19. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 11.
18	PSPSyncfloodFromIOHCPortN_18. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 10.
17	PSPSyncfloodFromIOHCPortN_17. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 9.
16	PSPSyncfloodFromIOHCPortN_16. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 8.
15	PSPSyncfloodFromIOHCPortN_15. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 7.
14	PSPSyncfloodFromIOHCPortN_14. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 6.
13	PSPSyncfloodFromIOHCPortN_13. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 5.
12	PSPSyncfloodFromIOHCPortN_12. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 4.
11	PSPSyncfloodFromIOHCPortN_11. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 3.
10	PSPSyncfloodFromIOHCPortN_10. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 2.

9	PSPSyncfloodFromIOHCPortN_9. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 1.
8	PSPSyncfloodFromIOHCPortN_8. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent received from IOHC Port 0.
7:6	Reserved.
5	PSPSyncfloodFromMCA. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent triggered by MCA .
4	PSPSyncfloodFromPrivate. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent triggered by PSP or SMU via SW_SYNCFLOOD_PRIVATE.
3	Reserved.
2	PSPSyncfloodFromPin. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent triggered by the NMI_SYNCFLOOD# pin(LPC_SMI_LNMI_SYNC_FLOOD_L/AGPIO86).
1	PSPSyncfloodFromAPML. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent triggered by the APML interface.
0	PSPSyncfloodFromRASCntl. Read,Write-1-to-clear. Reset: Cold,0. This bit indicates the status of an SDP ErrEvent triggered by the I/O RAS controller.

IOHCRAS[0...3]x00003008 (IOHC::PSP_INTERNAL_POISON_STATUS)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

This register is intended for [PSP](#) usage only[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00003008; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00003008; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:8	Reserved.
7	PSPIntPoisonStatus_7. Read,Write-1-to-clear. Reset: Cold,0. (internal only) Reserved
6	PSPIntPoisonStatus_6. Read,Write-1-to-clear. Reset: Cold,0. (internal only) Reserved
5	PSPIntPoisonStatus_5. Read,Write-1-to-clear. Reset: Cold,0. (internal only) Reserved
4	PSPIntPoisonStatus_4. Read,Write-1-to-clear. Reset: Cold,0. (internal only) Reserved
3	PSPIntPoisonStatus_3. Read,Write-1-to-clear. Reset: Cold,0. (internal only) Reserved
2	PSPIntPoisonStatus_2. Read,Write-1-to-clear. Reset: Cold,0. (internal only) This bit indicates the status of IOHC consuming poisoned data in the Msg block.
1	PSPIntPoisonStatus_1. Read,Write-1-to-clear. Reset: Cold,0. (internal only) This bit indicates the status of IOHC consuming poisoned data in the Trap block.
0	PSPIntPoisonStatus_0. Read,Write-1-to-clear. Reset: Cold,0. (internal only) This bit indicates the status of IOHC consuming poisoned data in the SMN Master.

IOHCRAS[0...3]x00003010 (IOHC::PSP_EGRESS_POISON_STATUS_LO)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

This register is intended for [PSP](#) usage only[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00003010; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00003010; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31	PSPEgressPoisonStatusLo_31. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
30	PSPEgressPoisonStatusLo_30. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
29	PSPEgressPoisonStatusLo_29. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
28	PSPEgressPoisonStatusLo_28. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
27	PSPEgressPoisonStatusLo_27. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
26	PSPEgressPoisonStatusLo_26. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
25	PSPEgressPoisonStatusLo_25. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
24	PSPEgressPoisonStatusLo_24. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
23	PSPEgressPoisonStatusLo_23. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
22	PSPEgressPoisonStatusLo_22. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
21	PSPEgressPoisonStatusLo_21. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
20	PSPEgressPoisonStatusLo_20. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
19	PSPEgressPoisonStatusLo_19. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
18	PSPEgressPoisonStatusLo_18. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
17	PSPEgressPoisonStatusLo_17. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.

16	PSPEgressPoisonStatusLo_16. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
15	PSPEgressPoisonStatusLo_15. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
14	PSPEgressPoisonStatusLo_14. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
13	PSPEgressPoisonStatusLo_13. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
12	PSPEgressPoisonStatusLo_12. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
11	PSPEgressPoisonStatusLo_11. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
10	PSPEgressPoisonStatusLo_10. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
9	PSPEgressPoisonStatusLo_9. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
8	PSPEgressPoisonStatusLo_8. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
7	PSPEgressPoisonStatusLo_7. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
6	PSPEgressPoisonStatusLo_6. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
5	PSPEgressPoisonStatusLo_5. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
4	PSPEgressPoisonStatusLo_4. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
3	PSPEgressPoisonStatusLo_3. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
2	PSPEgressPoisonStatusLo_2. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
1	PSPEgressPoisonStatusLo_1. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
0	PSPEgressPoisonStatusLo_0. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.

IOHCRAS[0...3]x00003014 (IOHC::PSP_EGRESS_POISON_STATUS_HI)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

This register is intended for [PSP](#) usage only[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00003014; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00003014; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31	PSPEgressPoisonStatusHi_31. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
30	PSPEgressPoisonStatusHi_30. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
29	PSPEgressPoisonStatusHi_29. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
28	PSPEgressPoisonStatusHi_28. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
27	PSPEgressPoisonStatusHi_27. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
26	PSPEgressPoisonStatusHi_26. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
25	PSPEgressPoisonStatusHi_25. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
24	PSPEgressPoisonStatusHi_24. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
23	PSPEgressPoisonStatusHi_23. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
22	PSPEgressPoisonStatusHi_22. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
21	PSPEgressPoisonStatusHi_21. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
20	PSPEgressPoisonStatusHi_20. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
19	PSPEgressPoisonStatusHi_19. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
18	PSPEgressPoisonStatusHi_18. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
17	PSPEgressPoisonStatusHi_17. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.

16	PSPEgressPoisonStatusHi_16. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
15	PSPEgressPoisonStatusHi_15. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
14	PSPEgressPoisonStatusHi_14. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
13	PSPEgressPoisonStatusHi_13. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
12	PSPEgressPoisonStatusHi_12. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
11	PSPEgressPoisonStatusHi_11. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
10	PSPEgressPoisonStatusHi_10. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
9	PSPEgressPoisonStatusHi_9. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
8	PSPEgressPoisonStatusHi_8. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
7	PSPEgressPoisonStatusHi_7. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
6	PSPEgressPoisonStatusHi_6. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
5	PSPEgressPoisonStatusHi_5. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
4	PSPEgressPoisonStatusHi_4. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
3	PSPEgressPoisonStatusHi_3. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
2	PSPEgressPoisonStatusHi_2. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
1	PSPEgressPoisonStatusHi_1. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.
0	PSPEgressPoisonStatusHi_0. Read,Write-1-to-clear. Reset: Cold,0. Each bit is associated with a logical IOHC Egress port such as a PCIe RC and indicates whether the destination port transmitted poisoned write or response data.

IOHCRAS[0...3]x00003040 (IOHC::PSP_PARITY_CONTROL_0)

Read-write. Reset: 0001_0001h.

PSP Parity Control Register[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00003040; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00003040; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:16	PspParityUCPThreshold . Read-write. Reset: 0001h. Specifies the number of ucp parity errors logged before an action is triggered. The errors are counted per parity error group which may encompass multiple errors from multiple structures.
15:0	PspParityCorrThreshold . Read-write. Reset: 0001h. Specifies the number of correctable parity errors logged before an action is triggered. The errors are counted per parity error group which may encompass multiple errors from multiple structures.

IOHCRAS[0...3]x00003044 (IOHC::PSP_PARITY_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

PSP pspras Parity Error Status Register[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCRAS[1:0]x00003044; IOHCRAS[1:0]=13[C:B]2_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCRAS[3:2]x00003044; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:4	Reserved.
3	ParityErrSerr . Read,Write-1-to-clear. Reset: 0. This bit indicates status of a system error severity ECC or parity error.
2	ParityErrFatal . Read,Write-1-to-clear. Reset: 0. This bit indicates status of a fatal ECC or parity error.
1	ParityErrNonFatal . Read,Write-1-to-clear. Reset: 0. This bit indicates status of a non-fatal ECC or parity error.
0	ParityErrCorr . Read,Write-1-to-clear. Reset: 0. This bit indicates status of a correctable ECC or parity error.

IOHCRAS0x00003080...IOHCRAS3x000030E0 (IOHC::PSP_PARITY_ERROR_STATUS_UNCORR_GRP)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

PSP logging Parity Error status Register for uncorrectable parity group. Not all bits in this register may be in use._iohub0_n[24:0]_nbio0_aliasSMN; IOHCRAS0x0000_30[E0,DC,D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80];
IOHCRAS0=13B2_0000h_iohub1_n[24:0]_nbio0_aliasSMN; IOHCRAS1x0000_30[E0,DC,D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80];
IOHCRAS1=13C2_0000h_iohub0_n[24:0]_nbio1_aliasSMN; IOHCRAS2x0000_30[E0,DC,D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80];
IOHCRAS2=13D2_0000h_iohub1_n[24:0]_nbio1_aliasSMN; IOHCRAS3x0000_30[E0,DC,D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80];
IOHCRAS3=13E2_0000h

Bits	Description
31	ParityErrDetected_Id31. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
30	ParityErrDetected_Id30. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
29	ParityErrDetected_Id29. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
28	ParityErrDetected_Id28. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
27	ParityErrDetected_Id27. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
26	ParityErrDetected_Id26. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
25	ParityErrDetected_Id25. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
24	ParityErrDetected_Id24. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
23	ParityErrDetected_Id23. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
22	ParityErrDetected_Id22. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
21	ParityErrDetected_Id21. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
20	ParityErrDetected_Id20. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
19	ParityErrDetected_Id19. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
18	ParityErrDetected_Id18. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
17	ParityErrDetected_Id17. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
16	ParityErrDetected_Id16. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
15	ParityErrDetected_Id15. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
14	ParityErrDetected_Id14. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
13	ParityErrDetected_Id13. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
12	ParityErrDetected_Id12. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.

11	ParityErrDetected_Id11. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
10	ParityErrDetected_Id10. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
9	ParityErrDetected_Id9. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
8	ParityErrDetected_Id8. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
7	ParityErrDetected_Id7. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
6	ParityErrDetected_Id6. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
5	ParityErrDetected_Id5. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
4	ParityErrDetected_Id4. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
3	ParityErrDetected_Id3. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
2	ParityErrDetected_Id2. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
1	ParityErrDetected_Id1. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.
0	ParityErrDetected_Id0. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable ECC/Parity errors from group. The value is preserved across a warm reset.

IOHCRAS0x000030E4...IOHCRAS3x0000312C (IOHC::PSP_PARITY_ERROR_STATUS_UCP_GRP)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

PSP logging Parity Error status Register for uncorrectable coverts to poison data parity group. Not all bits in this register may be in use.`_iohub0_n[18:0]_nbio0_aliasSMN; IOHCRAS0x0000_3[12C,128,124,120,11C,118,114,110,10C,108,104,100,0FC,0F8,0F4,0F0,0EC,0E8,0E4]; IOHCRAS0=13B2_0000h``_iohub1_n[18:0]_nbio0_aliasSMN; IOHCRAS1x0000_3[12C,128,124,120,11C,118,114,110,10C,108,104,100,0FC,0F8,0F4,0F0,0EC,0E8,0E4]; IOHCRAS1=13C2_0000h``_iohub0_n[18:0]_nbio1_aliasSMN; IOHCRAS2x0000_3[12C,128,124,120,11C,118,114,110,10C,108,104,100,0FC,0F8,0F4,0F0,0EC,0E8,0E4]; IOHCRAS2=13D2_0000h``_iohub1_n[18:0]_nbio1_aliasSMN; IOHCRAS3x0000_3[12C,128,124,120,11C,118,114,110,10C,108,104,100,0FC,0F8,0F4,0F0,0EC,0E8,0E4]; IOHCRAS3=13E2_0000h`

Bits	Description
31	ParityErrDetected_Id31. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
30	ParityErrDetected_Id30. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
29	ParityErrDetected_Id29. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
28	ParityErrDetected_Id28. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
27	ParityErrDetected_Id27. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
26	ParityErrDetected_Id26. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
25	ParityErrDetected_Id25. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
24	ParityErrDetected_Id24. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
23	ParityErrDetected_Id23. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
22	ParityErrDetected_Id22. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
21	ParityErrDetected_Id21. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
20	ParityErrDetected_Id20. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
19	ParityErrDetected_Id19. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
18	ParityErrDetected_Id18. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
17	ParityErrDetected_Id17. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
16	ParityErrDetected_Id16. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
15	ParityErrDetected_Id15. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
14	ParityErrDetected_Id14. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
13	ParityErrDetected_Id13. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
12	ParityErrDetected_Id12. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.

11	ParityErrDetected_Id11. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
10	ParityErrDetected_Id10. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
9	ParityErrDetected_Id9. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
8	ParityErrDetected_Id8. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
7	ParityErrDetected_Id7. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
6	ParityErrDetected_Id6. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
5	ParityErrDetected_Id5. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
4	ParityErrDetected_Id4. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
3	ParityErrDetected_Id3. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
2	ParityErrDetected_Id2. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
1	ParityErrDetected_Id1. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.
0	ParityErrDetected_Id0. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of uncorrectable errors converted to poisoned data in group. The value is preserved across a warm reset.

IOHCRAS0x00003130...IOHCRAS3x00003178 (IOHC::PSP_PARITY_COUNTER_UCP_GRP)

Reset: 0000_0000h.

[PSP](#) Threshold counters for ucp parity groups.

_iohub0_n[18:0]_nbio0_aliasSMN; IOHCRAS0x0000_31[78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30]; IOHCRAS0=13B2_0000h

_iohub1_n[18:0]_nbio0_aliasSMN; IOHCRAS1x0000_31[78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30]; IOHCRAS1=13C2_0000h

_iohub0_n[18:0]_nbio1_aliasSMN; IOHCRAS2x0000_31[78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30]; IOHCRAS2=13D2_0000h

_iohub1_n[18:0]_nbio1_aliasSMN; IOHCRAS3x0000_31[78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30]; IOHCRAS3=13E2_0000h

Bits	Description
31	ResetEn. Write-only. Reset: 0. Description: Reset ThresholdCounter to 0. This bit toggles back to 1'b0 the next cycle after the write.
30:16	Reserved.
15:0	ThresholdCounter. Read-only. Reset: 0000h. Uncorrectable error counter associated with the corresponding group. This counter is compared against PSPParityUCPThreshold before triggering an action.

IOHCRAS0x0000317C...IOHCRAS3x000031D8 (IOHC::PSP_PARITY_ERROR_STATUS_CORR_GRP)

Read,Write-1-to-clear. Reset: Cold,0000_0000h.

PSP logging Parity Error status Register for correctable parity group. Not all bits in this register may be in use._iohub0_n[23:0]_nbio0_aliasSMN; IOHCRAS0x0000_31[D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80,7C];
IOHCRAS0=13B2_0000h_iohub1_n[23:0]_nbio0_aliasSMN; IOHCRAS1x0000_31[D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80,7C];
IOHCRAS1=13C2_0000h_iohub0_n[23:0]_nbio1_aliasSMN; IOHCRAS2x0000_31[D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80,7C];
IOHCRAS2=13D2_0000h_iohub1_n[23:0]_nbio1_aliasSMN; IOHCRAS3x0000_31[D8,D4,D0,CC,C8,C4,C0,BC,B8,B4,B0,AC,A8,A4,A0,9C,98,94,90,8C,88,84,80,7C];
IOHCRAS3=13E2_0000h

Bits	Description
31	ParityErrDetected_Id31. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
30	ParityErrDetected_Id30. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
29	ParityErrDetected_Id29. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
28	ParityErrDetected_Id28. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
27	ParityErrDetected_Id27. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
26	ParityErrDetected_Id26. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
25	ParityErrDetected_Id25. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
24	ParityErrDetected_Id24. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
23	ParityErrDetected_Id23. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
22	ParityErrDetected_Id22. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
21	ParityErrDetected_Id21. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
20	ParityErrDetected_Id20. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
19	ParityErrDetected_Id19. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
18	ParityErrDetected_Id18. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
17	ParityErrDetected_Id17. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
16	ParityErrDetected_Id16. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
15	ParityErrDetected_Id15. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
14	ParityErrDetected_Id14. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
13	ParityErrDetected_Id13. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
12	ParityErrDetected_Id12. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.

11	ParityErrDetected_Id11. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
10	ParityErrDetected_Id10. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
9	ParityErrDetected_Id9. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
8	ParityErrDetected_Id8. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
7	ParityErrDetected_Id7. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
6	ParityErrDetected_Id6. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
5	ParityErrDetected_Id5. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
4	ParityErrDetected_Id4. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
3	ParityErrDetected_Id3. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
2	ParityErrDetected_Id2. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
1	ParityErrDetected_Id1. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.
0	ParityErrDetected_Id0. Read,Write-1-to-clear. Reset: Cold,0. Write-1-to-clear This bit indicates the status of correctable ECC/Parity errors from group. The value is preserved across a warm reset.

IOHCRAS0x000031DC...IOHCRAS3x00003238 (IOHC::PSP_PARITY_COUNTER_CORR_GRP)

Reset: 0000_0000h.

Threshold counters for correctable parity groups.

_iohub0_n[23:0]_nbio0_aliasSMN;
IOHCRAS0x0000_3[238,234,230,22C,228,224,220,21C,218,214,210,20C,208,204,200,1FC,1F8,1F4,1F0,1EC,1E8,1E4,1E0,1DC]; IOHCRAS0=13B2_0000h_iohub1_n[23:0]_nbio0_aliasSMN;
IOHCRAS1x0000_3[238,234,230,22C,228,224,220,21C,218,214,210,20C,208,204,200,1FC,1F8,1F4,1F0,1EC,1E8,1E4,1E0,1DC]; IOHCRAS1=13C2_0000h_iohub0_n[23:0]_nbio1_aliasSMN;
IOHCRAS2x0000_3[238,234,230,22C,228,224,220,21C,218,214,210,20C,208,204,200,1FC,1F8,1F4,1F0,1EC,1E8,1E4,1E0,1DC]; IOHCRAS2=13D2_0000h_iohub1_n[23:0]_nbio1_aliasSMN;
IOHCRAS3x0000_3[238,234,230,22C,228,224,220,21C,218,214,210,20C,208,204,200,1FC,1F8,1F4,1F0,1EC,1E8,1E4,1E0,1DC]; IOHCRAS3=13E2_0000h

Bits	Description
31	ResetEn. Write-only. Reset: 0. Description: Reset ThresholdCounter to 0. This bit toggles back to 1'b0 the next cycle after the write.
30:16	Reserved.
15:0	ThresholdCounter. Read-only. Reset: 0000h. Correctable error counter associated with the corresponding group. This counter is compared against PSPParityCorrThreshold before triggering an action.

IOHCRAS[0...3]x0000323C (IOHC::PSP_ParitySerr_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

Action controls when ParitySerr occur

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x0000323C; IOHCRAS[1:0]=13[C:B]2_0000h

_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x0000323C; IOHCRAS[3:2]=13[E:D]2_0000h

Bits	Description
31:1	Reserved.
0	APML_ERR_En. Read-write. Reset: 0. Signal error to PSP via RSMU security interrupt

IOHCRAS[0...3]x00003240 (IOHC::PSP_ParityFatal_ACTION_CONTROL)

Read-write. Reset: 0000_0000h.

Action controls when ParityFatal occur

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00003240; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00003240; IOHCRAS[3:2]=13[E:D]2_0000h**Bits Description**

31:1 Reserved.

0 **APML_ERR_En.** Read-write. Reset: 0. Signal error to [PSP](#) via RSMU security interrupt**IOHCRAS[0...3]x00003244 (IOHC::PSP_ParityNonFatal_ACTION_CONTROL)**

Read-write. Reset: 0000_0000h.

Action controls when ParityNonFatal occur

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00003244; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00003244; IOHCRAS[3:2]=13[E:D]2_0000h**Bits Description**

31:1 Reserved.

0 **APML_ERR_En.** Read-write. Reset: 0. Signal error to [PSP](#) via RSMU security interrupt**IOHCRAS[0...3]x00003248 (IOHC::PSP_ParityCorr_ACTION_CONTROL)**

Read-write. Reset: 0000_0000h.

Action controls when ParityCorr occur

_iohub[1:0]_nbio0_aliasSMN; IOHCRAS[1:0]x00003248; IOHCRAS[1:0]=13[C:B]2_0000h_iohub[1:0]_nbio1_aliasSMN; IOHCRAS[3:2]x00003248; IOHCRAS[3:2]=13[E:D]2_0000h**Bits Description**

31:1 Reserved.

0 **APML_ERR_En.** Read-write. Reset: 0. Signal error to [PSP](#) via RSMU security interrupt**IOHCSECURITY[0...3]x00000000 (IOHC::TLVL_ASSIGNMENT_0)**

Read-write. Reset: 0666_6666h.

Ingress Tlvl assignment register.

_iohub[1:0]_nbio0_aliasSMN; IOHCSECURITY[1:0]x00000000; IOHCSECURITY[1:0]=13[C:B]1_8000h_iohub[1:0]_nbio1_aliasSMN; IOHCSECURITY[3:2]x00000000; IOHCSECURITY[3:2]=13[E:D]1_8000h**Bits Description**

31:28 Reserved.

27:24 **TLvlMapping6.** Read-write. Reset: 6h. Trust level for [PCIe](#) Core 1 Port 8 requests.23:20 **TLvlMapping5.** Read-write. Reset: 6h. Trust level for [PCIe](#) Core 0 Port 8 requests.19:16 **TLvlMapping4.** Read-write. Reset: 6h. Trust level for [PCIe](#) Core 2 Port 2 requests.15:12 **TLvlMapping3.** Read-write. Reset: 6h. Trust level for [PCIe](#) Core 2 Port 1 requests.11:8 **TLvlMapping2.** Read-write. Reset: 6h. Trust level for [PCIe](#) Core 2 Port 0 requests.7:4 **TLvlMapping1.** Read-write. Reset: 6h. Trust level for IOAPIC requests.3:0 **TLvlMapping0.** Read-write. Reset: 6h. Trust level for IOHC generated requests.

IOHCSECURITY[0...3]x00000004 (IOHC::TLVL_ASSIGNMENT_1)

Read-write. Reset: 6666_6666h.

Ingress Tlvl assignment register.

_iohub[1:0]_nbio0_aliasSMN; IOHCSECURITY[1:0]x00000004; IOHCSECURITY[1:0]=13[C:B]1_8000h

_iohub[1:0]_nbio1_aliasSMN; IOHCSECURITY[3:2]x00000004; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:28	TLvlMapping15. Read-write. Reset: 6h. Trust level for PCIe Core 4 Port 3 requests.
27:24	TLvlMapping14. Read-write. Reset: 6h. Trust level for PCIe Core 4 Port 2 requests.
23:20	TLvlMapping13. Read-write. Reset: 6h. Trust level for PCIe Core 4 Port 1 requests.
19:16	TLvlMapping12. Read-write. Reset: 6h. Trust level for PCIe Core 4 Port 0 requests.
15:12	TLvlMapping11. Read-write. Reset: 6h. Trust level for IOMMU L1 3.
11:8	TLvlMapping10. Read-write. Reset: 6h. Trust level for IOMMU L1 2.
7:4	TLvlMapping9. Read-write. Reset: 6h. Trust level for IOMMU L1 1.
3:0	TLvlMapping8. Read-write. Reset: 6h. Trust level for IOMMU L1 0.

IOHCSECURITY[0...3]x0000000C (IOHC::TLVL_ASSIGNMENT_3)

Read-write. Reset: 6666_6666h.

Ingress Tlvl assignment register.

_iohub[1:0]_nbio0_aliasSMN; IOHCSECURITY[1:0]x0000000C; IOHCSECURITY[1:0]=13[C:B]1_8000h

_iohub[1:0]_nbio1_aliasSMN; IOHCSECURITY[3:2]x0000000C; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:28	TLvlMapping31. Read-write. Reset: 6h. Trust level for PCIe Core 0 Port 7 requests.
27:24	TLvlMapping30. Read-write. Reset: 6h. Trust level for PCIe Core 0 Port 6 requests.
23:20	TLvlMapping29. Read-write. Reset: 6h. Trust level for PCIe Core 0 Port 5 requests.
19:16	TLvlMapping28. Read-write. Reset: 6h. Trust level for PCIe Core 0 Port 4 requests.
15:12	TLvlMapping27. Read-write. Reset: 6h. Trust level for PCIe Core 0 Port 3 requests.
11:8	TLvlMapping26. Read-write. Reset: 6h. Trust level for PCIe Core 0 Port 2 requests.
7:4	TLvlMapping25. Read-write. Reset: 6h. Trust level for PCIe Core 0 Port 1 requests.
3:0	TLvlMapping24. Read-write. Reset: 6h. Trust level for PCIe Core 0 Port 0 requests.

IOHCSECURITY[0...3]x00000010 (IOHC::TLVL_ASSIGNMENT_4)

Read-write. Reset: 6666_6666h.

Ingress Tlvl assignment register.

_iohub[1:0]_nbio0_aliasSMN; IOHCSECURITY[1:0]x00000010; IOHCSECURITY[1:0]=13[C:B]1_8000h

_iohub[1:0]_nbio1_aliasSMN; IOHCSECURITY[3:2]x00000010; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:28	TLvlMapping39. Read-write. Reset: 6h. Trust level for PCIe Core 1 Port 7 requests.
27:24	TLvlMapping38. Read-write. Reset: 6h. Trust level for PCIe Core 1 Port 6 requests.
23:20	TLvlMapping37. Read-write. Reset: 6h. Trust level for PCIe Core 1 Port 5 requests.
19:16	TLvlMapping36. Read-write. Reset: 6h. Trust level for PCIe Core 1 Port 4 requests.
15:12	TLvlMapping35. Read-write. Reset: 6h. Trust level for PCIe Core 1 Port 3 requests.
11:8	TLvlMapping34. Read-write. Reset: 6h. Trust level for PCIe Core 1 Port 2 requests.
7:4	TLvlMapping33. Read-write. Reset: 6h. Trust level for PCIe Core 1 Port 1 requests.
3:0	TLvlMapping32. Read-write. Reset: 6h. Trust level for PCIe Core 1 Port 0 requests.

IOHCSECURITY[0...3]x00000014 (IOHC::PSP_VMGUardIO_P2P_DISABLE)

Read-write. Reset: 0000_0001h.

P2P request disable

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCSECURITY[1:0]x00000014; IOHCSECURITY[1:0]=13[C:B]1_8000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCSECURITY[3:2]x00000014; IOHCSECURITY[3:2]=13[E:D]1_8000h**Bits Description**

31:1 Reserved.

0 **VMGuardIOP2PDis**. Read-write. Reset: 1. Disables P2P when VMGuardIO is enabled.**IOHCSECURITY[0...3]x00000018 (IOHC::SHADOW_IOMMU_VMGUARDIO_CNTRL_0)**

Read-write. Reset: 0000_0000h.

IOMMU VMGUARDIO CNTRL REGISTER.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCSECURITY[1:0]x00000018; IOHCSECURITY[1:0]=13[C:B]1_8000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCSECURITY[3:2]x00000018; IOHCSECURITY[3:2]=13[E:D]1_8000h**Bits Description**

31:19 Reserved.

18 **MEM_EN**. Read-write. Reset: 0. Memory Encryption Mode enable, to enable SME or SEV modes.

17:16 Reserved.

15 **SMKE_EN**. Read-write. Reset: 0. Enables SMKE modes.

14:4 Reserved.

3:1 **VMMode**. Read-write. Reset: 0h.**Description:** VM Key mode.

0x0: Disabled,

0x1: 4-bit mode,

0x2: 8-bit mode,

0x3: 9-bit mode

0 **VMGUARDIO_EN**. Read-write. Reset: 0. [PSP](#) programs VMGuard IO feature to be enabled in IOMMU.**IOHCSECURITY[0...3]x00000034 (IOHC::PSP_BLOCK_CPU)**

Read-write. Reset: 0000_0000h.

[PSP](#) block CPU NP feature[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCSECURITY[1:0]x00000034; IOHCSECURITY[1:0]=13[C:B]1_8000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCSECURITY[3:2]x00000034; IOHCSECURITY[3:2]=13[E:D]1_8000h**Bits Description**

31:1 Reserved.

0 **PSPBlockCPU_Valid**. Read-write. Reset: 0. Block the CPU NP host path when 1.**IOHCSECURITY[0...3]x00000038 (IOHC::PSP_BLOCK_CPU_STATUS)**

Read-only. Reset: 0000_0000h.

[PSP](#) block CPU NP feature[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCSECURITY[1:0]x00000038; IOHCSECURITY[1:0]=13[C:B]1_8000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCSECURITY[3:2]x00000038; IOHCSECURITY[3:2]=13[E:D]1_8000h**Bits Description**

31:1 Reserved.

0 **PSPBlockCPU_Status**. Read-only. Reset: 0. Indicates there are outstanding NP requests from CPU. Wait for this to be zero when blocking CPU.

IOHCSECURITY[0...3]x0000003C (IOHC::IOHC_P2P_MMIO_DIS)

Reset: 0000_F0F7h.

IOHC P2P [MMIO](#) DECODE DISABLE register[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCSECURITY[1:0]x0000003C; IOHCSECURITY[1:0]=13[C:B]1_8000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCSECURITY[3:2]x0000003C; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:16	Reserved.
15	P2PMPPIOMMIODis. Read-write. Reset: 1. P2P MPIO MMIO DECODE DISABLE.
14	RP2PCXLMMIODis. Write-only. Reset: 1. REMOTE P2P CXL™ MMIO DECODE DISABLE.
13	P2PCXLMMIODis. Write-only. Reset: 1. P2P CXL™ MMIO DECODE DISABLE.
12	P2PCCPMMIODis. Write-only. Reset: 1. P2P CCP MMIO DECODE DISABLE.
11:8	Reserved.
7	P2PDBGMMIODis. Write-only. Reset: 1. P2P DBG MMIO DECODE DISABLE.
6	P2PSMUMMIODis. Write-only. Reset: 1. P2P SMU MMIO DECODE DISABLE.
5	P2PSMMUMMIODis. Write-only. Reset: 1. P2P SMMU MMIO DECODE DISABLE.
4	P2PFASTREGMMIODis. Write-only. Reset: 1. P2P FASTREG MMIO DECODE DISABLE.
3	Reserved.
2	P2PPSPMMIODis. Write-only. Reset: 1. P2P PSP MMIO DECODE DISABLE.
1	P2PIOMMUMMIODis. Write-only. Reset: 1. P2P IOMMU MMIO DECODE DISABLE.
0	P2PIOAPICMMIODis. Write-only. Reset: 1. P2P IOAPIC MMIO DECODE DISABLE.

IOHCSECURITY[0...3]x00000198 (IOHC::IOHC_SDPMASTER_CNTL)

Write-only. Reset: 0000_0000h.

SDPMaster control register

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCSECURITY[1:0]x00000198; IOHCSECURITY[1:0]=13[C:B]1_8000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCSECURITY[3:2]x00000198; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:2	Reserved.
1	SDPMaster_Reset. Write-only. Reset: 0. Causes internal index and staging registers to be cleared.
0	SDPMaster_Trigger. Write-only. Reset: 0. Causes the SDP command previously loaded in Command/DataIn to be issued onto the main datapath.

IOHCSECURITY[0...3]x0000019C (IOHC::IOHC_SDPMASTER_CMD)

Write-only. Reset: 0000_0000h.

SDPMaster command register

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOHCSECURITY[1:0]x0000019C; IOHCSECURITY[1:0]=13[C:B]1_8000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOHCSECURITY[3:2]x0000019C; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:0	SDPMaster_Cmd. Write-only. Reset: 0000_0000h. Description: Each write shifts in an additional 32-bits into the command fields. This must be written 3 times to shift in 86 bits total. The 96 bits represent: 63:0 ReqAddr[47:0] 71:64 ReqAttr[7:0] 77:72 ReqCmd[5:0] 82:78 ReqLen[4:0] 83 ReqVC 84 ReqIO 85 OrigDataErr 87:86 Force Data Parity Error 95:88 Reserved [7:0]

IOHCSECURITY[0...3]x000001A0 (IOHC::IOHC_SDPMASTER_DATA_IN)

Write-only. Reset: 0000_0000h.

SDPMaster data in

_iohub[1:0]_nbio0_aliasSMN; IOHCSECURITY[1:0]x000001A0; IOHCSECURITY[1:0]=13[C:B]1_8000h_iohub[1:0]_nbio1_aliasSMN; IOHCSECURITY[3:2]x000001A0; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:0	SDPMaster_DataIn. Write-only. Reset: 0000_0000h. Description: Each write shifts in an additional 32-bits into the OrigData field. This must be written between 0 and 18 times, to produce a maximum write size of 64B aligned. The 576 bits represent: 31:0 OrigDataBytEn[31:0] 63:32 OrigDataBytEn[63:32] 95:64 OrigData[31:0] 127:96 OrigData[63:32] ... 575:544 OrigData[511:480]

IOHCSECURITY[0...3]x000001A4 (IOHC::IOHC_SDPMASTER_DATA_OUT)

Read-only.

SDPMaster data out

_iohub[1:0]_nbio0_aliasSMN; IOHCSECURITY[1:0]x000001A4; IOHCSECURITY[1:0]=13[C:B]1_8000h_iohub[1:0]_nbio1_aliasSMN; IOHCSECURITY[3:2]x000001A4; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:0	SDPMaster_DataOut. Read-only. Description: Each read shifts out an additional 32-bits into the RdRspData field. This must be read up to 16 times, to allow a maximum read size of 64B aligned. The 512 bits represent: 31:0 RdRspData[31:0] 63:32 RdRspData[63:32] ... 511:480 RdRspData[511:480]

IOHCSECURITY[0...3]x000001A8 (IOHC::IOHC_SDPMASTER_STATUS)

Read-only.

SDPMaster status

_iohub[1:0]_nbio0_aliasSMN; IOHCSECURITY[1:0]x000001A8; IOHCSECURITY[1:0]=13[C:B]1_8000h_iohub[1:0]_nbio1_aliasSMN; IOHCSECURITY[3:2]x000001A8; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:12	Reserved.
11:10	SDPMaster_RdRspDataStatus. Read-only. SDP RdRspDataStatus
9:4	SDPMaster_RspStatus. Read-only. SDP RdRspStatus or WrRspStatus
3	SDPMaster_notidle. Read-only. SDPMaster Internal Status - master is not idle
2	SDPMaster_req. Read-only. SDPMaster Internal Status - request issued onto datapath
1	SDPMaster_WrRspVld. Read-only. SDPMaster Internal Status - received wire response
0	SDPMaster_RdRspVld. Read-only. SDPMaster Internal Status - received read response

IOHCSECURITY[0...3]x00000254 (IOHC::IOHC_DMA_Client2_VC_RoutingTable)

Read-write. Reset: 0000_0000h.

IOHC DMA Client and VC Routing Table

_iohub[1:0]_nbio0_aliasSMN; IOHCSECURITY[1:0]x00000254; IOHCSECURITY[1:0]=13[C:B]1_8000h

_iohub[1:0]_nbio1_aliasSMN; IOHCSECURITY[3:2]x00000254; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:28	IOHC_Client2_VC7_Dest. Read-write. Reset: 0h. Client2 VC7 Destination. 0 - Disable
27:24	IOHC_Client2_VC6_Dest. Read-write. Reset: 0h. Client2 VC6 Destination. 0 - Disable
23:20	IOHC_Client2_VC5_Dest. Read-write. Reset: 0h. Client2 VC5 Destination. 0 - Disable
19:16	IOHC_Client2_VC4_Dest. Read-write. Reset: 0h. Client2 VC4 Destination. 0 - Disable
15:12	IOHC_Client2_VC3_Dest. Read-write. Reset: 0h. Client2 VC3 Destination. 0 - Disable
11:8	IOHC_Client2_VC2_Dest. Read-write. Reset: 0h. Client2 VC2 Destination. 0 - Disable
7:4	IOHC_Client2_VC1_Dest. Read-write. Reset: 0h. Client2 VC1 Destination. 0 - Disable
3:0	IOHC_Client2_VC0_Dest. Read-write. Reset: 0h. Client2 VC0 Destination. 0 - Disable

IOHCSECURITY[0...3]x00000258 (IOHC::IOHC_DMA_Client3_VC_RoutingTable)

Read-write. Reset: 0000_0000h.

IOHC DMA Client and VC Routing Table

_iohub[1:0]_nbio0_aliasSMN; IOHCSECURITY[1:0]x00000258; IOHCSECURITY[1:0]=13[C:B]1_8000h

_iohub[1:0]_nbio1_aliasSMN; IOHCSECURITY[3:2]x00000258; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:28	IOHC_Client3_VC7_Dest. Read-write. Reset: 0h. Client3 VC7 Destination. 0 - Disable
27:24	IOHC_Client3_VC6_Dest. Read-write. Reset: 0h. Client3 VC6 Destination. 0 - Disable
23:20	IOHC_Client3_VC5_Dest. Read-write. Reset: 0h. Client3 VC5 Destination. 0 - Disable
19:16	IOHC_Client3_VC4_Dest. Read-write. Reset: 0h. Client3 VC4 Destination. 0 - Disable
15:12	IOHC_Client3_VC3_Dest. Read-write. Reset: 0h. Client3 VC3 Destination. 0 - Disable
11:8	IOHC_Client3_VC2_Dest. Read-write. Reset: 0h. Client3 VC2 Destination. 0 - Disable
7:4	IOHC_Client3_VC1_Dest. Read-write. Reset: 0h. Client3 VC1 Destination. 0 - Disable
3:0	IOHC_Client3_VC0_Dest. Read-write. Reset: 0h. Client3 VC0 Destination. 0 - Disable

IOHCSECURITY[0...3]x0000025C (IOHC::IOHC_DMA_Client4_VC_RoutingTable)

Read-write. Reset: 0022_0000h.

IOHC DMA Client and VC Routing Table

_iohub[1:0]_nbio0_aliasSMN; IOHCSECURITY[1:0]x0000025C; IOHCSECURITY[1:0]=13[C:B]1_8000h

_iohub[1:0]_nbio1_aliasSMN; IOHCSECURITY[3:2]x0000025C; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:28	IOHC_Client4_VC7_Dest. Read-write. Reset: 0h. Client4 VC7 Destination. 0 - Disable
27:24	IOHC_Client4_VC6_Dest. Read-write. Reset: 0h. Client4 VC6 Destination. 0 - Disable
23:20	IOHC_Client4_VC5_Dest. Read-write. Reset: 2h. Client4 VC5 Destination. 0 - Disable
19:16	IOHC_Client4_VC4_Dest. Read-write. Reset: 2h. Client4 VC4 Destination. 0 - Disable
15:12	IOHC_Client4_VC3_Dest. Read-write. Reset: 0h. Client4 VC3 Destination. 0 - Disable
11:8	IOHC_Client4_VC2_Dest. Read-write. Reset: 0h. Client4 VC2 Destination. 0 - Disable
7:4	IOHC_Client4_VC1_Dest. Read-write. Reset: 0h. Client4 VC1 Destination. 0 - Disable
3:0	IOHC_Client4_VC0_Dest. Read-write. Reset: 0h. Client4 VC0 Destination. 0 - Disable

IOHCSECURITY[0...3]x00000260 (IOHC::IOHC_DMA_Client5_VC_RoutingTable)

Read-write. Reset: 0020_0000h.

IOHC DMA Client and VC Routing Table

_iohub[1:0]_nbio0_aliasSMN; IOHCSECURITY[1:0]x00000260; IOHCSECURITY[1:0]=13[C:B]1_8000h

_iohub[1:0]_nbio1_aliasSMN; IOHCSECURITY[3:2]x00000260; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:28	IOHC_Client5_VC7_Dest. Read-write. Reset: 0h. Client5 VC7 Destination. 0 - Disable
27:24	IOHC_Client5_VC6_Dest. Read-write. Reset: 0h. Client5 VC6 Destination. 0 - Disable
23:20	IOHC_Client5_VC5_Dest. Read-write. Reset: 2h. Client5 VC5 Destination. 0 - Disable
19:16	IOHC_Client5_VC4_Dest. Read-write. Reset: 0h. Client5 VC4 Destination. 0 - Disable
15:12	IOHC_Client5_VC3_Dest. Read-write. Reset: 0h. Client5 VC3 Destination. 0 - Disable
11:8	IOHC_Client5_VC2_Dest. Read-write. Reset: 0h. Client5 VC2 Destination. 0 - Disable
7:4	IOHC_Client5_VC1_Dest. Read-write. Reset: 0h. Client5 VC1 Destination. 0 - Disable
3:0	IOHC_Client5_VC0_Dest. Read-write. Reset: 0h. Client5 VC0 Destination. 0 - Disable

IOHCSECURITY[0...3]x00000264 (IOHC::IOHC_DMA_Client6_VC_RoutingTable)

Read-write. Reset: 0000_0000h.

IOHC DMA Client and VC Routing Table

_iohub[1:0]_nbio0_aliasSMN; IOHCSECURITY[1:0]x00000264; IOHCSECURITY[1:0]=13[C:B]1_8000h

_iohub[1:0]_nbio1_aliasSMN; IOHCSECURITY[3:2]x00000264; IOHCSECURITY[3:2]=13[E:D]1_8000h

Bits	Description
31:28	IOHC_Client6_VC7_Dest. Read-write. Reset: 0h. Client6 VC7 Destination. 0 - Disable
27:24	IOHC_Client6_VC6_Dest. Read-write. Reset: 0h. Client6 VC6 Destination. 0 - Disable
23:20	IOHC_Client6_VC5_Dest. Read-write. Reset: 0h. Client6 VC5 Destination. 0 - Disable
19:16	IOHC_Client6_VC4_Dest. Read-write. Reset: 0h. Client6 VC4 Destination. 0 - Disable
15:12	IOHC_Client6_VC3_Dest. Read-write. Reset: 0h. Client6 VC3 Destination. 0 - Disable
11:8	IOHC_Client6_VC2_Dest. Read-write. Reset: 0h. Client6 VC2 Destination. 0 - Disable
7:4	IOHC_Client6_VC1_Dest. Read-write. Reset: 0h. Client6 VC1 Destination. 0 - Disable
3:0	IOHC_Client6_VC0_Dest. Read-write. Reset: 0h. Client6 VC0 Destination. 0 - Disable

PCIERCBDGINDCFG0x000000DC...PCIERCBDGINDCFG3x00001DDC (IOHC::RC_SMN_INDEX_EXTENSION)

Read-write. Reset: 0000_0000h.

Root Complex PCIE bridge indirect space index extension

_inst[NBIF1RCBDGINDCFG[1:0],PCIE4RCBDGINDCFG[3:0],PCIE1RCBDGINDCFG[8:0],PCIE0RCBDGINDCFG[8:0]]_iohub0_nbio0_aliasSMN; PCIERCBDGINDCFG0x[00001DDC,00001CDC,0000_15:00]DC]; PCIERCBDGINDCFG0=13B7_D600h

_inst[NBIF1RCBDGINDCFG[1:0],PCIE4RCBDGINDCFG[3:0],PCIE1RCBDGINDCFG[8:0],PCIE0RCBDGINDCFG[8:0]]_iohub1_nbio0_aliasSMN; PCIERCBDGINDCFG1x[00001DDC,00001CDC,0000_15:00]DC]; PCIERCBDGINDCFG1=13C7_D600h

_inst[NBIF1RCBDGINDCFG[1:0],PCIE4RCBDGINDCFG[3:0],PCIE1RCBDGINDCFG[8:0],PCIE0RCBDGINDCFG[8:0]]_iohub0_nbio1_aliasSMN; PCIERCBDGINDCFG2x[00001DDC,00001CDC,0000_15:00]DC]; PCIERCBDGINDCFG2=13D7_D600h

_inst[NBIF1RCBDGINDCFG[1:0],PCIE4RCBDGINDCFG[3:0],PCIE1RCBDGINDCFG[8:0],PCIE0RCBDGINDCFG[8:0]]_iohub1_nbio1_aliasSMN; PCIERCBDGINDCFG3x[00001DDC,00001CDC,0000_15:00]DC]; PCIERCBDGINDCFG3=13E7_D600h

Bits	Description
31:8	Reserved.
7:0	RC_SMN_INDEX_EXTENSION. Read-write. Reset: 00h. Root Complex PCIE bridge indirect space index extension

PCIERCBDGINDCFG0x000000E0...PCIERCBDGINDCFG3x00001DE0 (IOHC::RC_SMN_INDEX)

Read-write. Reset: 0000_0000h.

Root Complex PCIe bridge indirect space index

_inst[NBIF1RCBDGINDCFG[1:0],PCIE4RCBDGINDCFG[3:0],PCIE1RCBDGINDCFG[8:0],PCIE0RCBDGINDCFG[8:0]]_iohub0_nbio0_aliasSMN;
PCIERCBDGINDCFG0x[00001DE0,00001CE0,0000_15:00]E0; PCIERCBDGINDCFG0=13B7_D600h_inst[NBIF1RCBDGINDCFG[1:0],PCIE4RCBDGINDCFG[3:0],PCIE1RCBDGINDCFG[8:0],PCIE0RCBDGINDCFG[8:0]]_iohub1_nbio0_aliasSMN;
PCIERCBDGINDCFG1x[00001DE0,00001CE0,0000_15:00]E0; PCIERCBDGINDCFG1=13C7_D600h_inst[NBIF1RCBDGINDCFG[1:0],PCIE4RCBDGINDCFG[3:0],PCIE1RCBDGINDCFG[8:0],PCIE0RCBDGINDCFG[8:0]]_iohub0_nbio1_aliasSMN;
PCIERCBDGINDCFG2x[00001DE0,00001CE0,0000_15:00]E0; PCIERCBDGINDCFG2=13D7_D600h_inst[NBIF1RCBDGINDCFG[1:0],PCIE4RCBDGINDCFG[3:0],PCIE1RCBDGINDCFG[8:0],PCIE0RCBDGINDCFG[8:0]]_iohub1_nbio1_aliasSMN;
PCIERCBDGINDCFG3x[00001DE0,00001CE0,0000_15:00]E0; PCIERCBDGINDCFG3=13E7_D600h

Bits	Description
------	-------------

31:0	RC_SMN_INDEX. Read-write. Reset: 0000_0000h. Root Complex PCIe bridge indirect space index
------	---

PCIERCBDGINDCFG0x000000E4...PCIERCBDGINDCFG3x00001DE4 (IOHC::RC_SMN_DATA)

Read-write. Reset: 0000_0000h.

Root Complex PCIe bridge indirect space data

_inst[NBIF1RCBDGINDCFG[1:0],PCIE4RCBDGINDCFG[3:0],PCIE1RCBDGINDCFG[8:0],PCIE0RCBDGINDCFG[8:0]]_iohub0_nbio0_aliasSMN;
PCIERCBDGINDCFG0x[00001DE4,00001CE4,0000_15:00]E4; PCIERCBDGINDCFG0=13B7_D600h_inst[NBIF1RCBDGINDCFG[1:0],PCIE4RCBDGINDCFG[3:0],PCIE1RCBDGINDCFG[8:0],PCIE0RCBDGINDCFG[8:0]]_iohub1_nbio0_aliasSMN;
PCIERCBDGINDCFG1x[00001DE4,00001CE4,0000_15:00]E4; PCIERCBDGINDCFG1=13C7_D600h_inst[NBIF1RCBDGINDCFG[1:0],PCIE4RCBDGINDCFG[3:0],PCIE1RCBDGINDCFG[8:0],PCIE0RCBDGINDCFG[8:0]]_iohub0_nbio1_aliasSMN;
PCIERCBDGINDCFG2x[00001DE4,00001CE4,0000_15:00]E4; PCIERCBDGINDCFG2=13D7_D600h_inst[NBIF1RCBDGINDCFG[1:0],PCIE4RCBDGINDCFG[3:0],PCIE1RCBDGINDCFG[8:0],PCIE0RCBDGINDCFG[8:0]]_iohub1_nbio1_aliasSMN;
PCIERCBDGINDCFG3x[00001DE4,00001CE4,0000_15:00]E4; PCIERCBDGINDCFG3=13E7_D600h

Bits	Description
------	-------------

31:0	RC_SMN_DATA. Read-write. Reset: 0000_0000h. Root Complex PCIe bridge indirect space data
------	---

13.2.6.2 IOAGR Registers

IOAGR[0...3]x00000000 (IOAGR::IOAGR_GLUE_CG_LCLK_CTRL_0)

Read-write. Reset: FFC0_0100h.

IOAGR LCLK Clock Gating Control 0.

_johub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000000; IOAGR[1:0]=15[C:B]0_0000h

_johub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000000; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31	SOFT_OVERRIDE_CLK0. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_L1IMUIOAGR_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
30	SOFT_OVERRIDE_CLK1. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_L1IMUIOAGR_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
29	SOFT_OVERRIDE_CLK2. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_intSB_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
28	SOFT_OVERRIDE_CLK3. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_intSB_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
27	SOFT_OVERRIDE_CLK4. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_IOAPIC_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
26	SOFT_OVERRIDE_CLK5. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_IOAPIC_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
25	SOFT_OVERRIDE_CLK6. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_PCIE4_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
24	SOFT_OVERRIDE_CLK7. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_PCIE4_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
23	SOFT_OVERRIDE_CLK8. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_NBIF1_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
22	SOFT_OVERRIDE_CLK9. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_NBIF1_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
21:12	Reserved.
11:4	CG_OFF_HYSTERESIS. Read-write. Reset: 10h. Hysteresis for local clock gating to filter out small turn off changes.
3:0	Reserved.

IOAGR[0...3]x00000004 (IOAGR::IOAGR_GLUE_CG_LCLK_CTRL_1)

Read-write. Reset: FFC0_0000h.

IOAGR LCLK Clock Gating Control 1.

_johub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000004; IOAGR[1:0]=15[C:B]0_0000h

_johub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000004; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31	SOFT_OVERRIDE_CLK0. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_SeqArb_Req. 0 - Enable Clock Gating 1 - Disable Clock Gating.
30	SOFT_OVERRIDE_CLK1. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_SeqArb_Rsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
29	SOFT_OVERRIDE_CLK2. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_Credit. 0 - Enable Clock Gating 1 - Disable Clock Gating.
28	SOFT_OVERRIDE_CLK3. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for IOAGR_CfgSlv. 0 - Enable Clock Gating 1 - Disable Clock Gating.
27	SOFT_OVERRIDE_CLK4. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for IOAGR_Perf. 0 - Enable Clock Gating 1 - Disable Clock Gating.
26	SOFT_OVERRIDE_CLK5. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for IOAGR_SION_Perf. 0 - Enable Clock Gating 1 - Disable Clock Gating.
25	SOFT_OVERRIDE_CLK6. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
24	SOFT_OVERRIDE_CLK7. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
23	SOFT_OVERRIDE_CLK8. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
22	SOFT_OVERRIDE_CLK9. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
21:0	Reserved.

IOAGR[0...3]x00000040 (IOAGR::IOAGR_SDP_PORT_CONTROL)

Read-write. Reset: 0000_000Fh.

SDP port control register.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000040; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000040; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:12	Reserved.
11:0	Port_Disconnect_Hysteresis . Read-write. Reset: 00Fh. Hysteresis timer to deassert SDP ClkReq when block is idle.

IOAGR[0...3]x00000044 (IOAGR::IOAGR_PERF_CNTRL)

Read-write.

IOAGR Performance Counter Control.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000044; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000044; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:24	EVENT3_SEL . Read-write. Counter 3 event select.
23:16	EVENT2_SEL . Read-write. Counter 2 event select.
15:8	EVENT1_SEL . Read-write. Counter 1 event select.
7:0	EVENT0_SEL . Read-write. Counter 0 event select.

IOAGR[0...3]x00000048 (IOAGR::IOAGR_PERF_COUNT0)

Read-only.

IOC Performance Counter 0.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000048; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000048; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:0	COUNTER0 . Read-only. Read back value of Counter 0 bit 31:0.

IOAGR[0...3]x0000004C (IOAGR::IOAGR_PERF_COUNT0_UPPER)

Read-only.

IOC Performance Counter 0.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x0000004C; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x0000004C; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:24	Reserved.
23:0	COUNTER0_UPPER . Read-only. Read back value of Counter 0 bit 55:32.

IOAGR[0...3]x00000050 (IOAGR::IOAGR_PERF_COUNT1)

Read-only.

IOC Performance Counter 1.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000050; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000050; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:0	COUNTER1 . Read-only. Read back value of Counter 1 bit 31:0.

IOAGR[0...3]x00000054 (IOAGR::IOAGR_PERF_COUNT1_UPPER)

Read-only.

IOC Performance Counter 1.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000054; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000054; IOAGR[3:2]=15[E:D]0_0000h

Bits Description

31:24 Reserved.

23:0 **COUNTER1_UPPER**. Read-only. Read back value of Counter 1 bit 55:32.**IOAGR[0...3]x00000058 (IOAGR::IOAGR_PERF_COUNT2)**

Read-only.

IOC Performance Counter 2.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000058; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000058; IOAGR[3:2]=15[E:D]0_0000h

Bits Description31:0 **COUNTER2**. Read-only. Read back value of Counter 2 bit 31:0.**IOAGR[0...3]x0000005C (IOAGR::IOAGR_PERF_COUNT2_UPPER)**

Read-only.

IOC Performance Counter 2.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x0000005C; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x0000005C; IOAGR[3:2]=15[E:D]0_0000h

Bits Description

31:24 Reserved.

23:0 **COUNTER2_UPPER**. Read-only. Read back value of Counter 2 bit 55:32.**IOAGR[0...3]x00000060 (IOAGR::IOAGR_PERF_COUNT3)**

Read-only.

IOC Performance Counter 3.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000060; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000060; IOAGR[3:2]=15[E:D]0_0000h

Bits Description31:0 **COUNTER3**. Read-only. Read back value of Counter 3 bit 33:0.**IOAGR[0...3]x00000064 (IOAGR::IOAGR_PERF_COUNT3_UPPER)**

Read-only.

IOC Performance Counter 3.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000064; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000064; IOAGR[3:2]=15[E:D]0_0000h

Bits Description

31:24 Reserved.

23:0 **COUNTER3_UPPER**. Read-only. Read back value of Counter 3 bit 55:32.

IOAGR[0...3]x00000080 (IOAGR::IOAGR_PGMST_CNTL)

Read-write. Reset: 0000_000Fh.

power gate control register

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000080; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000080; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:16	Reserved.
15:14	CFG_FW_PG_EXIT_EN. Read-write. Reset: 0h. 2'x1: enable sending the pwrmgr_int for FW interlock feature, 2'b1x: Enable wakeup tile from power gated state using the pwrmtg_int_clear signal
13:10	CFG_IDLENESS_COUNT_EN. Read-write. Reset: 0h. 0: idleness_counter is disabled, PGMST uses only hysteresis timeout value to enter power gating. Cfg_idleness_count_en > 0: If the internal idleness counter >= Cfg_idleness_count_en, enter power gated state as soon PGSLV becomes idle, without waiting for the hysteresis timeout.
9	Reserved.
8	CFG_PG_EN. Read-write. Reset: 0. enables dynamic power gating
7:0	CFG_PG_HYSTERESIS. Read-write. Reset: 0Fh. controls the number of consecutive periods when all PG IPs assert PGMST_PGSLV_pwrGate_ready before initiating power gating. Each period is 1600ns duration

IOAGR[0...3]x00000084 (IOAGR::IOAGR_PGSLV_CNTL)

Read-write. Reset: 0000_0004h.

power gate control register

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000084; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000084; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:5	Reserved.
4:0	CFG_IDLE_HYSTERESIS. Read-write. Reset: 04h. Hysteresis timer to enter power gating. The counter decrements every 200ns

IOAGR[0...3]x00000088 (IOAGR::IOAGR_RSMU_HCID)

Read-write. Reset: 0002_0000h.

RSMU hardware revision register.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x00000088; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x00000088; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:23	Reserved.
22:16	RSMU_HCID_HwMajVer. Read-write. Reset: 02h. RSMU hardware major revision.
15	Reserved.
14:8	RSMU_HCID_HwMinVer. Read-write. Reset: 00h. RSMU hardware minor revision.
7:6	Reserved.
5:0	RSMU_HCID_HwRev. Read-write. Reset: 00h. RSMU hardware revision.

IOAGR[0...3]x0000008C (IOAGR::IOAGR_RSMU_SIID)

Read-write. Reset: 0002_0000h.

RSMU software revision register.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x0000008C; IOAGR[1:0]=15[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x0000008C; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:23	Reserved.
22:16	RSMU_SIID_SwIfMajVer. Read-write. Reset: 02h. RSMU software major revision.
15	Reserved.
14:8	RSMU_SIID_SwIfMinVer. Read-write. Reset: 00h. RSMU software minor revision.
7:6	Reserved.
5:0	RSMU_SIID_SwIfRev. Read-write. Reset: 00h. RSMU software revision.

IOAGR[0...3]x000000AC (IOAGR::IOAGR_HST_ORIG_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000000AC; IOAGR[1:0]=15[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000000AC; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:16	HST_EnableEarlyOrigClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early OrigClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	HST_EnableEarlyOrigClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early OrigClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

IOAGR[0...3]x000000B0 (IOAGR::IOAGR_DMA_ORIG_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000000B0; IOAGR[1:0]=15[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000000B0; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:16	DMA_EnableEarlyOrigClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early OrigClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	DMA_EnableEarlyOrigClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early OrigClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

IOAGR[0...3]x000000B4 (IOAGR::IOAGR_NCM_ORIG_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000000B4; IOAGR[1:0]=15[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000000B4; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:16	NCM_EnableEarlyOrigClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early OrigClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	NCM_EnableEarlyOrigClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early OrigClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

IOAGR[0...3]x000000B8 (IOAGR::IOAGR_HST_COMP_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000000B8; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000000B8; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:16	HST_EnableEarlyCompClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early CompClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	HST_EnableEarlyCompClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early CompClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

IOAGR[0...3]x000000BC (IOAGR::IOAGR_DMA_COMP_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000000BC; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000000BC; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:16	DMA_EnableEarlyCompClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early CompClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	DMA_EnableEarlyCompClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early CompClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

IOAGR[0...3]x000000C0 (IOAGR::IOAGR_NCM_COMP_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000000C0; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000000C0; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:16	NCM_EnableEarlyCompClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early CompClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	NCM_EnableEarlyCompClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early CompClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

IOAGR[0...3]x000000C4 (IOAGR::IOAGR_ORIG_TO_COMP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000000C4; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000000C4; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:0	EnableOrigtoCompClkReq. Read-write. Reset: 0000_0000h. These bits enable asserting CompClkReq upon receiving OrigClkReq from the same client, bit 0: Client0, bit 1: Client1, etc.

IOAGR0x00000400...IOAGR3x00001400 (IOAGR::IOAGR_SION_S0_Client_Req_BurstTarget_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget.

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]00; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]00; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]00; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]00; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S0_Client_Req_BurstTarget_Lower.** Read-write. Reset: 0000_0000h.**Description:** Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per virtual channel(VC), per given source client.

Bits 7:0 are for VC0, bits 15:8 are for VC1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000404...IOAGR3x00001404 (IOAGR::IOAGR_SION_S0_Client_Req_BurstTarget_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]04; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]04; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]04; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]04; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S0_Client_Req_BurstTarget_Upper.** Read-write. Reset: 0000_0000h.**Description:** Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client.

Bits 7:0 are for VC0, bits 15:8 are for VC1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000408...IOAGR3x00001408 (IOAGR::IOAGR_SION_S0_Client_Req_TimeSlot_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]08; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]08; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]08; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]08; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S0_Client_Req_TimeSlot_Lower.** Read-write. Reset: 0000_0000h.**Description:** Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOAGR0x0000040C...IOAGR3x0000140C (IOAGR::IOAGR_SION_S0_Client_Req_TimeSlot_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]0C; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]0C; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]0C; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]0C; IOAGR3=15E0_0000h

Bits Description**31:0** **IOAGR_SION_S0_Client_Req_TimeSlot_Upper.** Read-write. Reset: 0000_0000h.**Description:** Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOAGR0x00000410...IOAGR3x00001410 (IOAGR::IOAGR_SION_S0_Client_RdRsp_BurstTarget_Lower)

Read-write. Reset: 0202_0202h.

Lower 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]10; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]10; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]10; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]10; IOAGR3=15E0_0000h

Bits Description**31:0** **IOAGR_SION_S0_Client_RdRsp_BurstTarget_Lower.** Read-write. Reset: 0202_0202h.**Description:** Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client.

Bits 7:0 are for VC0, bits 15:8 are for VC1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000414...IOAGR3x00001414 (IOAGR::IOAGR_SION_S0_Client_RdRsp_BurstTarget_Upper)

Read-write. Reset: 0202_0202h.

Upper 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]14; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]14; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]14; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]14; IOAGR3=15E0_0000h

Bits Description**31:0** **IOAGR_SION_S0_Client_RdRsp_BurstTarget_Upper.** Read-write. Reset: 0202_0202h.**Description:** Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client.

Bits 7:0 are for VC0, bits 15:8 are for VC1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000418...IOAGR3x00001418 (IOAGR::IOAGR_SION_S0_Client_RdRsp_TimeSlot_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]18; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]18; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]18; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]18; IOAGR3=15E0_0000h

Bits Description**31:0** **IOAGR_SION_S0_Client_RdRsp_TimeSlot_Lower.** Read-write. Reset: 0000_0000h.**Description:** Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOAGR0x0000041C...IOAGR3x0000141C (IOAGR::IOAGR_SION_S0_Client_RdRsp_TimeSlot_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]1C; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]1C; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]1C; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]1C; IOAGR3=15E0_0000h

Bits Description**31:0** **IOAGR_SION_S0_Client_RdRsp_TimeSlot_Upper.** Read-write. Reset: 0000_0000h.**Description:** Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOAGR[0...3]x00000420 (IOAGR::IOAGR_SION_S0_Client0_WrRsp_BurstTarget_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget

_iohub[1:0]_n0_nbio0_aliasSMN; IOAGR[1:0]x00000420; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_n0_nbio1_aliasSMN; IOAGR[3:2]x00000420; IOAGR[3:2]=15[E:D]0_0000h

Bits Description**31:0** **IOAGR_SION_S0_Client_WrRsp_BurstTarget_Lower.** Read-write. Reset: 0000_0000h.**Description:** Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client.

Bits 7:0 are for VC0, bits 15:8 are for VC1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000424...IOAGR3x00001424 (IOAGR::IOAGR_SION_S0_Client_WrRsp_BurstTarget_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]24; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]24; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]24; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]24; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S0_Client_WrRsp_BurstTarget_Upper.** Read-write. Reset: 0000_0000h.**Description:** Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client.

Bits 7:0 are for VC0, bits 15:8 are for VC1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000428...IOAGR3x00001428 (IOAGR::IOAGR_SION_S0_Client_WrRsp_TimeSlot_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]28; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]28; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]28; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]28; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S0_Client_WrRsp_TimeSlot_Lower.** Read-write. Reset: 0000_0000h.**Description:** Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOAGR0x0000042C...IOAGR3x0000142C (IOAGR::IOAGR_SION_S0_Client_WrRsp_TimeSlot_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]2C; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]2C; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]2C; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]2C; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S0_Client_WrRsp_TimeSlot_Upper.** Read-write. Reset: 0000_0000h.**Description:** Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOAGR0x00000430...IOAGR3x00001430 (IOAGR::IOAGR_SION_S1_Client_Req_BurstTarget_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]30; IOAGR0=15B0_0000h_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]30; IOAGR1=15C0_0000h_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]30; IOAGR2=15D0_0000h_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]30; IOAGR3=15E0_0000h**Bits Description****31:0** **IOAGR_SION_S1_Client_Req_BurstTarget_Lower.** Read-write. Reset: 0000_0000h.**Description:** Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client.

Bits 7:0 are for Source0, bits 15:8 are for Source1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000434...IOAGR3x00001434 (IOAGR::IOAGR_SION_S1_Client_Req_BurstTarget_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]34; IOAGR0=15B0_0000h_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]34; IOAGR1=15C0_0000h_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]34; IOAGR2=15D0_0000h_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]34; IOAGR3=15E0_0000h**Bits Description****31:0** **IOAGR_SION_S1_Client_Req_BurstTarget_Upper.** Read-write. Reset: 0000_0000h.**Description:** Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client.

Bits 7:0 are for Source0, bits 15:8 are for Source1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000438...IOAGR3x00001438 (IOAGR::IOAGR_SION_S1_Client_Req_TimeSlot_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]38; IOAGR0=15B0_0000h_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]38; IOAGR1=15C0_0000h_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]38; IOAGR2=15D0_0000h_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]38; IOAGR3=15E0_0000h**Bits Description****31:0** **IOAGR_SION_S1_Client_Req_TimeSlot_Lower.** Read-write. Reset: 0000_0000h.**Description:** Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOAGR0x0000043C...IOAGR3x0000143C (IOAGR::IOAGR_SION_S1_Client_Req_TimeSlot_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]3C; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]3C; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]3C; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]3C; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S1_Client_Req_TimeSlot_Upper.** Read-write. Reset: 0000_0000h.**Description:** Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client.

Bits 7:0 are for Source0, bits 15:8 are for Source1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000440...IOAGR3x00001440 (IOAGR::IOAGR_SION_S1_Client_RdRsp_BurstTarget_Lower)

Read-write. Reset: 0202_0202h.

Lower 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]40; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]40; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]40; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]40; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S1_Client_RdRsp_BurstTarget_Lower.** Read-write. Reset: 0202_0202h.**Description:** Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client.

Bits 7:0 are for Source0, bits 15:8 are for Source1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000444...IOAGR3x00001444 (IOAGR::IOAGR_SION_S1_Client_RdRsp_BurstTarget_Upper)

Read-write. Reset: 0202_0202h.

Upper 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]44; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]44; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]44; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]44; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S1_Client_RdRsp_BurstTarget_Upper.** Read-write. Reset: 0202_0202h.**Description:** Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client.

Bits 7:0 are for Source0, bits 15:8 are for Source1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000448...IOAGR3x00001448 (IOAGR::IOAGR_SION_S1_Client_RdRsp_TimeSlot_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]48; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]48; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]48; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]48; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S1_Client_RdRsp_TimeSlot_Lower.** Read-write. Reset: 0000_0000h.**Description:** Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOAGR0x0000044C...IOAGR3x0000144C (IOAGR::IOAGR_SION_S1_Client_RdRsp_TimeSlot_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]4C; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]4C; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]4C; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]4C; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S1_Client_RdRsp_TimeSlot_Upper.** Read-write. Reset: 0000_0000h.**Description:** Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOAGR0x00000450...IOAGR3x00001450 (IOAGR::IOAGR_SION_S1_Client_WrRsp_BurstTarget_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]50; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]50; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]50; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]50; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S1_Client_WrRsp_BurstTarget_Lower.** Read-write. Reset: 0000_0000h.**Description:** Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client.

Bits 7:0 are for Source0, bits 15:8 are for Source1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000454...IOAGR3x00001454 (IOAGR::IOAGR_SION_S1_Client_WrRsp_BurstTarget_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]54; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]54; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]54; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]54; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S1_Client_WrRsp_BurstTarget_Upper.** Read-write. Reset: 0000_0000h.**Description:** Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client.

Bits 7:0 are for Source0, bits 15:8 are for Source1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR0x00000458...IOAGR3x00001458 (IOAGR::IOAGR_SION_S1_Client_WrRsp_TimeSlot_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]58; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]58; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]58; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]58; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S1_Client_WrRsp_TimeSlot_Lower.** Read-write. Reset: 0000_0000h.**Description:** Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOAGR0x0000045C...IOAGR3x0000145C (IOAGR::IOAGR_SION_S1_Client_WrRsp_TimeSlot_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]5C; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]5C; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]5C; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]5C; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_S1_Client_WrRsp_TimeSlot_Upper.** Read-write. Reset: 0000_0000h.**Description:** Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client.

Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc.

A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

IOAGR0x00000460...IOAGR3x00001460 (IOAGR::IOAGR_SION_Client_ReqPoolCredit_Alloc_0)

Read-write.

VC0/VC1 32-bit field of ReqPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]60; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]60; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]60; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]60; IOAGR3=15E0_0000h

Bits	Description
31:0	IOAGR_SION_Client_ReqPoolCredit_Alloc_0. Read-write. Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0004_0001h Reset: _iohub0_n[4:1]_nbio[1:0]_aliasSMN: 0001_0001h Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0004_0001h Reset: _iohub1_n[4:1]_nbio[1:0]_aliasSMN: 0001_0001h Description: 1st 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC0, Bits 31:16 are for VC1.

IOAGR0x00000464...IOAGR3x00001464 (IOAGR::IOAGR_SION_Client_ReqPoolCredit_Alloc_1)

Read-write.

VC2/VC3 32-bit field of ReqPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]64; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]64; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]64; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]64; IOAGR3=15E0_0000h

Bits	Description
31:0	IOAGR_SION_Client_ReqPoolCredit_Alloc_1. Read-write. Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0002_0000h Reset: _iohub0_n[4:1]_nbio[1:0]_aliasSMN: 0000_0000h Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0002_0000h Reset: _iohub1_n[4:1]_nbio[1:0]_aliasSMN: 0000_0000h Description: 2nd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC2, Bits 31:16 are for VC3.

IOAGR0x00000468...IOAGR3x00001468 (IOAGR::IOAGR_SION_Client_ReqPoolCredit_Alloc_2)

Read-write.

3rd 32-bit field of ReqPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]68; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]68; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]68; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]68; IOAGR3=15E0_0000h

Bits	Description
31:0	IOAGR_SION_Client_ReqPoolCredit_Alloc_2. Read-write. Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0002_0002h Reset: _iohub0_n[4:1]_nbio[1:0]_aliasSMN: 0000_0000h Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0002_0002h Reset: _iohub1_n[4:1]_nbio[1:0]_aliasSMN: 0000_0000h Description: 3rd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC4, Bits 31:16 are for VC5.

IOAGR0x0000046C...IOAGR3x0000146C (IOAGR::IOAGR_SION_Client_ReqPoolCredit_Alloc_3)

Read-write.

4th 32-bit field of ReqPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]6C; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]6C; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]6C; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]6C; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_Client_ReqPoolCredit_Alloc_3.** Read-write.

Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0002_0002h

Reset: _iohub0_n[4:1]_nbio[1:0]_aliasSMN: 0000_0000h

Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0002_0002h

Reset: _iohub1_n[4:1]_nbio[1:0]_aliasSMN: 0000_0000h

Description: 4th 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits.

Bits 15:0 are for VC6, Bits 31:16 are for VC7.

IOAGR0x00000470...IOAGR3x00001470 (IOAGR::IOAGR_SION_Client_DataPoolCredit_Alloc_0)

Read-write.

1st 32-bit field of DataPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]70; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]70; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]70; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]70; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_Client_DataPoolCredit_Alloc_0.** Read-write.

Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0004_0001h

Reset: _iohub0_n[4:1]_nbio[1:0]_aliasSMN: 0001_0001h

Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0004_0001h

Reset: _iohub1_n[4:1]_nbio[1:0]_aliasSMN: 0001_0001h

Description: 1st 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits.

Bits 15:0 are for VC0, Bits 31:16 are for VC1.

IOAGR0x00000474...IOAGR3x00001474 (IOAGR::IOAGR_SION_Client_DataPoolCredit_Alloc_1)

Read-write.

2nd 32-bit field of DataPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]74; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]74; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]74; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]74; IOAGR3=15E0_0000h

Bits Description**31:0 IOAGR_SION_Client_DataPoolCredit_Alloc_1.** Read-write.

Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0002_0000h

Reset: _iohub0_n[4:1]_nbio[1:0]_aliasSMN: 0000_0000h

Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0002_0000h

Reset: _iohub1_n[4:1]_nbio[1:0]_aliasSMN: 0000_0000h

Description: 2nd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits.

Bits 15:0 are for VC2, Bits 31:16 are for VC3.

IOAGR0x00000478...IOAGR3x00001478 (IOAGR::IOAGR_SION_Client_DataPoolCredit_Alloc_2)

Read-write.

3rd 32-bit field of DataPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]78; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]78; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]78; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]78; IOAGR3=15E0_0000h

Bits	Description
31:0	IOAGR_SION_Client_DataPoolCredit_Alloc_2. Read-write. Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0002_0002h Reset: _iohub0_n[4:1]_nbio[1:0]_aliasSMN: 0000_0000h Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0002_0002h Reset: _iohub1_n[4:1]_nbio[1:0]_aliasSMN: 0000_0000h Description: 3rd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC4, Bits 31:16 are for VC5.

IOAGR0x0000047C...IOAGR3x0000147C (IOAGR::IOAGR_SION_Client_DataPoolCredit_Alloc_3)

Read-write.

4th 32-bit field of DataPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]7C; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]7C; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]7C; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]7C; IOAGR3=15E0_0000h

Bits	Description
31:0	IOAGR_SION_Client_DataPoolCredit_Alloc_3. Read-write. Reset: _iohub0_n0_nbio[1:0]_aliasSMN: 0002_0002h Reset: _iohub0_n[4:1]_nbio[1:0]_aliasSMN: 0000_0000h Reset: _iohub1_n0_nbio[1:0]_aliasSMN: 0002_0002h Reset: _iohub1_n[4:1]_nbio[1:0]_aliasSMN: 0000_0000h Description: 4th 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC6, Bits 31:16 are for VC7.

IOAGR0x00000480...IOAGR3x00001480 (IOAGR::IOAGR_SION_Client_RdRspPoolCredit_Alloc_0)

Read-write. Reset: 0000_0001h.

1st 32-bit field of RdRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_[14,10,0C,08,04]80; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_[14,10,0C,08,04]80; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_[14,10,0C,08,04]80; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_[14,10,0C,08,04]80; IOAGR3=15E0_0000h

Bits	Description
31:0	IOAGR_SION_Client_RdRspPoolCredit_Alloc_0. Read-write. Reset: 0000_0001h. Description: 1st 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC0, Bits 31:16 are for VC1.

IOAGR0x00000484...IOAGR3x00001484 (IOAGR::IOAGR_SION_Client_RdRspPoolCredit_Alloc_1)

Read-write. Reset: 0000_0000h.

2nd 32-bit field of RdRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_14,10,0C,08,04]84; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_14,10,0C,08,04]84; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_14,10,0C,08,04]84; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_14,10,0C,08,04]84; IOAGR3=15E0_0000h

Bits Description31:0 **IOAGR_SION_Client_RdRspPoolCredit_Alloc_1.** Read-write. Reset: 0000_0000h.**Description:** 2nd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits.

Bits 15:0 are for VC2, Bits 31:16 are for VC3.

IOAGR0x00000488...IOAGR3x00001488 (IOAGR::IOAGR_SION_Client_RdRspPoolCredit_Alloc_2)

Read-write. Reset: 0000_0000h.

3rd 32-bit field of RdRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_14,10,0C,08,04]88; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_14,10,0C,08,04]88; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_14,10,0C,08,04]88; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_14,10,0C,08,04]88; IOAGR3=15E0_0000h

Bits Description31:0 **IOAGR_SION_Client_RdRspPoolCredit_Alloc_2.** Read-write. Reset: 0000_0000h.**Description:** 3rd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits.

Bits 15:0 are for VC4, Bits 31:16 are for VC5.

IOAGR0x0000048C...IOAGR3x0000148C (IOAGR::IOAGR_SION_Client_RdRspPoolCredit_Alloc_3)

Read-write. Reset: 0000_0000h.

4th 32-bit field of RdRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_14,10,0C,08,04]8C; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_14,10,0C,08,04]8C; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_14,10,0C,08,04]8C; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_14,10,0C,08,04]8C; IOAGR3=15E0_0000h

Bits Description31:0 **IOAGR_SION_Client_RdRspPoolCredit_Alloc_3.** Read-write. Reset: 0000_0000h.**Description:** 4th 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits.

Bits 15:0 are for VC6, Bits 31:16 are for VC7.

IOAGR0x00000490...IOAGR3x00001490 (IOAGR::IOAGR_SION_Client_WrRspPoolCredit_Alloc_0)

Read-write. Reset: 0001_0001h.

1st 32-bit field of WrRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_14,10,0C,08,04]90; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_14,10,0C,08,04]90; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_14,10,0C,08,04]90; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_14,10,0C,08,04]90; IOAGR3=15E0_0000h

Bits Description31:0 **IOAGR_SION_Client_WrRspPoolCredit_Alloc_0.** Read-write. Reset: 0001_0001h.**Description:** 1st 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits.

Bits 15:0 are for VC0, Bits 31:16 are for VC1.

IOAGR0x00000494...IOAGR3x00001494 (IOAGR::IOAGR_SION_Client_WrRspPoolCredit_Alloc_1)

Read-write. Reset: 0000_0000h.

2nd 32-bit field of WrRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_14,10,0C,08,04]94; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_14,10,0C,08,04]94; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_14,10,0C,08,04]94; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_14,10,0C,08,04]94; IOAGR3=15E0_0000h

Bits Description31:0 **IOAGR_SION_Client_WrRspPoolCredit_Alloc_1.** Read-write. Reset: 0000_0000h.**Description:** 2nd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits.

Bits 15:0 are for VC2, Bits 31:16 are for VC3.

IOAGR0x00000498...IOAGR3x00001498 (IOAGR::IOAGR_SION_Client_WrRspPoolCredit_Alloc_2)

Read-write. Reset: 0000_0000h.

3rd 32-bit field of WrRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_14,10,0C,08,04]98; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_14,10,0C,08,04]98; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_14,10,0C,08,04]98; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_14,10,0C,08,04]98; IOAGR3=15E0_0000h

Bits Description31:0 **IOAGR_SION_Client_WrRspPoolCredit_Alloc_2.** Read-write. Reset: 0000_0000h.**Description:** 3rd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits.

Bits 15:0 are for VC4, Bits 31:16 are for VC5.

IOAGR0x0000049C...IOAGR3x0000149C (IOAGR::IOAGR_SION_Client_WrRspPoolCredit_Alloc_3)

Read-write. Reset: 0000_0000h.

4th 32-bit field of WrRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; IOAGR0x0000_14,10,0C,08,04]9C; IOAGR0=15B0_0000h

_iohub1_n[4:0]_nbio0_aliasSMN; IOAGR1x0000_14,10,0C,08,04]9C; IOAGR1=15C0_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; IOAGR2x0000_14,10,0C,08,04]9C; IOAGR2=15D0_0000h

_iohub1_n[4:0]_nbio1_aliasSMN; IOAGR3x0000_14,10,0C,08,04]9C; IOAGR3=15E0_0000h

Bits Description31:0 **IOAGR_SION_Client_WrRspPoolCredit_Alloc_3.** Read-write. Reset: 0000_0000h.**Description:** 4th 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits.

Bits 15:0 are for VC6, Bits 31:16 are for VC7.

IOAGR[0...3]x00000820 (IOAGR::IOAGR_SION_S0_Client1_WrRsp_BurstTarget_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget

_iohub[1:0]_n1_nbio0_aliasSMN; IOAGR[1:0]x00000820; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_n1_nbio1_aliasSMN; IOAGR[3:2]x00000820; IOAGR[3:2]=15[E:D]0_0000h

Bits Description31:0 **IOAGR_SION_S0_Client_WrRsp_BurstTarget_Lower.** Read-write. Reset: 0000_0000h.**Description:** Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client.

Bits 7:0 are for VC0, bits 15:8 are for VC1, etc.

SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR[0...3]x00000C20 (IOAGR::IOAGR_SION_S0_Client2_WrRsp_BurstTarget_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget

`_iohub[1:0]_n2_nbio0_aliasSMN; IOAGR[1:0]x00000C20; IOAGR[1:0]=15[C:B]0_0000h``_iohub[1:0]_n2_nbio1_aliasSMN; IOAGR[3:2]x00000C20; IOAGR[3:2]=15[E:D]0_0000h`

Bits	Description
31:0	IOAGR_SION_S0_Client_WrRsp_BurstTarget_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR[0...3]x00001020 (IOAGR::IOAGR_SION_S0_Client3_WrRsp_BurstTarget_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget

`_iohub[1:0]_n3_nbio0_aliasSMN; IOAGR[1:0]x00001020; IOAGR[1:0]=15[C:B]0_0000h``_iohub[1:0]_n3_nbio1_aliasSMN; IOAGR[3:2]x00001020; IOAGR[3:2]=15[E:D]0_0000h`

Bits	Description
31:0	IOAGR_SION_S0_Client_WrRsp_BurstTarget_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR[0...3]x00001420 (IOAGR::IOAGR_SION_S0_Client4_WrRsp_BurstTarget_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget

`_iohub[1:0]_n4_nbio0_aliasSMN; IOAGR[1:0]x00001420; IOAGR[1:0]=15[C:B]0_0000h``_iohub[1:0]_n4_nbio1_aliasSMN; IOAGR[3:2]x00001420; IOAGR[3:2]=15[E:D]0_0000h`

Bits	Description
31:0	IOAGR_SION_S0_Client_WrRsp_BurstTarget_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

IOAGR[0...3]x000014A0 (IOAGR::IOAGR_SION_LiveLock_WatchDog_Threshold)

Read-write. Reset: 0000_0014h.

arbitration Threshold

`_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000014A0; IOAGR[1:0]=15[C:B]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000014A0; IOAGR[3:2]=15[E:D]0_0000h`

Bits	Description
31:8	Reserved.
7:0	IOAGR_SION_LiveLock_WatchDog_Threshold. Read-write. Reset: 14h. Threshold for number of arbitration losses a request/response has before it's priority is increased above other requestors. Used to prevent deadlocks. A value greater than 0x10 should be given.

IOAGR[0...3]x000014A4 (IOAGR::IOAGR_SION_PERF_CNT_CNTL0)

Reset: 0080_8000h.

IOAGR SION Performance Counters Control Register

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000014A4; IOAGR[1:0]=15[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000014A4; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:24	Reserved.
23	IOAGR_SION_PERF_RESET_DELAY_EN . Read-write. Reset: 1. Enables the Programmable Pulse width for Global Perf Reset Toggle.
22:20	Reserved.
19:16	IOAGR_SION_PERF_RESET_DELAY . Read-write. Reset: 0h. Programmable Pulse width for Global Perf Reset Toggle.
15	IOAGR_SION_SHADOW_DELAY_EN . Read-write. Reset: 1. Enables the Programmable Pulse with for Global Shadow Write Toggle.
14:12	Reserved.
11:8	IOAGR_SION_SHADOW_DELAY . Read-write. Reset: 0h. Programmable Pulse width for Global Shadow Write Toggle.
7:3	Reserved.
2	IOAGR_SION_PERF_RESET . Write-only. Reset: 0. 0=Toggle Global Reset to all Counters. Write 1 for Global RESET of ALL counters. Read back value has no meaning.
1	IOAGR_SION_SHADOW_WR . Write-only. Reset: 0. Write 1 to load the counter shadow registers. Read back value has no meaning.
0	IOAGR_SION_CNT_EN . Read-write. Reset: 0. 0=Stop all counters. 1=Start all counters. Enable Performance Counters.

IOAGR[0...3]x000014A8 (IOAGR::IOAGR_SION_PERF_CNT_CNTL1)

Read-write.

IOAGR SION Performance Counter Control.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000014A8; IOAGR[1:0]=15[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000014A8; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:24	IOAGR_SION_EVENT3_SEL . Read-write. Counter 3 event select.
23:16	IOAGR_SION_EVENT2_SEL . Read-write. Counter 2 event select.
15:8	IOAGR_SION_EVENT1_SEL . Read-write. Counter 1 event select.
7:0	IOAGR_SION_EVENT0_SEL . Read-write. Counter 0 event select.

IOAGR[0...3]x000014AC (IOAGR::IOAGR_SION_PERF_COUNT0)

Read-only, Volatile.

IOAGR SION Performance Counter 0.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000014AC; IOAGR[1:0]=15[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000014AC; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:0	IOAGR_SION_COUNTER0 . Read-only, Volatile. Read back value of Counter 0 bit 31:0.

IOAGR[0...3]x000014B0 (IOAGR::IOAGR_SION_PERF_COUNT0_UPPER)

Read-only, Volatile.

IOAGR SION Performance Counter 0.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000014B0; IOAGR[1:0]=15[C:B]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000014B0; IOAGR[3:2]=15[E:D]0_0000h

Bits	Description
31:24	Reserved.
23:0	IOAGR_SION_COUNTER0_UPPER . Read-only, Volatile. Read back value of Counter 0 bit 55:32.

IOAGR[0...3]x000014B4 (IOAGR::IOAGR_SION_PERF_COUNT1)

Read-only, Volatile.

IOAGR SION Performance Counter 1.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000014B4; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000014B4; IOAGR[3:2]=15[E:D]0_0000h

Bits Description31:0 **IOAGR_SION_COUNTER1**. Read-only, Volatile. Read back value of Counter 1 bit 31:0.**IOAGR[0...3]x000014B8 (IOAGR::IOAGR_SION_PERF_COUNT1_UPPER)**

Read-only, Volatile.

IOAGR SION Performance Counter 1.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000014B8; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000014B8; IOAGR[3:2]=15[E:D]0_0000h

Bits Description

31:24 Reserved.

23:0 **IOAGR_SION_COUNTER1_UPPER**. Read-only, Volatile. Read back value of Counter 1 bit 55:32.**IOAGR[0...3]x000014BC (IOAGR::IOAGR_SION_PERF_COUNT2)**

Read-only, Volatile.

IOAGR SION Performance Counter 2.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000014BC; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000014BC; IOAGR[3:2]=15[E:D]0_0000h

Bits Description31:0 **IOAGR_SION_COUNTER2**. Read-only, Volatile. Read back value of Counter 2 bit 31:0.**IOAGR[0...3]x000014C0 (IOAGR::IOAGR_SION_PERF_COUNT2_UPPER)**

Read-only, Volatile.

IOAGR SION Performance Counter 2.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000014C0; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000014C0; IOAGR[3:2]=15[E:D]0_0000h

Bits Description

31:24 Reserved.

23:0 **IOAGR_SION_COUNTER2_UPPER**. Read-only, Volatile. Read back value of Counter 2 bit 55:32.**IOAGR[0...3]x000014C4 (IOAGR::IOAGR_SION_PERF_COUNT3)**

Read-only, Volatile.

IOAGR SION Performance Counter 3.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000014C4; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000014C4; IOAGR[3:2]=15[E:D]0_0000h

Bits Description31:0 **IOAGR_SION_COUNTER3**. Read-only, Volatile. Read back value of Counter 3 bit 33:0.**IOAGR[0...3]x000014C8 (IOAGR::IOAGR_SION_PERF_COUNT3_UPPER)**

Read-only, Volatile.

IOAGR SION Performance Counter 3.

_iohub[1:0]_nbio0_aliasSMN; IOAGR[1:0]x000014C8; IOAGR[1:0]=15[C:B]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAGR[3:2]x000014C8; IOAGR[3:2]=15[E:D]0_0000h

Bits Description

31:24 Reserved.

23:0 **IOAGR_SION_COUNTER3_UPPER**. Read-only, Volatile. Read back value of Counter 3 bit 55:32.

13.2.6.3 SDPMUX Registers

SDPMUX[0...1]x00000000 (SDPMUX::SDPMUX_GLUE_CG_LCLK_CTRL_0)	
Read-write. Reset: FFC0_0100h.	
IHOC LCLK Clock Gating Control 0	
_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000000; SDPMUX[1:0]=04[E,4]0_0000h	
Bits	Description
31	SOFT_OVERRIDE_CLK0. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_L1IMUPCIE0_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
30	SOFT_OVERRIDE_CLK1. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_L1IMUPCIE0_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
29	SOFT_OVERRIDE_CLK2. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_L1IOMUPCIE1_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
28	SOFT_OVERRIDE_CLK3. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_L1IOMUPCIE1_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
27	SOFT_OVERRIDE_CLK4. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_PCIE0_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
26	SOFT_OVERRIDE_CLK5. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_PCIE0_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
25	SOFT_OVERRIDE_CLK6. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_PCIE1_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
24	SOFT_OVERRIDE_CLK7. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_PCIE1_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
23	SOFT_OVERRIDE_CLK8. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_NTB_OrigReq. 0 - Enable Clock Gating 1 - Disable Clock Gating.
22	SOFT_OVERRIDE_CLK9. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_NTB_CompRsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
21:12	Reserved.
11:4	CG_OFF_HYSTERESIS. Read-write. Reset: 10h. Hysteresis for local clock gating to filter out small turn off changes.
3:0	Reserved.

SDPMUX[0...1]x00000004 (SDPMUX::SDPMUX_GLUE_CG_LCLK_CTRL_1)

Read-write. Reset: FFC0_0000h.

IHOC LCLK Clock Gating Control 1

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000004; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31	SOFT_OVERRIDE_CLK0. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_SeqArb_Req. 0 - Enable Clock Gating 1 - Disable Clock Gating.
30	SOFT_OVERRIDE_CLK1. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_SeqArb_Rsp. 0 - Enable Clock Gating 1 - Disable Clock Gating.
29	SOFT_OVERRIDE_CLK2. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SION_Credit. 0 - Enable Clock Gating 1 - Disable Clock Gating.
28	SOFT_OVERRIDE_CLK3. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SDPMUX_CfgSlv. 0 - Enable Clock Gating 1 - Disable Clock Gating.
27	SOFT_OVERRIDE_CLK4. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SDPMUX_Perf. 0 - Enable Clock Gating 1 - Disable Clock Gating.
26	SOFT_OVERRIDE_CLK5. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for SDPMUX_SION_Perf. 0 - Enable Clock Gating 1 - Disable Clock Gating.
25	SOFT_OVERRIDE_CLK6. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
24	SOFT_OVERRIDE_CLK7. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
23	SOFT_OVERRIDE_CLK8. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
22	SOFT_OVERRIDE_CLK9. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
21:0	Reserved.

SDPMUX[0...1]x00000008 (SDPMUX::SDPMUX_SDP_PORT_CONTROL)

Read-write. Reset: 0000_000Fh.

sdp port control register

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000008; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:12	Reserved.
11:0	Port_Disconnect_Hysteresis. Read-write. Reset: 00Fh. Hysteresis timer to deassert SDP ClkReq when block is idle

SDPMUX[0...1]x0000000C (SDPMUX::NTBPCIE_LOCATION)

Read-write. Reset: 0000_0000h.

Location of NTB PCIE port

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x0000000C; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:16	NTBPCIE_Core. Read-write. Reset: 0000h. One-hot encoding of NTB PCIE core. 0x0 = no NTB PCIE port. 0x1 = PCIE0. Other values are reserved.
15:0	NTBPCIE_Port. Read-write. Reset: 0000h. One-hot encoding of NTB PCIE port. 0x0 = no NTB PCIE port. 0x1 = PortA. Other values are reserved.

SDPMUX[0...1]x00000010 (SDPMUX::NTBPCIE_UNITID)

Read-write. Reset: 0000_0000h.

UnitID of NTB PCIE Port

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000010; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:11	Reserved.
10:0	NTBPCIE_UnitID. Read-write. Reset: 000h. Indicate the UnitID of PCIE port that sends requests through NTB.

SDPMUX[0...1]x00000014 (SDPMUX::SDPMUX_HST_ORIG_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000014; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:16	HST_EnableEarlyOrigClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early OrigClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	HST_EnableEarlyOrigClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early OrigClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

SDPMUX[0...1]x00000018 (SDPMUX::SDPMUX_DMA_ORIG_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000018; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:16	DMA_EnableEarlyOrigClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early OrigClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	DMA_EnableEarlyOrigClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early OrigClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

SDPMUX[0...1]x0000001C (SDPMUX::SDPMUX_NTB_ORIG_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x0000001C; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:16	NTB_EnableEarlyOrigClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early OrigClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	NTB_EnableEarlyOrigClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early OrigClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

SDPMUX[0...1]x00000020 (SDPMUX::SDPMUX_HST_COMP_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000020; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:16	HST_EnableEarlyCompClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early CompClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	HST_EnableEarlyCompClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early CompClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

SDPMUX[0...1]x00000024 (SDPMUX::SDPMUX_DMA_COMP_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000024; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:16	DMA_EnableEarlyCompClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early CompClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	DMA_EnableEarlyCompClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early CompClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

SDPMUX[0...1]x00000028 (SDPMUX::SDPMUX_NTB_COMP_EARLY_WAKE_UP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000028; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:16	NTB_EnableEarlyCompClkReqEgress. Read-write. Reset: 0000h. These bits enable sending early CompClkReq to clients, bit 0: Client0, bit 1: Client1, etc.
15:0	NTB_EnableEarlyCompClkReqIngress. Read-write. Reset: 0000h. These bits enable receiving early CompClkReq from clients, bit 0: Client0, bit 1: Client1, etc.

SDPMUX[0...1]x0000002C (SDPMUX::SDPMUX_ORIG_TO_COMP_EN)

Read-write. Reset: 0000_0000h.

sdp port control register

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x0000002C; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:0	EnableOrigtoCompClkReq. Read-write. Reset: 0000_0000h. These bits enable asserting CompClkReq upon receiving OrigClkReq from the same client, bit 0: Client0, bit 1: Client1, etc.

SDPMUX[0...1]x00000040 (SDPMUX::SDPMUX_PERF_CNTL)

Read-write.

SDPMUX Performance Counter Control

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000040; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:24	EVENT3_SEL. Read-write. Counter 3 event select.
23:16	EVENT2_SEL. Read-write. Counter 2 event select.
15:8	EVENT1_SEL. Read-write. Counter 1 event select.
7:0	EVENT0_SEL. Read-write. Counter 0 event select.

SDPMUX[0...1]x00000044 (SDPMUX::SDPMUX_PERF_COUNT0)

Read-only.

IOC Performance Counter 0

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000044; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:0	COUNTER0. Read-only. Read back value of Counter 0 bit 31:0.

SDPMUX[0...1]x00000048 (SDPMUX::SDPMUX_PERF_COUNT0_UPPER)

Read-only.

IOC Performance Counter 0

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000048; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:24	Reserved.
23:0	COUNTER0_UPPER. Read-only. Read back value of Counter 0 bit 55:32.

SDPMUX[0...1]x0000004C (SDPMUX::SDPMUX_PERF_COUNT1)

Read-only.

IOC Performance Counter 1

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x0000004C; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:0	COUNTER1. Read-only. Read back value of Counter 1 bit 31:0.

SDPMUX[0...1]x00000050 (SDPMUX::SDPMUX_PERF_COUNT1_UPPER)

Read-only.

IOC Performance Counter 1

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000050; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:24	Reserved.
23:0	COUNTER1_UPPER. Read-only. Read back value of Counter 1 bit 55:32.

SDPMUX[0...1]x00000054 (SDPMUX::SDPMUX_PERF_COUNT2)

Read-only.

IOC Performance Counter 2

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000054; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:0	COUNTER2. Read-only. Read back value of Counter 2 bit 31:0.

SDPMUX[0...1]x00000058 (SDPMUX::SDPMUX_PERF_COUNT2_UPPER)

Read-only.

IOC Performance Counter 2

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000058; SDPMUX[1:0]=04[E,4]0_0000h

Bits Description

31:24 Reserved.

23:0 **COUNTER2_UPPER**. Read-only. Read back value of Counter 2 bit 55:32.**SDPMUX[0...1]x0000005C (SDPMUX::SDPMUX_PERF_COUNT3)**

Read-only.

IOC Performance Counter 3

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x0000005C; SDPMUX[1:0]=04[E,4]0_0000h

Bits Description31:0 **COUNTER3**. Read-only. Read back value of Counter 3 bit 33:0.**SDPMUX[0...1]x00000060 (SDPMUX::SDPMUX_PERF_COUNT3_UPPER)**

Read-only.

IOC Performance Counter 3

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000060; SDPMUX[1:0]=04[E,4]0_0000h

Bits Description

31:24 Reserved.

23:0 **COUNTER3_UPPER**. Read-only. Read back value of Counter 3 bit 55:32.**SDPMUX[0...1]x00000064 (SDPMUX::SDPMUX_RSMU_HCID)**

Read-write. Reset: 0002_0000h.

RSMU hardware revision register.

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000064; SDPMUX[1:0]=04[E,4]0_0000h

Bits Description

31:23 Reserved.

22:16 **RSMU_HCID_HwMajVer**. Read-write. Reset: 02h. RSMU hardware major revision.

15 Reserved.

14:8 **RSMU_HCID_HwMinVer**. Read-write. Reset: 00h. RSMU hardware minor revision.

7:6 Reserved.

5:0 **RSMU_HCID_HwRev**. Read-write. Reset: 00h. RSMU hardware revision.**SDPMUX[0...1]x00000068 (SDPMUX::SDPMUX_RSMU_SIID)**

Read-write. Reset: 0002_0000h.

RSMU software revision register.

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000068; SDPMUX[1:0]=04[E,4]0_0000h

Bits Description

31:23 Reserved.

22:16 **RSMU_SIID_SwIfMajVer**. Read-write. Reset: 02h. RSMU software major revision.

15 Reserved.

14:8 **RSMU_SIID_SwIfMinVer**. Read-write. Reset: 00h. RSMU software minor revision.

7:6 Reserved.

5:0 **RSMU_SIID_SwIfRev**. Read-write. Reset: 00h. RSMU software revision.

SDPMUX[0...1]x00000080 (SDPMUX::SDPMUX_PGMST_CNTL)

Read-write. Reset: 0000_000Fh.

power gate control register

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000080; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:16	Reserved.
15:14	CFG_FW_PG_EXIT_EN. Read-write. Reset: 0h. <RW> 2'x1: enable sending the pwrmgr_int for FW interlock feature, 2'b1x: Enable wakeup tile from power gated state using the pwrmtg_int_clear signal
13:10	CFG_IDLENESS_COUNT_EN. Read-write. Reset: 0h. <RW> 0: idleness_counter is disabled, PGMST uses only hysteresis timeout value to enter power gating. Cfg_idleness_count_en > 0: If the internal idleness counter >= Cfg_idleness_count_en, enter power gated state as soon PGSLV becomes idle, without waiting for the hysteresis timeout.
9	Reserved.
8	CFG_PG_EN. Read-write. Reset: 0. <RW> enables dynamic power gating
7:0	CFG_PG_HYSTERESIS. Read-write. Reset: 0Fh. <RW> controls the number of consecutive periods when all PG IPs assert PGMST_PGSLV_pwrGate_ready before initiating power gating. Each period is 1600ns duration

SDPMUX[0...1]x00000084 (SDPMUX::SDPMUX_PGSLV_CNTL)

Read-write. Reset: 0000_0004h.

power gate control register

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x00000084; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:5	Reserved.
4:0	CFG_IDLE_HYSTERESIS. Read-write. Reset: 04h. <RW> Hysteresis timer to enter power gating. The counter decrements every 200ns

SDPMUX0x00000400...SDPMUX1x00001400 (SDPMUX::SDPMUX_SION_S0_Client_Req_BurstTarget_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]00; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]00; SDPMUX1=04E0_0000h

Bits	Description
31:0	Req_BurstTarget_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

SDPMUX0x00000404...SDPMUX1x00001404 (SDPMUX::SDPMUX_SION_S0_Client_Req_BurstTarget_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]04; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]04; SDPMUX1=04E0_0000h

Bits	Description
31:0	Req_BurstTarget_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

SDPMUX0x00000408...SDPMUX1x00001408 (SDPMUX::SDPMUX_SION_S0_Client_Req_TimeSlot_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot

_johub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]08; SDPMUX0=0440_0000h

_johub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]08; SDPMUX1=04E0_0000h

Bits	Description
31:0	Req_TimeSlot_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

SDPMUX0x0000040C...SDPMUX1x0000140C (SDPMUX::SDPMUX_SION_S0_Client_Req_TimeSlot_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot

_johub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]0C; SDPMUX0=0440_0000h

_johub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]0C; SDPMUX1=04E0_0000h

Bits	Description
31:0	Req_TimeSlot_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

SDPMUX0x00000410...SDPMUX1x00001410 (SDPMUX::SDPMUX_SION_S0_Client_RdRsp_BurstTarget_Lower)

Read-write. Reset: 0202_0202h.

Lower 32-bit field of BurstTarget

_johub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]10; SDPMUX0=0440_0000h

_johub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]10; SDPMUX1=04E0_0000h

Bits	Description
31:0	RdRsp_BurstTarget_Lower. Read-write. Reset: 0202_0202h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

SDPMUX0x00000414...SDPMUX1x00001414 (SDPMUX::SDPMUX_SION_S0_Client_RdRsp_BurstTarget_Upper)

Read-write. Reset: 0202_0202h.

Upper 32-bit field of BurstTarget

_johub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]14; SDPMUX0=0440_0000h

_johub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]14; SDPMUX1=04E0_0000h

Bits	Description
31:0	RdRsp_BurstTarget_Upper. Read-write. Reset: 0202_0202h. Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

SDPMUX0x00000418...SDPMUX1x00001418 (SDPMUX::SDPMUX_SION_S0_Client_RdRsp_TimeSlot_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot

_johub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]18; SDPMUX0=0440_0000h

_johub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]18; SDPMUX1=04E0_0000h

Bits	Description
31:0	RdRsp_TimeSlot_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

SDPMUX0x0000041C...SDPMUX1x0000141C (SDPMUX::SDPMUX_SION_S0_Client_RdRsp_TimeSlot_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot

_johub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]1C; SDPMUX0=0440_0000h

_johub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]1C; SDPMUX1=04E0_0000h

Bits	Description
31:0	RdRsp_TimeSlot_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

SDPMUX0x00000420...SDPMUX1x00001420 (SDPMUX::SDPMUX_SION_S0_Client_WrRsp_BurstTarget_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget

_johub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]20; SDPMUX0=0440_0000h

_johub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]20; SDPMUX1=04E0_0000h

Bits	Description
31:0	WrRsp_BurstTarget_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

SDPMUX0x00000424...SDPMUX1x00001424 (SDPMUX::SDPMUX_SION_S0_Client_WrRsp_BurstTarget_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget

_johub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]24; SDPMUX0=0440_0000h

_johub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]24; SDPMUX1=04E0_0000h

Bits	Description
31:0	WrRsp_BurstTarget_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per VC, per given source client. Bits 7:0 are for VC0, bits 15:8 are for VC1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

SDPMUX0x00000428...SDPMUX1x00001428 (SDPMUX::SDPMUX_SION_S0_Client_WrRsp_TimeSlot_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]28; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]28; SDPMUX1=04E0_0000h

Bits	Description
31:0	WrRsp_TimeSlot_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

SDPMUX0x0000042C...SDPMUX1x0000142C (SDPMUX::SDPMUX_SION_S0_Client_WrRsp_TimeSlot_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]2C; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]2C; SDPMUX1=04E0_0000h

Bits	Description
31:0	WrRsp_TimeSlot_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given source client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose VC0, value 2 means choose VC1, value 3 means choose VC2, etc. If the winner is not available, round-robin is used to pick a new winner.

SDPMUX0x00000430...SDPMUX1x00001430 (SDPMUX::SDPMUX_SION_S1_Client_Req_BurstTarget_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]30; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]30; SDPMUX1=04E0_0000h

Bits	Description
31:0	Req_BurstTarget_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client. Bits 7:0 are for Source0, bits 15:8 are for Source1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

SDPMUX0x00000434...SDPMUX1x00001434 (SDPMUX::SDPMUX_SION_S1_Client_Req_BurstTarget_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]34; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]34; SDPMUX1=04E0_0000h

Bits	Description
31:0	Req_BurstTarget_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client. Bits 7:0 are for Source0, bits 15:8 are for Source1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

SDPMUX0x00000438...SDPMUX1x00001438 (SDPMUX::SDPMUX_SION_S1_Client_Req_TimeSlot_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot

_johub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]38; SDPMUX0=0440_0000h

_johub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]38; SDPMUX1=04E0_0000h

Bits	Description
31:0	Req_TimeSlot_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

SDPMUX0x0000043C...SDPMUX1x0000143C (SDPMUX::SDPMUX_SION_S1_Client_Req_TimeSlot_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget

_johub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]3C; SDPMUX0=0440_0000h

_johub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]3C; SDPMUX1=04E0_0000h

Bits	Description
31:0	Req_TimeSlot_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client. Bits 7:0 are for Source0, bits 15:8 are for Source1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

SDPMUX0x00000440...SDPMUX1x00001440 (SDPMUX::SDPMUX_SION_S1_Client_RdRsp_BurstTarget_Lower)

Read-write. Reset: 0202_0202h.

Lower 32-bit field of BurstTarget

_johub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]40; SDPMUX0=0440_0000h

_johub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]40; SDPMUX1=04E0_0000h

Bits	Description
31:0	RdRsp_BurstTarget_Lower. Read-write. Reset: 0202_0202h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client. Bits 7:0 are for Source0, bits 15:8 are for Source1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

SDPMUX0x00000444...SDPMUX1x00001444 (SDPMUX::SDPMUX_SION_S1_Client_RdRsp_BurstTarget_Upper)

Read-write. Reset: 0202_0202h.

Upper 32-bit field of BurstTarget

_johub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]44; SDPMUX0=0440_0000h

_johub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]44; SDPMUX1=04E0_0000h

Bits	Description
31:0	RdRsp_BurstTarget_Upper. Read-write. Reset: 0202_0202h. Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client. Bits 7:0 are for Source0, bits 15:8 are for Source1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

SDPMUX0x00000448...SDPMUX1x00001448 (SDPMUX::SDPMUX_SION_S1_Client_RdRsp_TimeSlot_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]48; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]48; SDPMUX1=04E0_0000h

Bits	Description
31:0	RdRsp_TimeSlot_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

SDPMUX0x0000044C...SDPMUX1x0000144C (SDPMUX::SDPMUX_SION_S1_Client_RdRsp_TimeSlot_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]4C; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]4C; SDPMUX1=04E0_0000h

Bits	Description
31:0	RdRsp_TimeSlot_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

**SDPMUX0x00000450...SDPMUX1x00001450
(SDPMUX::SDPMUX_SION_S1_Client_WrRsp_BurstTarget_Lower)**

Read-write. Reset: 0000_0000h.

Lower 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]50; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]50; SDPMUX1=04E0_0000h

Bits	Description
31:0	WrRsp_BurstTarget_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client. Bits 7:0 are for Source0, bits 15:8 are for Source1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

**SDPMUX0x00000454...SDPMUX1x00001454
(SDPMUX::SDPMUX_SION_S1_Client_WrRsp_BurstTarget_Upper)**

Read-write. Reset: 0000_0000h.

Upper 32-bit field of BurstTarget

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]54; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]54; SDPMUX1=04E0_0000h

Bits	Description
31:0	WrRsp_BurstTarget_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of BurstTarget[63:0]. Every 8-bits sets number of beats to group together, per source, per given destination client. Bits 7:0 are for Source0, bits 15:8 are for Source1, etc. SION only groups beats if they are available. Value of 0 means no grouping (each cycle is a new arbitration decision).

SDPMUX0x00000458...SDPMUX1x00001458 (SDPMUX::SDPMUX_SION_S1_Client_WrRsp_TimeSlot_Lower)

Read-write. Reset: 0000_0000h.

Lower 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]58; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]58; SDPMUX1=04E0_0000h

Bits	Description
31:0	WrRsp_TimeSlot_Lower. Read-write. Reset: 0000_0000h. Description: Lower 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

SDPMUX0x0000045C...SDPMUX1x0000145C (SDPMUX::SDPMUX_SION_S1_Client_WrRsp_TimeSlot_Upper)

Read-write. Reset: 0000_0000h.

Upper 32-bit field of TimeSlot

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]5C; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]5C; SDPMUX1=04E0_0000h

Bits	Description
31:0	WrRsp_TimeSlot_Upper. Read-write. Reset: 0000_0000h. Description: Upper 32-bit field of TimeSlot[63:0]. Every 4-bits sets the arbitration decision for a new timeslot, for a total of 16 timeslots, per given destination client. Bits 3:0 are for timeslot 0, Bits 7:4 are for timeslot 1, Bits 11:8 are for timeslot 2, etc. A value of 0 means round-robin, value 1 means choose Source0, value 2 means choose Source1, value 3 means choose Source2, etc. If the winner is not available, round-robin is used to pick a new winner.

SDPMUX0x00000460...SDPMUX1x00001460 (SDPMUX::SDPMUX_SION_Client_ReqPoolCredit_Alloc_0)

Read-write.

VC0/VC1 32-bit field of ReqPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]60; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]60; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_ReqPoolCredit_Alloc_0. Read-write. Reset: _iohub0_n[1:0]_nbio[1:0]_aliasSMN: 0004_0001h Reset: _iohub0_n[4:2]_nbio[1:0]_aliasSMN: 0001_0001h Description: 1st 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC0, Bits 31:16 are for VC1.

SDPMUX0x00000464...SDPMUX1x00001464 (SDPMUX::SDPMUX_SION_Client_ReqPoolCredit_Alloc_1)

Read-write. Reset: 0000_0000h.

VC2/VC3 32-bit field of ReqPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]64; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]64; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_ReqPoolCredit_Alloc_1. Read-write. Reset: 0000_0000h. Description: 2nd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC2, Bits 31:16 are for VC3.

SDPMUX0x00000468...SDPMUX1x00001468 (SDPMUX::SDPMUX_SION_Client_ReqPoolCredit_Alloc_2)

Read-write. Reset: 0000_0000h.

3rd 32-bit field of ReqPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]68; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]68; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_ReqPoolCredit_Alloc_2. Read-write. Reset: 0000_0000h. Description: 3rd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC4, Bits 31:16 are for VC5.

SDPMUX0x0000046C...SDPMUX1x0000146C (SDPMUX::SDPMUX_SION_Client_ReqPoolCredit_Alloc_3)

Read-write. Reset: 0000_0000h.

4th 32-bit field of ReqPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]6C; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]6C; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_ReqPoolCredit_Alloc_3. Read-write. Reset: 0000_0000h. Description: 4th 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC6, Bits 31:16 are for VC7.

SDPMUX0x00000470...SDPMUX1x00001470 (SDPMUX::SDPMUX_SION_Client_DataPoolCredit_Alloc_0)

Read-write.

1st 32-bit field of DataPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]70; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]70; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_DataPoolCredit_Alloc_0. Read-write. Reset: _iohub0_n[1:0]_nbio[1:0]_aliasSMN: 0004_0001h Reset: _iohub0_n[4:2]_nbio[1:0]_aliasSMN: 0001_0001h Description: 1st 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC0, Bits 31:16 are for VC1.

SDPMUX0x00000474...SDPMUX1x00001474 (SDPMUX::SDPMUX_SION_Client_DataPoolCredit_Alloc_1)

Read-write. Reset: 0001_0000h.

2nd 32-bit field of DataPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]74; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]74; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_DataPoolCredit_Alloc_1. Read-write. Reset: 0001_0000h. Description: 2nd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC2, Bits 31:16 are for VC3.

SDPMUX0x00000478...SDPMUX1x00001478 (SDPMUX::SDPMUX_SION_Client_DataPoolCredit_Alloc_2)

Read-write. Reset: 0000_0000h.

3rd 32-bit field of DataPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]78; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]78; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_DataPoolCredit_Alloc_2. Read-write. Reset: 0000_0000h. Description: 3rd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC4, Bits 31:16 are for VC5.

SDPMUX0x0000047C...SDPMUX1x0000147C (SDPMUX::SDPMUX_SION_Client_DataPoolCredit_Alloc_3)

Read-write. Reset: 0000_0000h.

4th 32-bit field of DataPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]7C; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]7C; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_DataPoolCredit_Alloc_3. Read-write. Reset: 0000_0000h. Description: 4th 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC6, Bits 31:16 are for VC7.

SDPMUX0x00000480...SDPMUX1x00001480 (SDPMUX::SDPMUX_SION_Client_RdRspPoolCredit_Alloc_0)

Read-write. Reset: 0000_0001h.

1st 32-bit field of RdRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]80; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]80; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_RdRspPoolCredit_Alloc_0. Read-write. Reset: 0000_0001h. Description: 1st 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC0, Bits 31:16 are for VC1.

SDPMUX0x00000484...SDPMUX1x00001484 (SDPMUX::SDPMUX_SION_Client_RdRspPoolCredit_Alloc_1)

Read-write. Reset: 0000_0000h.

2nd 32-bit field of RdRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]84; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]84; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_RdRspPoolCredit_Alloc_1. Read-write. Reset: 0000_0000h. Description: 2nd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC2, Bits 31:16 are for VC3.

SDPMUX0x00000488...SDPMUX1x00001488 (SDPMUX::SDPMUX_SION_Client_RdRspPoolCredit_Alloc_2)

Read-write. Reset: 0000_0000h.

3rd 32-bit field of RdRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]88; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]88; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_RdRspPoolCredit_Alloc_2. Read-write. Reset: 0000_0000h. Description: 3rd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC4, Bits 31:16 are for VC5.

SDPMUX0x0000048C...SDPMUX1x0000148C (SDPMUX::SDPMUX_SION_Client_RdRspPoolCredit_Alloc_3)

Read-write. Reset: 0000_0000h.

4th 32-bit field of RdRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]8C; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]8C; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_RdRspPoolCredit_Alloc_3. Read-write. Reset: 0000_0000h. Description: 4th 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC6, Bits 31:16 are for VC7.

SDPMUX0x00000490...SDPMUX1x00001490 (SDPMUX::SDPMUX_SION_Client_WrRspPoolCredit_Alloc_0)

Read-write. Reset: 0001_0001h.

1st 32-bit field of WrRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]90; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]90; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_WrRspPoolCredit_Alloc_0. Read-write. Reset: 0001_0001h. Description: 1st 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC0, Bits 31:16 are for VC1.

SDPMUX0x00000494...SDPMUX1x00001494 (SDPMUX::SDPMUX_SION_Client_WrRspPoolCredit_Alloc_1)

Read-write. Reset: 0000_0000h.

2nd 32-bit field of WrRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]94; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]94; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_WrRspPoolCredit_Alloc_1. Read-write. Reset: 0000_0000h. Description: 2nd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC2, Bits 31:16 are for VC3.

SDPMUX0x00000498...SDPMUX1x00001498 (SDPMUX::SDPMUX_SION_Client_WrRspPoolCredit_Alloc_2)

Read-write. Reset: 0000_0000h.

3rd 32-bit field of WrRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]98; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]98; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_WrRspPoolCredit_Alloc_2. Read-write. Reset: 0000_0000h. Description: 3rd 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC4, Bits 31:16 are for VC5.

SDPMUX0x0000049C...SDPMUX1x0000149C (SDPMUX::SDPMUX_SION_Client_WrRspPoolCredit_Alloc_3)

Read-write. Reset: 0000_0000h.

4th 32-bit field of WrRspPoolCredit_Alloc

_iohub0_n[4:0]_nbio0_aliasSMN; SDPMUX0x0000_[14,10,0C,08,04]9C; SDPMUX0=0440_0000h

_iohub0_n[4:0]_nbio1_aliasSMN; SDPMUX1x0000_[14,10,0C,08,04]9C; SDPMUX1=04E0_0000h

Bits	Description
31:0	SDPMUX_SION_Client_WrRspPoolCredit_Alloc_3. Read-write. Reset: 0000_0000h. Description: 4th 32-bit field of the Each 16-bits sets the number of pool credits to reserve for each VC, per given destination client. Appropriate values are required to prevent deadlock on interfaces that use pool credits. Bits 15:0 are for VC6, Bits 31:16 are for VC7.

SDPMUX[0...1]x000014A0 (SDPMUX::SDPMUX_SION_LiveLock_WatchDog_Threshold)

Read-write. Reset: 0000_0014h.

arbitration Threshold

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x000014A0; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:8	Reserved.
7:0	SDPMUX_SION_LiveLock_WatchDog_Threshold. Read-write. Reset: 14h. Threshold for number of arbitration losses a request/response has before it's priority is increased above other requestors. Used to prevent deadlocks. A value greater than 0x10 should be used.

SDPMUX[0...1]x000014A4 (SDPMUX::SDPMUX_SION_PERF_CNT_CNTL0)

Reset: 0080_8000h.

SDPMUX SION Performance Counters Control Register

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x000014A4; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:24	Reserved.
23	SDPMUX_SION_PERF_RESET_DELAY_EN . Read-write. Reset: 1. Enables the Programmable Pulse width for Global Perf Reset Toggle.
22:20	Reserved.
19:16	SDPMUX_SION_PERF_RESET_DELAY . Read-write. Reset: 0h. Programmable Pulse width for Global Perf Reset Toggle.
15	SDPMUX_SION_SHADOW_DELAY_EN . Read-write. Reset: 1. Enables the Programmable Pulse with for Global Shadow Write Toggle.
14:12	Reserved.
11:8	SDPMUX_SION_SHADOW_DELAY . Read-write. Reset: 0h. Programmable Pulse width for Global Shadow Write Toggle.
7:3	Reserved.
2	SDPMUX_SION_PERF_RESET . Write-only. Reset: 0. 0=Toggle Global Reset to all Counters. Write 1 for Global RESET of ALL counters. Read back value has no meaning.
1	SDPMUX_SION_SHADOW_WR . Write-only. Reset: 0. Write 1 to load the counter shadow registers. Read back value has no meaning.
0	SDPMUX_SION_CNT_EN . Read-write. Reset: 0. 0=Stop all counters. 1=Start all counters. Enable Performance Counters.

SDPMUX[0...1]x000014A8 (SDPMUX::SDPMUX_SION_PERF_CNT_CNTL1)

Read-write.

SDPMUX SION Performance Counter Control.

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x000014A8; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:24	SDPMUX_SION_EVENT3_SEL . Read-write. Counter 3 event select.
23:16	SDPMUX_SION_EVENT2_SEL . Read-write. Counter 2 event select.
15:8	SDPMUX_SION_EVENT1_SEL . Read-write. Counter 1 event select.
7:0	SDPMUX_SION_EVENT0_SEL . Read-write. Counter 0 event select.

SDPMUX[0...1]x000014AC (SDPMUX::SDPMUX_SION_PERF_COUNT0)

Read-only, Volatile.

SDPMUX SION Performance Counter 0.

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x000014AC; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:0	SDPMUX_SION_COUNTER0 . Read-only, Volatile. Read back value of Counter 0 bit 31:0.

SDPMUX[0...1]x000014B0 (SDPMUX::SDPMUX_SION_PERF_COUNT0_UPPER)

Read-only, Volatile.

SDPMUX SION Performance Counter 0.

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x000014B0; SDPMUX[1:0]=04[E,4]0_0000h

Bits	Description
31:24	Reserved.
23:0	SDPMUX_SION_COUNTER0_UPPER . Read-only, Volatile. Read back value of Counter 0 bit 55:32.

SDPMUX[0...1]x000014B4 (SDPMUX::SDPMUX_SION_PERF_COUNT1)

Read-only, Volatile.

SDPMUX SION Performance Counter 1.

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x000014B4; SDPMUX[1:0]=04[E,4]0_0000h

Bits Description31:0 **SDPMUX_SION_COUNTER1**. Read-only, Volatile. Read back value of Counter 1 bit 31:0.**SDPMUX[0...1]x000014B8 (SDPMUX::SDPMUX_SION_PERF_COUNT1_UPPER)**

Read-only, Volatile.

SDPMUX SION Performance Counter 1.

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x000014B8; SDPMUX[1:0]=04[E,4]0_0000h

Bits Description

31:24 Reserved.

23:0 **SDPMUX_SION_COUNTER1_UPPER**. Read-only, Volatile. Read back value of Counter 1 bit 55:32.**SDPMUX[0...1]x000014BC (SDPMUX::SDPMUX_SION_PERF_COUNT2)**

Read-only, Volatile.

SDPMUX SION Performance Counter 2.

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x000014BC; SDPMUX[1:0]=04[E,4]0_0000h

Bits Description31:0 **SDPMUX_SION_COUNTER2**. Read-only, Volatile. Read back value of Counter 2 bit 31:0.**SDPMUX[0...1]x000014C0 (SDPMUX::SDPMUX_SION_PERF_COUNT2_UPPER)**

Read-only, Volatile.

SDPMUX SION Performance Counter 2.

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x000014C0; SDPMUX[1:0]=04[E,4]0_0000h

Bits Description

31:24 Reserved.

23:0 **SDPMUX_SION_COUNTER2_UPPER**. Read-only, Volatile. Read back value of Counter 2 bit 55:32.**SDPMUX[0...1]x000014C4 (SDPMUX::SDPMUX_SION_PERF_COUNT3)**

Read-only, Volatile.

SDPMUX SION Performance Counter 3.

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x000014C4; SDPMUX[1:0]=04[E,4]0_0000h

Bits Description31:0 **SDPMUX_SION_COUNTER3**. Read-only, Volatile. Read back value of Counter 3 bit 33:0.**SDPMUX[0...1]x000014C8 (SDPMUX::SDPMUX_SION_PERF_COUNT3_UPPER)**

Read-only, Volatile.

SDPMUX SION Performance Counter 3.

_iohub0_nbio[1:0]_aliasSMN; SDPMUX[1:0]x000014C8; SDPMUX[1:0]=04[E,4]0_0000h

Bits Description

31:24 Reserved.

23:0 **SDPMUX_SION_COUNTER3_UPPER**. Read-only, Volatile. Read back value of Counter 3 bit 55:32.

13.2.6.4 Source Synchronous Tunnel (SST) Registers

SST[0...2]x00000004 (SST::SST_CLOCK_CTRL)	
Read-write. Reset: 0000_0000h.	
_inst[SST[0,1]]_nbio1_aliasSMN; SST[2,0]x00000004; SST[2,0]=17[6,4]0_0000h	
_instSST0_nbio0_aliasSMN; SST1x00000004; SST1=17500000h	
Bits	Description
31:17	Reserved.
16	RXCLKGATEEn. Read-write. Reset: 0. Init: 1. 0=Disable. 1=Enable. Enable Gating the clock of RX sub-blocks.
15:1	Reserved.
0	TXCLKGATEEn. Read-write. Reset: 0. Init: 1. 0=Disable. 1=Enable. Enable Gating the clock of TX sub-blocks.

SST[0...2]x00000404**(SST::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK)**

_inst[SST[0,1]]_nbio1_aliasSMN; SST[2,0]x00000404; SST[2,0]=17[6,4]0_0000h

_instSST0_nbio0_aliasSMN; SST1x00000404; SST1=17500000h

Bits	Description
31:10	Reserved.
9	CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK9. Read-write. Reset: 1. Reserved for disabling dynamic clock gating for future clock branches.
8	CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK8. Read-write. Reset: 1. Reserved for disabling dynamic clock gating for future clock branches.
7	CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK7. Read-write. Reset: 1. Reserved for disabling dynamic clock gating for future clock branches.
6	CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK6. Read-write. Reset: 1. Description: Disable dynamic clock gating for the SION performance counter clock branch. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
5	CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK5. Read-write. Reset: 1. Description: Disable dynamic clock gating for the SION cfgSlv clock branch. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
4	CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK4. Read-write. Reset: 1. Init: 1. Description: Disable dynamic clock gating for the SION credit clock branch. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
3	CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK3. Read-write. Reset: 1. Description: Disable dynamic clock gating for the SION ARB RSP clock branch. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
2	CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK2. Read-write. Reset: 1. Description: Disable dynamic clock gating for the SION ARB REQ clock branch. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
1	CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK1. Read-write. Reset: 1. Description: Disable dynamic clock gating for the SION COMP RSP clock branch. 0 - Enable Clock Gating. 1 - Disable Clock Gating.
0	CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK0. Read-write. Reset: 1. Description: Disable dynamic clock gating for the SION ORIG REQ clock branch. 0 - Enable Clock Gating. 1 - Disable Clock Gating.

SST[0...2]x00001094 (SST::SST_SION_PERF_CNT_CNTL0)

Reset: 0080_8000h.

IOAGR SION Performance Counters Control Register

_inst[SST[0,1]]_nbio1_aliasSMN; SST[2,0]x00001094; SST[2,0]=17[6,4]0_0000h

_instSST0_nbio0_aliasSMN; SST1x00001094; SST1=17500000h

Bits	Description
31:24	Reserved.
23	SST_SION_PERF_RESET_DELAY_EN . Read-write. Reset: 1. Enables the Programmable Pulse width for Global Perf Reset Toggle.
22:20	Reserved.
19:16	SST_SION_PERF_RESET_DELAY . Read-write. Reset: 0h. Programmable Pulse width for Global Perf Reset Toggle.
15	SST_SION_SHADOW_DELAY_EN . Read-write. Reset: 1. Enables the Programmable Pulse with for Global Shadow Write Toggle.
14:12	Reserved.
11:8	SST_SION_SHADOW_DELAY . Read-write. Reset: 0h. Programmable Pulse width for Global Shadow Write Toggle.
7:3	Reserved.
2	SST_SION_PERF_RESET . Write-only. Reset: 0. 0=Toggle Global Reset to all Counters. Write 1 for Global RESET of ALL counters. Read back value has no meaning.
1	SST_SION_SHADOW_WR . Write-only. Reset: 0. Write 1 to load the counter shadow registers. Read back value has no meaning.
0	SST_SION_CNT_EN . Read-write. Reset: 0. 0=Stop all counters. 1=Start all counters. Enable Performance Counters.

SST[0...2]x00001098 (SST::SST_SION_PERF_CNT_CNTL1)

Read-write.

IOAGR SION Performance Counter Control.

_inst[SST[0,1]]_nbio1_aliasSMN; SST[2,0]x00001098; SST[2,0]=17[6,4]0_0000h

_instSST0_nbio0_aliasSMN; SST1x00001098; SST1=17500000h

Bits	Description
31:24	SST_SION_EVENT3_SEL . Read-write. Counter 3 event select.
23:16	SST_SION_EVENT2_SEL . Read-write. Counter 2 event select.
15:8	SST_SION_EVENT1_SEL . Read-write. Counter 1 event select.
7:0	SST_SION_EVENT0_SEL . Read-write. Counter 0 event select.

SST[0...2]x0000109C (SST::SST_SION_PERF_COUNT0)

Read-only, Volatile.

IOAGR SION Performance Counter 0.

_inst[SST[0,1]]_nbio1_aliasSMN; SST[2,0]x0000109C; SST[2,0]=17[6,4]0_0000h

_instSST0_nbio0_aliasSMN; SST1x0000109C; SST1=17500000h

Bits	Description
31:0	SST_SION_COUNTER0 . Read-only, Volatile. Read back value of Counter 0 bit 31:0.

SST[0...2]x000010A0 (SST::SST_SION_PERF_COUNT0_UPPER)

Read-only, Volatile.

IOAGR SION Performance Counter 0.

_inst[SST[0,1]]_nbio1_aliasSMN; SST[2,0]x000010A0; SST[2,0]=17[6,4]0_0000h

_instSST0_nbio0_aliasSMN; SST1x000010A0; SST1=17500000h

Bits	Description
31:24	Reserved.
23:0	SST_SION_COUNTER0_UPPER . Read-only, Volatile. Read back value of Counter 0 bit 55:32.

SST[0...2]x000010A4 (SST::SST_SION_PERF_COUNT1)

Read-only, Volatile.

IOAGR SION Performance Counter 1.

_inst[SST[0,1]]_nbio1_aliasSMN; SST[2,0]x000010A4; SST[2,0]=17[6,4]0_0000h

_instSST0_nbio0_aliasSMN; SST1x000010A4; SST1=17500000h

Bits Description31:0 **SST_SION_COUNTER1**. Read-only, Volatile. Read back value of Counter 1 bit 31:0.**SST[0...2]x000010A8 (SST::SST_SION_PERF_COUNT1_UPPER)**

Read-only, Volatile.

IOAGR SION Performance Counter 1.

_inst[SST[0,1]]_nbio1_aliasSMN; SST[2,0]x000010A8; SST[2,0]=17[6,4]0_0000h

_instSST0_nbio0_aliasSMN; SST1x000010A8; SST1=17500000h

Bits Description

31:24 Reserved.

23:0 **SST_SION_COUNTER1_UPPER**. Read-only, Volatile. Read back value of Counter 1 bit 55:32.**SST[0...2]x000010AC (SST::SST_SION_PERF_COUNT2)**

Read-only, Volatile.

IOAGR SION Performance Counter 2.

_inst[SST[0,1]]_nbio1_aliasSMN; SST[2,0]x000010AC; SST[2,0]=17[6,4]0_0000h

_instSST0_nbio0_aliasSMN; SST1x000010AC; SST1=17500000h

Bits Description31:0 **SST_SION_COUNTER2**. Read-only, Volatile. Read back value of Counter 2 bit 31:0.**SST[0...2]x000010B0 (SST::SST_SION_PERF_COUNT2_UPPER)**

Read-only, Volatile.

IOAGR SION Performance Counter 2.

_inst[SST[0,1]]_nbio1_aliasSMN; SST[2,0]x000010B0; SST[2,0]=17[6,4]0_0000h

_instSST0_nbio0_aliasSMN; SST1x000010B0; SST1=17500000h

Bits Description

31:24 Reserved.

23:0 **SST_SION_COUNTER2_UPPER**. Read-only, Volatile. Read back value of Counter 2 bit 55:32.**SST[0...2]x000010B4 (SST::SST_SION_PERF_COUNT3)**

Read-only, Volatile.

IOAGR SION Performance Counter 3.

_inst[SST[0,1]]_nbio1_aliasSMN; SST[2,0]x000010B4; SST[2,0]=17[6,4]0_0000h

_instSST0_nbio0_aliasSMN; SST1x000010B4; SST1=17500000h

Bits Description31:0 **SST_SION_COUNTER3**. Read-only, Volatile. Read back value of Counter 3 bit 33:0.**SST[0...2]x000010B8 (SST::SST_SION_PERF_COUNT3_UPPER)**

Read-only, Volatile.

IOAGR SION Performance Counter 3.

_inst[SST[0,1]]_nbio1_aliasSMN; SST[2,0]x000010B8; SST[2,0]=17[6,4]0_0000h

_instSST0_nbio0_aliasSMN; SST1x000010B8; SST1=17500000h

Bits Description

31:24 Reserved.

23:0 **SST_SION_COUNTER3_UPPER**. Read-only, Volatile. Read back value of Counter 3 bit 55:32.

13.3 Root Complex Event Collector (RCEC)

13.3.1 Definitions

Table 231: Link Definitions

Term	Description
RCEC	Root Complex Event Collector.

13.3.2 Overview

Each instance of IOHub in the system contains an RCEC. The RCEC is intended to be used to collect [PCIe](#) error messages from CXL™ devices in the system, and optionally report the errors to the processor using MSI or legacy interrupts.

13.3.3 Register Access

The IOHub RCEC features a standard [PCIe](#) header visible on the PCIe topology on Dev0Fn3 of the primary bus of the root complex.

13.3.4 Initialization

The following section describes proprietary registers which must be programmed in the RCEC.

The RCEC needs to be programmed to include the correct bus range containing the CXL™ devices attached to the root complex. This can be the secondary/subordinate bus range of the CXL™ downstream port, contained in the DS RCRB configuration space. The following sequence is needed:

```
IOAPIC::RCEC::RCEC_CFG[HWINIT_WR_LOCK] = 0x0
IOAPIC::RCEC::PCIE_RCECEPA_ASSOCI_NEXTBUS = secondary bus of the CXL™ DS RCRB
IOAPIC::RCEC::PCIE_RCECEPA_ASSOCI_LASTBUS = subordinate bus of the CXL™ DS RCRB
IOAPIC_RCEC::RCEC_CFG[HWINIT_WR_LOCK] = 0x1
```

13.3.5 IOAPIC RCEC Registers

IOAPICRCEC[0...3]x00000000 (IOAPIC::RCEC::VENDOR_ID)	
Read-only. Reset: Fixed,1022h.	
Vendor ID register.	
_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000000; IOAPICRCEC[1:0]=1[A0:9F]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000000; IOAPICRCEC[3:2]=1A[2:1]0_0000h	
Bits	Description
15:0	VENDOR_ID. Read-only. Reset: Fixed,1022h. Identifies the manufacturer of the device.

IOAPICRCEC[0...3]x00000002 (IOAPIC::RCEC::DEVICE_ID)

Read-write. Reset: Fixed,14A6h.

Device ID register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000002; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000002; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits Description15:0 **DEVICE_ID**. Read-write. Reset: Fixed,14A6h. Identifies the particular device.**IOAPICRCEC[0...3]x00000004 (IOAPIC::RCEC::COMMAND_REG)**

Provides control over a function's ability to generate and respond to bus cycles.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000004; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000004; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits Description

15:11 Reserved.

10 **INT_DIS**. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the ability of a function to generate INTx interrupt Messages.9 **FAST_B2B_EN**. Read-only. Reset: Fixed,0. Does not apply to PCI Express.8 **SERR_EN**. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to signal upstream, Non-fatal and Fatal errors detected by the function, and the ability of a Port to forward upstream, Non-fatal and Fatal signals received by the Port's secondary interface.7 **AD_STEPPING**. Read-only. Reset: Fixed,0. Does not apply to PCI Express.6 **PARITY_ERROR_RESPONSE**. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to log errors in the Master Data Parity Error bit of the Status register.5 **PAL_SNOOP_EN**. Read-only. Reset: Fixed,0. Does not apply to PCI Express.4 **MEM_WRITE_INVALIDATE_EN**. Read-only. Reset: Fixed,0. Does not apply to PCI Express.3 **SPECIAL_CYCLE_EN**. Read-only. Reset: Fixed,0. Does not apply to PCI Express.2 **BUS_MASTER_EN**. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to issue Memory and I/O Read/Write Requests, and the ability of a Port to forward Memory and I/O Read/Write Requests in the upstream direction.1 **MEM_ACCESS_EN**. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls the ability of a function to accept Memory Space accesses.0 **IO_ACCESS_EN**. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls the ability of a function to accept I/O Space accesses.

IOAPICRCEC[0...3]x00000006 (IOAPIC::RCEC::STATUS)

Read-only.

Used to record status information for bus related events on the primary interface.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000006; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000006; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
15	PARITY_ERROR_DETECTED. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if a function receives a poisoned TLP on the primary interface.
14	SIGNALED_SYSTEM_ERROR. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. For a function with its SERR Enable bit in the Command register set, indicates if the function signals a Non-fatal or Fatal error on the primary interface.
13	RECEIVED_MASTER_ABORT. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Unsupported Request Completion Status on the primary interface.
12	RECEIVED_TARGET_ABORT. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Completer Abort Completion Status on the primary interface.
11	SIGNAL_TARGET_ABORT. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if a function completes a Request using Completer Abort Completion Status on the primary interface.
10:9	DEVSEL_TIMING. Read-only. Reset: Fixed,0h. Does not apply to PCI Express.
8	MASTER_DATA_PARITY_ERROR. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Description: For a Requester with its Parity Error Response bit in the Command register set, indicates if either of the following two conditions occurs on the primary interface: 1) Requester receives a poisoned Completion 2) Requester transmits a poisoned Request. For a Port with its Parity Error Response bit in the Command register set, indicates if either of the following two conditions occurs on the primary interface: 1) Port receives a poisoned Completion going downstream 2) Port transmits a poisoned Request upstream.
7	FAST_BACK_CAPABLE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	Reserved.
5	PCI_66_CAP. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	CAP_LIST. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates the presence of a capability list item.
3	INT_STATUS. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if an INTx interrupt Message is pending internally in the function.
2:1	Reserved.
0	IMMEDIATE_READINESS. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the function is able to successfully complete valid configuration cycles at any time following any type of reset.

IOAPICRCEC[0...3]x00000008 (IOAPIC::RCEC::REVISION_ID)

Read-only. Reset: Fixed,00h.

Indicates a device specific revision identifier.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000008; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000008; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
7:4	MAJOR_REV_ID. Read-only. Reset: Fixed,0h. Indicates major revision identifier.
3:0	MINOR_REV_ID. Read-only. Reset: Fixed,0h. Indicates minor revision identifier.

IOAPICRCEC[0...3]x00000009 (IOAPIC::RCEC::PROG_INTERFACE)

Read-only. Reset: Fixed,00h.

The Programming Interface register is used with the Base Class Code and the Sub-Class Code registers.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000009; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000009; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
7:0	PROG_INTERFACE . Read-only. Reset: Fixed,00h. Identifies the specific register-level programming interface of the function, if one is required.

IOAPICRCEC[0...3]x0000000A (IOAPIC::RCEC::SUB_CLASS)

Read-only. Reset: Fixed,07h.

The Sub-Class Code register is used with the Base Class Code and the Programming Interface registers.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000000A; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000000A; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
7:0	SUB_CLASS . Read-only. Reset: Fixed,07h. Identifies more specifically the operation of the function.

IOAPICRCEC[0...3]x0000000B (IOAPIC::RCEC::BASE_CLASS)

Read-only. Reset: Fixed,08h.

The Base Class Code register is used with the Sub-Class Code and the Programming Interface registers.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000000B; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000000B; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
7:0	BASE_CLASS . Read-only. Reset: Fixed,08h. Identifies broadly the type of operation the function performs.

IOAPICRCEC[0...3]x0000000C (IOAPIC::RCEC::CACHE_LINE)

Read-write. Reset: 00h.

Cache Line Size register.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000000C; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000000C; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
7:0	CACHE_LINE_SIZE . Read-write. Reset: 00h. Records the system cacheline size in units of DWORDs.

IOAPICRCEC[0...3]x0000000D (IOAPIC::RCEC::LATENCY)

Read-only. Reset: Fixed,00h.

Master Latency Timer register.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000000D; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000000D; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
7:0	LATENCY_TIMER . Read-only. Reset: Fixed,00h. Does not apply to PCI Express.

IOAPICRCEC[0...3]x0000000E (IOAPIC::RCEC::HEADER)

Reset: Fixed,80h.

Configuration Space header.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOAPICRCEC[1:0]x0000000E; IOAPICRCEC[1:0]=1[A0:9F]0_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOAPICRCEC[3:2]x0000000E; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
7	DEVICE_TYPE . Read-only. Reset: Fixed,1. 0=Single-Function Device. 1=Multi-Function Device. Identifies if the device contains multiple functions.
6:0	HEADER_TYPE . Read-write. Reset: Fixed,00h. Identifies the layout of the Configuration Space header.
ValidValues:	
Value	Description
00h	Type 0 Header
01h	Type 1 Header
7Fh-02h	Reserved.

IOAPICRCEC[0...3]x0000000F (IOAPIC::RCEC::BIST)

Read-only. Reset: Fixed,00h.

Used for control and status of built-in self tests.

[_iohub\[1:0\]_nbio0_aliasSMN](#); IOAPICRCEC[1:0]x0000000F; IOAPICRCEC[1:0]=1[A0:9F]0_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOAPICRCEC[3:2]x0000000F; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
7	BIST_CAP . Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports BIST .
6	BIST_STRT . Read-only. Reset: Fixed,0. If the function supports BIST , initiates the test run, otherwise must be 0.
5:4	Reserved.
3:0	BIST_COMP . Read-only. Reset: Fixed,0h. If the function supports BIST , indicates the test result, otherwise must be 0.

IOAPICRCEC[0...3]x00000010 (IOAPIC::RCEC::BASE_ADDR_1)

Read-only. Reset: Fixed,0000_0000h.

PCI CFG [BAR](#) 1.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOAPICRCEC[1:0]x00000010; IOAPICRCEC[1:0]=1[A0:9F]0_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOAPICRCEC[3:2]x00000010; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	BASE_ADDR . Read-only. Reset: Fixed,0000_0000h. Base Address Register.

IOAPICRCEC[0...3]x00000014 (IOAPIC::RCEC::BASE_ADDR_2)

Read-only. Reset: Fixed,0000_0000h.

PCI CFG [BAR](#) 2.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOAPICRCEC[1:0]x00000014; IOAPICRCEC[1:0]=1[A0:9F]0_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOAPICRCEC[3:2]x00000014; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	BASE_ADDR . Read-only. Reset: Fixed,0000_0000h. Base Address Register.

IOAPICRCEC[0...3]x00000018 (IOAPIC::RCEC::BASE_ADDR_3)

Read-only. Reset: Fixed,0000_0000h.

PCI CFG [BAR](#) 3.[_iohub\[1:0\]_nbio0_aliasSMN](#); IOAPICRCEC[1:0]x00000018; IOAPICRCEC[1:0]=1[A0:9F]0_0000h[_iohub\[1:0\]_nbio1_aliasSMN](#); IOAPICRCEC[3:2]x00000018; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	BASE_ADDR . Read-only. Reset: Fixed,0000_0000h. Base Address Register.

IOAPICRCEC[0...3]x0000001C (IOAPIC::RCEC::BASE_ADDR_4)

Read-only. Reset: Fixed,0000_0000h.

PCI CFG [BAR](#) 4.`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000001C; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000001C; IOAPICRCEC[3:2]=1A[2:1]0_0000h`**Bits Description**31:0 **BASE_ADDR.** Read-only. Reset: Fixed,0000_0000h. Base Address Register.**IOAPICRCEC[0...3]x00000020 (IOAPIC::RCEC::BASE_ADDR_5)**

Read-only. Reset: Fixed,0000_0000h.

PCI CFG [BAR](#) 5.`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000020; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000020; IOAPICRCEC[3:2]=1A[2:1]0_0000h`**Bits Description**31:0 **BASE_ADDR.** Read-only. Reset: Fixed,0000_0000h. Base Address Register.**IOAPICRCEC[0...3]x00000024 (IOAPIC::RCEC::BASE_ADDR_6)**

Read-only. Reset: Fixed,0000_0000h.

PCI CFG [BAR](#) 6.`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000024; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000024; IOAPICRCEC[3:2]=1A[2:1]0_0000h`**Bits Description**31:0 **BASE_ADDR.** Read-only. Reset: Fixed,0000_0000h. Base Address Register.**IOAPICRCEC[0...3]x00000028 (IOAPIC::RCEC::CARDBUS_CIS_PTR)**

Read-only. Reset: Fixed,0000_0000h.

Cardbus CIS Pointer register.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000028; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000028; IOAPICRCEC[3:2]=1A[2:1]0_0000h`**Bits Description**31:0 **BASE_ADDR.** Read-only. Reset: Fixed,0000_0000h. Does not apply to PCI Express.**IOAPICRCEC[0...3]x0000002C (IOAPIC::RCEC::SSVENDOR_ID)**

Read-only. Reset: Fixed,1022h.

Subsystem Vendor ID register.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000002C; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000002C; IOAPICRCEC[3:2]=1A[2:1]0_0000h`**Bits Description**15:0 **SSVENDOR_ID.** Read-only. Reset: Fixed,1022h. Subsystem Vendor ID. Specified by the vendor.**IOAPICRCEC[0...3]x0000002E (IOAPIC::RCEC::SS_ID)**

Read-write.

Subsystem ID register.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000002E; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000002E; IOAPICRCEC[3:2]=1A[2:1]0_0000h`**Bits Description**15:0 **SS_ID.** Read-write. Subsystem ID. Specified by the vendor.

IOAPICRCEC[0...3]x00000030 (IOAPIC::RCEC::ROM_BASE_ADDR)

Read-only. Reset: Fixed,0000_0000h.

PCI CFG Expansion ROM [BAR](#).`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000030; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000030; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
31:0	BASE_ADDR . Read-only. Reset: Fixed,0000_0000h. Expansion ROM Base Address Register.

IOAPICRCEC[0...3]x00000034 (IOAPIC::RCEC::CAP_PTR)

Read-write.

Capability Pointer

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000034; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000034; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
7:0	CAP_PTR . Read-write. PMC Capability Pointer

IOAPICRCEC[0...3]x0000003C (IOAPIC::RCEC::INTERRUPT_LINE)

Read-write. Reset: 00h.

Interrupt Line register.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000003C; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000003C; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
7:0	INTERRUPT_LINE . Read-write. Reset: 00h. Communicates interrupt line routing information.

IOAPICRCEC[0...3]x0000003D (IOAPIC::RCEC::INTERRUPT_PIN)

Read-only. Reset: Fixed,01h.

Interrupt Pin register.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000003D; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000003D; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description														
7:0	INTERRUPT_PIN . Read-only. Reset: Fixed,01h. Identifies the legacy interrupt Message(s) the function uses.														
	ValidValues:														
	<table><tr><th>Value</th><th>Description</th></tr><tr><td>00h</td><td>none</td></tr><tr><td>01h</td><td>INTA</td></tr><tr><td>02h</td><td>INTB</td></tr><tr><td>03h</td><td>INTC</td></tr><tr><td>04h</td><td>INTD</td></tr><tr><td>FFh-05h</td><td>Reserved.</td></tr></table>	Value	Description	00h	none	01h	INTA	02h	INTB	03h	INTC	04h	INTD	FFh-05h	Reserved.
	Value	Description													
	00h	none													
	01h	INTA													
	02h	INTB													
	03h	INTC													
04h	INTD														
FFh-05h	Reserved.														

IOAPICRCEC[0...3]x00000040 (IOAPIC::RCEC::PMI_CAP_LIST)

Power Management Capability header.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000040; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000040; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
15:8	NEXT_PTR . Read-write. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID . Read-only. Reset: Fixed,01h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

IOAPICRCEC[0...3]x00000042 (IOAPIC::RCEC::PMI_CAP)

Read-only. Reset: Fixed,0003h.

Power Management Capabilities register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000042; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000042; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description																		
15:11	PME_SUPPORT. Read-only. Reset: Fixed,00h. Indicates the power states from which the function may generate a PME. This field is a bit vector that covers all Dx states. Bit 0 corresponds to D0.																		
10	D2_SUPPORT. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates support for the D2 power state.																		
9	D1_SUPPORT. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates support for the D1 power state.																		
8:6	AUX_CURRENT. Read-only. Reset: Fixed,0h. Indicates the amount of 3.3Vaux current required to support PME from D3cold.																		
ValidValues:																			
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>0 mA</td></tr> <tr> <td>1h</td><td>55 mA</td></tr> <tr> <td>2h</td><td>100 mA</td></tr> <tr> <td>3h</td><td>160 mA</td></tr> <tr> <td>4h</td><td>220 mA</td></tr> <tr> <td>5h</td><td>270 mA</td></tr> <tr> <td>6h</td><td>320 mA</td></tr> <tr> <td>7h</td><td>375 mA</td></tr> </table>	Value	Description	0h	0 mA	1h	55 mA	2h	100 mA	3h	160 mA	4h	220 mA	5h	270 mA	6h	320 mA	7h	375 mA
Value	Description																		
0h	0 mA																		
1h	55 mA																		
2h	100 mA																		
3h	160 mA																		
4h	220 mA																		
5h	270 mA																		
6h	320 mA																		
7h	375 mA																		
5	DEV_SPECIFIC_INIT. Read-only. Reset: Fixed,0. 0=Not Required. 1=Required. Indicates if the function requires a Device Specific Initialization sequence, upon transition to D0.																		
4	IMMEDIATE_READINESS_ON_RETURN_TO_D0. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is able to successfully complete valid configuration cycles at any time following return to D0.																		
3	PME_CLOCK. Read-only. Reset: Fixed,0. Does not apply to PCI Express.																		
2:0	VERSION. Read-only. Reset: Fixed,3h. Indicates PCI-SIG defined capability structure version number.																		

IOAPICRCEC[0...3]x00000044 (IOAPIC::RCEC::PMI_STATUS_CNTRL)

Power Management Status/Control register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000044; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000044; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description										
31:16	Reserved.										
15	PME_STATUS . Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if a PME is pending internally in the function.										
14:13	DATA_SCALE . Read-only. Reset: Fixed,0h. Data Scale.										
12:9	DATA_SELECT . Read-only. Reset: Fixed,0h. Data Select.										
8	PME_EN . Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls a function's ability to generate a PME.										
7:4	Reserved.										
3	NO_SOFT_RESET . Read-only. Reset: Fixed,1. 0=Reset on D3hot to D0. 1=No Reset on D3hot to D0. Indicates if the function does not reset on a transition from D3hot to D0.										
2	Reserved.										
1:0	POWER_STATE . Read-write. Reset: 0h. Writes set the function to the written power state. Reads return the function's current power state.										
ValidValues:											
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>D0</td></tr> <tr> <td>1h</td><td>D1</td></tr> <tr> <td>2h</td><td>D2</td></tr> <tr> <td>3h</td><td>D3</td></tr> </table>	Value	Description	0h	D0	1h	D1	2h	D2	3h	D3
Value	Description										
0h	D0										
1h	D1										
2h	D2										
3h	D3										

IOAPICRCEC[0...3]x00000048 (IOAPIC::RCEC::PCIE_CAP_LIST)

PCI Express Capability header.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000048; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000048; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
15:8	NEXT_PTR . Read-write. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID . Read-only. Reset: Fixed,10h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

IOAPICRCEC[0...3]x0000004A (IOAPIC::RCEC::PCIE_CAP)

Read-only. Reset: Fixed,00A2h.

The PCI Express Capabilities register identifies PCI Express device type and associated capabilities.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000004A; IOAPICRCEC[1:0]=1[A0:9F]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000004A; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
15:14	Reserved.
13:9	INT_MESSAGE_NUM. Read-only. Reset: Fixed,00h. Interrupt Message Number.
8	SLOT_IMPLEMENTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. For Downstream Ports, indicates if the Link associated with this Port is connected to a slot. For Upstream Ports, this bit is undefined.
7:4	DEVICE_TYPE. Read-only. Reset: Fixed,Ah. Indicates the type of PCI Express device.
ValidValues:	
Value	Description
0h	PCI Express Endpoint
1h	Legacy PCI Express Endpoint
3h-2h	Reserved.
4h	Root Port of PCI Express Root Complex
5h	Upstream Port of PCI Express Switch
6h	Downstream Port of PCI Express Switch
7h	PCI Express to PCI/PCI-X Bridge
8h	PCI/PCI-X to PCI Express Bridge
9h	Root Complex Integrated Endpoint
Ah	Root Complex Event Collector
Fh-Bh	Reserved.
3:0	VERSION. Read-only. Reset: Fixed,2h. Indicates PCI-SIG defined capability structure version number.

IOAPICRCEC[0...3]x0000004C (IOAPIC::RCEC::DEVICE_CAP)

Reset: Fixed,0000_8FE0h.

The Device Capabilities register identifies device specific capabilities.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000004C; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000004C; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description																		
31:29	Reserved.																		
28	FLR_CAPABLE. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports Function Level Resets.																		
27:26	CAPTURED_SLOT_POWER_SCALE. Read-only. Reset: Fixed,0h. (Upstream Ports only) Indicates the scale used for the Slot Power Limit Value. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1.0x</td></tr> <tr> <td>1h</td><td>0.1x</td></tr> <tr> <td>2h</td><td>0.01x</td></tr> <tr> <td>3h</td><td>0.001x</td></tr> </table>	Value	Description	0h	1.0x	1h	0.1x	2h	0.01x	3h	0.001x								
Value	Description																		
0h	1.0x																		
1h	0.1x																		
2h	0.01x																		
3h	0.001x																		
25:18	CAPTURED_SLOT_POWER_LIMIT. Read-only. Reset: Fixed,00h. (Upstream Ports only) In combination with the Slot Power Limit Scale value, indicates the upper limit on power supplied by slot.																		
17:16	Reserved.																		
15	ROLE_BASED_ERR_REPORTING. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates the function implements Role-Based Error Reporting functionality.																		
14:12	Reserved.																		
11:9	L1_ACCEPTABLE_LATENCY. Read-write. Reset: Fixed,7h. Indicates the maximum acceptable latency that an Endpoint can withstand due to the transition from L1 state to L0 state. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 us</td></tr> <tr> <td>1h</td><td>2 us</td></tr> <tr> <td>2h</td><td>4 us</td></tr> <tr> <td>3h</td><td>8 us</td></tr> <tr> <td>4h</td><td>16 us</td></tr> <tr> <td>5h</td><td>32 us</td></tr> <tr> <td>6h</td><td>64 us</td></tr> <tr> <td>7h</td><td>No Limit</td></tr> </table>	Value	Description	0h	1 us	1h	2 us	2h	4 us	3h	8 us	4h	16 us	5h	32 us	6h	64 us	7h	No Limit
Value	Description																		
0h	1 us																		
1h	2 us																		
2h	4 us																		
3h	8 us																		
4h	16 us																		
5h	32 us																		
6h	64 us																		
7h	No Limit																		
8:6	L0S_ACCEPTABLE_LATENCY. Read-only. Reset: Fixed,7h. Indicates the maximum acceptable total latency that Endpoint can withstand due to the transition from L0s state to L0 state. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>64 ns</td></tr> <tr> <td>1h</td><td>128 ns</td></tr> <tr> <td>2h</td><td>256 ns</td></tr> <tr> <td>3h</td><td>512 ns</td></tr> <tr> <td>4h</td><td>1 us</td></tr> <tr> <td>5h</td><td>2 us</td></tr> <tr> <td>6h</td><td>4 us</td></tr> <tr> <td>7h</td><td>No Limit</td></tr> </table>	Value	Description	0h	64 ns	1h	128 ns	2h	256 ns	3h	512 ns	4h	1 us	5h	2 us	6h	4 us	7h	No Limit
Value	Description																		
0h	64 ns																		
1h	128 ns																		
2h	256 ns																		
3h	512 ns																		
4h	1 us																		
5h	2 us																		
6h	4 us																		
7h	No Limit																		
5	EXTENDED_TAG. Read-only. Reset: Fixed,1. 0=5-Bit Tag Supported. 1=8-Bit Tag Supported. When 10-Bit Tag Requester Supported bit is clear, indicates the maximum supported size of the Tag field as a Requester.																		

4:3	PHANTOM_FUNC. Read-only. Reset: Fixed,0h. Indicates the support for use of unclaimed function numbers to extend the number of outstanding transactions allowed by logically combining unclaimed function numbers with the Tag identifier.	
	ValidValues:	
	Value	Description
	0h	No Phantom Functions
	1h	1 Phantom Function
	2h	3 Phantom Functions
2:0	3h	7 Phantom Functions
	MAX_PAYLOAD_SUPPORT. Read-only. Reset: Fixed,0h. Indicates the maximum payload size that the function can support for TLPs.	
	ValidValues:	
	Value	Description
	0h	128 Bytes
	1h	256 Bytes
	2h	512 Bytes
	3h	1024 Bytes
	4h	2048 Bytes
	5h	4096 Bytes
	7h-6h	Reserved.

IOAPICRCEC[0...3]x00000050 (IOAPIC::RCEC::DEVICE_CNTL)

The Device Control register controls device specific parameters.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000050; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000050; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description																
15	BRIDGE_CFG_RETRY_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Description: (Bridges only) Controls if a PCI Express to PCI/PCI-X Bridge is permitted to return Configuration Retry Status. (Endpoints only) A write of 1 to this bit initiates Function Level Reset to the function. Reads always return 0. For non-Bridges and non-Endpoints this bit is Reserved.																
14:12	MAX_READ_REQUEST_SIZE. Read-only. Reset: Fixed,0h. Controls the maximum Read Request size for the function as a Requester. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>128 Bytes</td></tr> <tr> <td>1h</td><td>256 Bytes</td></tr> <tr> <td>2h</td><td>512 Bytes</td></tr> <tr> <td>3h</td><td>1024 Bytes</td></tr> <tr> <td>4h</td><td>2048 Bytes</td></tr> <tr> <td>5h</td><td>4096 Bytes</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	128 Bytes	1h	256 Bytes	2h	512 Bytes	3h	1024 Bytes	4h	2048 Bytes	5h	4096 Bytes	7h-6h	Reserved.
Value	Description																
0h	128 Bytes																
1h	256 Bytes																
2h	512 Bytes																
3h	1024 Bytes																
4h	2048 Bytes																
5h	4096 Bytes																
7h-6h	Reserved.																
11	NO_SNOOP_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. Controls if the function is permitted to set the No Snoop bit in the Requester Attributes of transactions it initiates that do not require hardware enforced cache coherency.																
10	AUX_POWER_PM_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if a function is permitted to draw AUX power independent of PME AUX power.																
9	PHANTOM_FUNC_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. When 10-Bit Tag Requester Enable bit is clear, controls if a function is permitted to use unclaimed function numbers as Phantom Functions to extend the number of outstanding transaction identifiers.																
8	EXTENDED_TAG_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. When 10-Bit Tag Requester Enable bit is clear, controls if a function is permitted to use an 8-bit Tag field as a Requester. When both bits are disabled the function is restricted to use a 5-bit Tag field.																
7:5	MAX_PAYLOAD_SIZE. Read-only. Reset: Fixed,0h. Controls the maximum TLP payload size for the function. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>128 Bytes</td></tr> <tr> <td>1h</td><td>256 Bytes</td></tr> <tr> <td>2h</td><td>512 Bytes</td></tr> <tr> <td>3h</td><td>1024 Bytes</td></tr> <tr> <td>4h</td><td>2048 Bytes</td></tr> <tr> <td>5h</td><td>4096 Bytes</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	128 Bytes	1h	256 Bytes	2h	512 Bytes	3h	1024 Bytes	4h	2048 Bytes	5h	4096 Bytes	7h-6h	Reserved.
Value	Description																
0h	128 Bytes																
1h	256 Bytes																
2h	512 Bytes																
3h	1024 Bytes																
4h	2048 Bytes																
5h	4096 Bytes																
7h-6h	Reserved.																
4	RELAXED_ORD_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. Controls if the function is permitted to set the Relaxed Ordering bit in the Attributes field of transactions it initiates that do not require strong write ordering.																
3	USR_REPORT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Unsupported Requests.																
2	FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Fatal errors.																
1	NON_FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Non-fatal errors.																
0	CORR_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of correctable errors.																

IOAPICRCEC[0...3]x00000052 (IOAPIC::RCEC::DEVICE_STATUS)

The Device Status register provides information about device specific parameters.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000052; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000052; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
15:6	Reserved.
5	TRANSACTIONS_PEND. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function has issued Non-Posted Requests, on its own behalf, which have not been completed.
4	AUX_PWR. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Functions that require AUX power report this bit as set if AUX power is detected by the function.
3	USR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function received an Unsupported Request.
2	FATAL_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of Fatal errors detected.
1	NON_FATAL_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of Non-fatal errors detected.
0	CORR_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of correctable errors detected.

IOAPICRCEC[0...3]x00000064 (IOAPIC::RCEC::ROOT_CNTRL)

The Root Control register controls Root Complex specific parameters.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000064; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000064; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
15:5	Reserved.
4	CRS_SOFTWARE_VISIBILITY_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the Root Port returns Configuration Request Retry Status Completion Status to software.
3	PM_INTERRUPT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls interrupt generation upon receipt of a PME Message.
2	SERR_ON_FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a System Error should be generated if a Fatal error is reported by any of the devices in the hierarchy associated with this Root Port.
1	SERR_ON_NONFATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a System Error should be generated if a Non-fatal error is reported by any of the devices in the hierarchy associated with this Root Port.
0	SERR_ON_CORR_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a System Error should be generated if a correctable error is reported by any of the devices in the hierarchy associated with this Root Port.

IOAPICRCEC[0...3]x00000068 (IOAPIC::RCEC::ROOT_STATUS)

Reset: 0000_0000h.

The Root Status register provides information about device specific parameters.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000068; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000068; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:18	Reserved.
17	PME_PENDING. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if another PME is pending when the PME Status bit is set. Hardware clears this bit when no more PMEs are pending.
16	PME_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if PME was asserted by the PME Requester indicated in the PME Requestor ID field.
15:0	PME_REQUESTOR_ID. Read-only. Reset: 0000h. When PME Status is set, indicates the Requester ID of the PME Requester.

IOAPICRCEC[0...3]x00000084 (IOAPIC::RCEC::MSI_CAP_LIST)

Message Signaled Interrupt Capability header.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000084; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000084; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
15:8	NEXT_PTR. Read-write. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,05h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

IOAPICRCEC[0...3]x00000086 (IOAPIC::RCEC::MSI_MSG_CNTL)

Message Signaled Interrupt Control register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000086; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000086; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description																
15:11	Reserved.																
10	MSI_EXTENDEDMSG_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Indicates to support Extended Message Data.																
9	MSI_EXTENDEDMSG_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports Extended Message Data.																
8	MSI_PERVECTOR_MASKING_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports MSI per-vector masking.																
7	MSI_64BIT. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports generating 64-bit message addresses.																
6:4	MSI_MULTI_EN. Read-write. Reset: 0h. Controls the number of MSI vectors that the function is permitted to use. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 Vector Allocated</td></tr> <tr> <td>1h</td><td>2 Vectors Allocated</td></tr> <tr> <td>2h</td><td>4 Vectors Allocated</td></tr> <tr> <td>3h</td><td>8 Vectors Allocated</td></tr> <tr> <td>4h</td><td>16 Vectors Allocated</td></tr> <tr> <td>5h</td><td>32 Vectors Allocated</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	1 Vector Allocated	1h	2 Vectors Allocated	2h	4 Vectors Allocated	3h	8 Vectors Allocated	4h	16 Vectors Allocated	5h	32 Vectors Allocated	7h-6h	Reserved.
Value	Description																
0h	1 Vector Allocated																
1h	2 Vectors Allocated																
2h	4 Vectors Allocated																
3h	8 Vectors Allocated																
4h	16 Vectors Allocated																
5h	32 Vectors Allocated																
7h-6h	Reserved.																
3:1	MSI_MULTI_CAP. Read-only. Reset: Fixed,0h. Indicates the number of MSI vectors that the function can support. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 Vector Supported</td></tr> <tr> <td>1h</td><td>2 Vectors Supported</td></tr> <tr> <td>2h</td><td>4 Vectors Supported</td></tr> <tr> <td>3h</td><td>8 Vectors Supported</td></tr> <tr> <td>4h</td><td>16 Vectors Supported</td></tr> <tr> <td>5h</td><td>32 Vectors Supported</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	1 Vector Supported	1h	2 Vectors Supported	2h	4 Vectors Supported	3h	8 Vectors Supported	4h	16 Vectors Supported	5h	32 Vectors Supported	7h-6h	Reserved.
Value	Description																
0h	1 Vector Supported																
1h	2 Vectors Supported																
2h	4 Vectors Supported																
3h	8 Vectors Supported																
4h	16 Vectors Supported																
5h	32 Vectors Supported																
7h-6h	Reserved.																
0	MSI_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to generate MSI requests.																

IOAPICRCEC[0...3]x00000088 (IOAPIC::RCEC::MSI_MSG_ADDR)

Read-write. Reset: 0000_0000h.

Message Address register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000088; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000088; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits Description31:2 **MSI_MSG_ADDR**. Read-write. Reset: 0000_0000h. Bits 31-2 for MSI address.

1:0 Reserved.

IOAPICRCEC[0...3]x0000008C (IOAPIC::RCEC::MSI_MSG_DATA)

Read-write. Reset: 0000h.

Message Data register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000008C; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000008C; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits Description15:0 **MSI_DATA**. Read-write. Reset: 0000h. 16 bits for Message Data.**IOAPICRCEC[0...3]x00000090 (IOAPIC::RCEC::SSID_CAP_LIST)**

Subsystem ID Capability header.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000090; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000090; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits Description15:8 **NEXT_PTR**. Read-write. Pointer to the next item in the capabilities list, or 00h if no other items exist.7:0 **CAP_ID**. Read-only. Reset: Fixed,0Dh. A PCI-SIG defined ID number that indicates the nature and format of the capability.**IOAPICRCEC[0...3]x00000094 (IOAPIC::RCEC::SSID_CAP_VID)**

Read-only. Reset: Fixed,1022h.

Subsystem ID Capability register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000094; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000094; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits Description15:0 **SUBSYSTEM_VENDOR_ID**. Read-only. Reset: Fixed,1022h. Subsystem Vendor ID. Specified by the vendor.**IOAPICRCEC[0...3]x00000096 (IOAPIC::RCEC::SSID_CAP_SSID)**

Read-write.

Subsystem ID Capability register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000096; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000096; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits Description15:0 **SSID_CAP_SSID**. Read-write. Subsystem ID. Specified by the vendor.**IOAPICRCEC[0...3]x00000098 (IOAPIC::RCEC::MSI_MAP_CAP_LIST)**

MSI Mapping Capability header.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000098; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000098; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits Description15:8 **NEXT_PTR**. Read-write. Pointer to the next item in the capabilities list, or 00h if no other items exist.7:0 **CAP_ID**. Read-only. Reset: Fixed,08h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

IOAPICRCEC[0...3]x0000009A (IOAPIC::RCEC::MSI_MAP_CAP)

Read-only. Reset: Fixed,A803h.

MSI Mapping Capability register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000009A; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000009A; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
15:11	CAP_TYPE. Read-only. Reset: Fixed,15h. Indicates this as the MSI Mapping Capability block.
10:2	Reserved.
1	FIXD. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the function supports a fixed MSI mapping at 0xFEExxxxx.
0	EN. Read-only. Reset: Fixed,1. 0=Disable. 1=Enable. Controls if the MSI mapping is active.

IOAPICRCEC[0...3]x00000100 (IOAPIC::RCEC::PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST)

Vendor-Specific Extended Capability header.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000100; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000100; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:20	NEXT_PTR. Read-write. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Bh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

IOAPICRCEC[0...3]x00000104 (IOAPIC::RCEC::PCIE_VENDOR_SPECIFIC_HDR)

Read-only. Reset: Fixed,0101_0001h.

Vendor Specific Header register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000104; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000104; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:20	VSEC_LENGTH. Read-only. Reset: Fixed,010h. Number of bytes in the entire VSEC structure.
19:16	VSEC_REV. Read-only. Reset: Fixed,1h. Vendor-defined revision number.
15:0	VSEC_ID. Read-only. Reset: Fixed,0001h. Vendor-defined ID number.

IOAPICRCEC[0...3]x00000108 (IOAPIC::RCEC::PCIE_VENDOR_SPECIFIC_SCRATCH0)

Read-write. Reset: 0000_0000h.

Vendor-Specific Scratch 0 register

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000108; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000108; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	SCRATCH. Read-write. Reset: 0000_0000h. PCIE scratch 0 register.

IOAPICRCEC[0...3]x0000010C (IOAPIC::RCEC::PCIE_VENDOR_SPECIFIC_SCRATCH1)

Read-write. Reset: 0000_0000h.

Vendor-Specific Scratch 1 register

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000010C; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000010C; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	SCRATCH. Read-write. Reset: 0000_0000h. PCIE scratch 1 register.

IOAPICRCEC[0...3]x00000110 (IOAPIC::RCEC::PCIE_ADV_ERR_RPT_ENH_CAP_LIST)

Advanced Error Reporting Extended Capability header.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000110; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000110; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:20	NEXT_PTR. Read-write. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,2h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0001h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

IOAPICRCEC[0...3]x00000114 (IOAPIC::RCEC::PCIE_UNCORR_ERR_STATUS)

Read-only. Reset: Fixed,0000_0000h.

The Uncorrectable Error Status register reports error status of individual uncorrectable errors in a function.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000114; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000114; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:21	Reserved.
20	UNSUPP_REQ_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects an Unsupported Request Error.
19	ECRC_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects an ECRC Error.
18	MAL_TLP_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Malformed TLP Error.
17	RCV_OVFL_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Receiver Overflow Error.
16	UNEXP_CPL_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects an Unexpected Completion Error.
15	CPL_ABORT_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Completer Abort Error.
14	CPL_TIMEOUT_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Completion Timeout Error.
13	FC_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Flow Control Protocol Error.
12	PSN_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Poisoned TLP Received Error. This bit is sticky.
11:6	Reserved.
5	SURPDN_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Surprise Down Error.
4	DLP_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Data Link Protocol Error. This bit is sticky.
3:1	Reserved.
0	TRAINING_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates a link training error.

IOAPICRCEC[0...3]x00000118 (IOAPIC::RCEC::PCIE_UNCORR_ERR_MASK)

Read-only. Reset: Fixed,0000_0000h.

The Uncorrectable Error Mask register controls reporting of individual uncorrectable errors by a function.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000118; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000118; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:21	Reserved.
20	UNSUPP_REQ_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report an Unsupported Request Error.
19	ECRC_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report an ECRC Error.
18	MAL_TLP_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Malformed TLP Error.
17	RCV_OVFL_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Receiver Overflow Error.
16	UNEXP_CPL_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report an Unexpected Completion Error.
15	CPL_ABORT_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Completer Abort Error.
14	CPL_TIMEOUT_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Completion Timeout Error.
13	FC_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Flow Control Protocol Error.
12	PSN_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Poisoned TLP Received Error.
11:6	Reserved.
5	SURPDN_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Surprise Down Error.
4	DLP_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Data Link Protocol Error.
3:1	Reserved.
0	TRAINING_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if a link could report a training error.

IOAPICRCEC[0...3]x0000011C (IOAPIC::RCEC::PCIE_UNCORR_ERR_SEVERITY)

Read-only. Reset: Fixed,0000_0000h.

The Uncorrectable Error Severity register controls whether an individual uncorrectable error is reported by a function as a Non-fatal or Fatal error.

`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000011C; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000011C; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
31:21	Reserved.
20	UNSUPP_REQ_ERR_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports an Unsupported Request Error.
19	ECRC_ERR_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports an ECRC Error.
18	MAL_TLP_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Malformed TLP Error.
17	RCV_OVFL_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Receiver Overflow Error.
16	UNEXP_CPL_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports an Unexpected Completion Error.
15	CPL_ABORT_ERR_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Completer Abort Error.
14	CPL_TIMEOUT_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Completion Timeout Error.
13	FC_ERR_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Flow Control Protocol Error.
12	PSN_ERR_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Poisoned TLP Received Error.
11:6	Reserved.
5	SURPDN_ERR_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Surprise Down Error.
4	DLP_ERR_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Data Link Protocol Error.
3:1	Reserved.
0	TRAINING_ERR_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how a link reports a training error.

IOAPICRCEC[0...3]x00000120 (IOAPIC::RCEC::PCIE_CORR_ERR_STATUS)

Read-only. Reset: Fixed,0000_0000h.

The Correctable Error Status register reports error status of individual correctable errors in a function.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000120; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000120; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:14	Reserved.
13	ADVISORY_NONFATAL_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects an Advisory Non-Fatal Error. This bit is sticky.
12	REPLAY_TIMER_TIMEOUT_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Replay Timer Timeout Error. This bit is sticky.
11:9	Reserved.
8	REPLAY_NUM_ROLLOVER_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a REPLAY_NUM Rollover Error. This bit is sticky.
7	BAD_DLLP_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Bad DLLP Error. This bit is sticky.
6	BAD_TLP_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Bad TLP Error. This bit is sticky.
5:1	Reserved.
0	RCV_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Receiver Error.

IOAPICRCEC[0...3]x00000124 (IOAPIC::RCEC::PCIE_CORR_ERR_MASK)

Read-only. Reset: Fixed,0000_2000h.

The Correctable Error Mask register controls reporting of individual correctable errors by a function.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000124; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000124; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:14	Reserved.
13	ADVISORY_NONFATAL_ERR_MASK. Read-only. Reset: Fixed,1. 0=Unmasked. 1=Masked. Controls if the function can report an Advisory Non-Fatal Error.
12	REPLAY_TIMER_TIMEOUT_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Replay Timer Timeout Error.
11:9	Reserved.
8	REPLAY_NUM_ROLLOVER_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a REPLAY_NUM Rollover Error.
7	BAD_DLLP_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Bad DLLP Error.
6	BAD_TLP_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Bad TLP Error.
5:1	Reserved.
0	RCV_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Receiver Error.

IOAPICRCEC[0...3]x00000128 (IOAPIC::RCEC::PCIE_ADV_ERR_CAP_CNTL)

Read-only. Reset: Fixed,0000_0000h.

Advanced Error Capabilities and Control register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000128; IOAPICRCEC[1:0]=1[A0:9F]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000128; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:13	Reserved.
12	COMPLETION_TIMEOUT_LOG_CAPABLE. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is capable of recording the TLP Prefix (if any) and the Header for the TLP corresponding to a detected Completion Timeout error.
11	TLP_PREFIX_LOG_PRESENT. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. When the First Error Pointer is valid, indicates that the TLP Prefix Log register contains valid information. This bit is sticky. If End-End TLP Prefix Supported bit is not set, this bit is Reserved.
10	MULTI_HDR_RECD_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the function is permitted to record more than one error header.
9	MULTI_HDR_RECD_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is capable of recording more than one error header.
8	ECRC_CHECK_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the function checks ECRC. This bit is sticky.
7	ECRC_CHECK_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is capable of checking ECRC.
6	ECRC_GEN_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the function generates ECRC. This bit is sticky.
5	ECRC_GEN_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is capable of generating ECRC.
4:0	FIRST_ERR_PTR. Read-only. Reset: Fixed,00h. Indicates the bit position of the first error reported in the Uncorrectable Error Status register. This field is only valid if the indicated bit is also set. This field is sticky.

IOAPICRCEC[0...3]x0000012C (IOAPIC::RCEC::PCIE_HDR_LOG0)

Read-only. Reset: Fixed,0000_0000h.

Header Log register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000012C; IOAPICRCEC[1:0]=1[A0:9F]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000012C; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	TLP_HDR. Read-only. Reset: Fixed,0000_0000h. TLP Header 1st DW captures the first DW of the Header for the TLP corresponding to a detected error.

IOAPICRCEC[0...3]x00000130 (IOAPIC::RCEC::PCIE_HDR_LOG1)

Read-only. Reset: Fixed,0000_0000h.

Header Log register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000130; IOAPICRCEC[1:0]=1[A0:9F]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000130; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	TLP_HDR. Read-only. Reset: Fixed,0000_0000h. TLP Header 2nd DW captures the first DW of the Header for the TLP corresponding to a detected error.

IOAPICRCEC[0...3]x00000134 (IOAPIC::RCEC::PCIE_HDR_LOG2)

Read-only. Reset: Fixed,0000_0000h.

Header Log register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000134; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000134; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	TLP_HDR. Read-only. Reset: Fixed,0000_0000h. TLP Header 3rd DW captures the first DW of the Header for the TLP corresponding to a detected error.

IOAPICRCEC[0...3]x00000138 (IOAPIC::RCEC::PCIE_HDR_LOG3)

Read-only. Reset: Fixed,0000_0000h.

Header Log register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000138; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000138; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	TLP_HDR. Read-only. Reset: Fixed,0000_0000h. TLP Header 4th DW captures the first DW of the Header for the TLP corresponding to a detected error.

IOAPICRCEC[0...3]x0000013C (IOAPIC::RCEC::PCIE_ROOT_ERR_CMD)

Read-write. Reset: 0000_0000h.

Root Error Command register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000013C; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000013C; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:3	Reserved.
2	FATAL_ERR_REP_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the generation of an interrupt when a Fatal error is reported by any of the devices in the hierarchy associated with this Root Port.
1	NONFATAL_ERR_REP_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the generation of an interrupt when a Non-fatal error is reported by any of the devices in the hierarchy associated with this Root Port.
0	CORR_ERR_REP_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the generation of an interrupt when a correctable error is reported by any of the devices in the hierarchy associated with this Root Port.

IOAPICRCEC[0...3]x00000140 (IOAPIC::RCEC::PCIE_ROOT_ERR_STATUS)

Root Error Status register.

_johub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000140; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_johub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000140; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:27	ADV_ERR_INT_MSG_NUM. Read-only. Reset: Fixed,00h. Indicates the MSI/MSI-X vector used for interrupts generated in association with any of the status bits in the AER capability structure.
26:7	Reserved.
6	FATAL_ERROR_MSG_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if one or more Fatal Uncorrectable error Messages have been received. This bit is sticky.
5	NONFATAL_ERROR_MSG_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if one or more Non-Fatal Uncorrectable error Messages have been received. This bit is sticky.
4	FIRST_UNCORRECTABLE_FATAL. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the first Uncorrectable error Message received is for a Fatal error. This bit is sticky.
3	MULT_ERR_FATAL_NONFATAL_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if either a Fatal or a Non-fatal error is received and ERR_FATAL/NONFATAL Received is already set. This bit is sticky.
2	ERR_FATAL_NONFATAL_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if either a Fatal or a Non-fatal error Message is received and this bit is not already set. This bit is sticky.
1	MULT_ERR_CORR_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a correctable error Message is received and ERR_COR Received is already set. This bit is sticky.
0	ERR_CORR_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a correctable error Message is received and this bit is not already set. This bit is sticky.

IOAPICRCEC[0...3]x00000144 (IOAPIC::RCEC::PCIE_ERR_SRC_ID)

Read-only. Reset: 0000_0000h.

The Error Source Identification register identifies the source (Requester ID) of first correctable and uncorrectable (Non-fatal/Fatal) errors reported in the Root Error Status register.

_johub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000144; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_johub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000144; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:16	ERR_FATAL_NONFATAL_SRC_ID. Read-only. Reset: 0000h. Indicates the Requester ID indicated in the received ERR_FATAL or ERR_NONFATAL Message when the ERR_FATAL/NONFATAL Received bit is not already set. This field is sticky.
15:0	ERR_CORR_SRC_ID. Read-only. Reset: 0000h. Indicates the Requester ID indicated in the received ERR_CORR Message when the ERR_CORR Received bit is not already set. This field is sticky.

IOAPICRCEC[0...3]x00000148 (IOAPIC::RCEC::PCIE_TLP_PREFIX_LOG0)

Read-only. Reset: Fixed,0000_0000h.

TLP Prefix Log register.

_johub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000148; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_johub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000148; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: Fixed,0000_0000h. First TLP Prefix Log (if supported) captures the first End-End TLP Prefix (if present) for the TLP corresponding to the detected error.

IOAPICRCEC[0...3]x0000014C (IOAPIC::RCEC::PCIE_TLP_PREFIX_LOG1)

Read-only. Reset: Fixed,0000_0000h.

TLP Prefix Log register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000014C; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000014C; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: Fixed,0000_0000h. Second TLP Prefix Log (if supported) captures the second End-End TLP Prefix (if present) for the TLP corresponding to the detected error.

IOAPICRCEC[0...3]x00000150 (IOAPIC::RCEC::PCIE_TLP_PREFIX_LOG2)

Read-only. Reset: Fixed,0000_0000h.

TLP Prefix Log register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000150; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000150; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: Fixed,0000_0000h. Third TLP Prefix Log (if supported) captures the third End-End TLP Prefix (if present) for the TLP corresponding to the detected error.

IOAPICRCEC[0...3]x00000154 (IOAPIC::RCEC::PCIE_TLP_PREFIX_LOG3)

Read-only. Reset: Fixed,0000_0000h.

TLP Prefix Log register.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000154; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000154; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: Fixed,0000_0000h. Fourth TLP Prefix Log (if supported) captures the fourth End-End TLP Prefix (if present) for the TLP corresponding to the detected error.

IOAPICRCEC[0...3]x00000158 (IOAPIC::RCEC::PCIE_RCECEPA_ENH_CAP_LIST)

Root Complex Event Collector Endpoint Association Extended Capability header.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000158; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000158; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:20	NEXT_PTR. Read-write. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,2h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0007h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

IOAPICRCEC[0...3]x0000015C (IOAPIC::RCEC::PCIE_RCECEPA_ASSOCI_BITMAP)

Read-write.

Association Bitmap.

_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x0000015C; IOAPICRCEC[1:0]=1[A0:9F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x0000015C; IOAPICRCEC[3:2]=1A[2:1]0_0000h

Bits	Description
31:0	ASSOCI_BITMAP. Read-write. A bitmap indicating which Root Complex Integrated Endpoints (devices) on the same logical bus as the Event Collector itself are supported by the Event Collector.

IOAPICRCEC[0...3]x00000161 (IOAPIC::RCEC::PCIE_RCECEPA_ASSOCI_NEXTBUS)

Read-write.

RCEC Bus Range`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000161; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000161; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
7:0	NEXT_BUS . Read-write. RCEC Next Bus

IOAPICRCEC[0...3]x00000162 (IOAPIC::RCEC::PCIE_RCECEPA_ASSOCI_LASTBUS)

Read-write.

RCEC Bus Range`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00000162; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00000162; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
7:0	LAST_BUS . Read-write. RCEC Last Bus

IOAPICRCEC[0...3]x00001000 (IOAPIC::RCEC::RCEC_CFG)

Read-write. Reset: 0000_0032h.

RCEC Configuration Register`_iohub[1:0]_nbio0_aliasSMN; IOAPICRCEC[1:0]x00001000; IOAPICRCEC[1:0]=1[A0:9F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICRCEC[3:2]x00001000; IOAPICRCEC[3:2]=1A[2:1]0_0000h`

Bits	Description
31:7	Reserved.
6:4	FUNC_NUM . Read-write. Reset: 3h. Controls the function number of this RCEC.
3:2	Reserved.
1	HWINIT_WR_LOCK . Read-write. Reset: 1. 0=HwInit fields are writable. 1=HwInit fields are read-only. Controls if HwInit fields are read-only.
0	SYSERR_DISABLE . Read-write. Reset: 0. 0=Enable. 1=Disable. Control whether to generate system error or not.

13.4 IOAPIC

13.4.1 Overview

Each instance of IOHub in the system contains an IOAPIC, separate from the IOAPIC in the [FCH](#). When the system is in APIC mode, the IOHub IOAPIC services legacy INTx interrupts from the [PCIe](#) root complex ports on the same node. When the system is in PIC mode, legacy INTx interrupts flow through the mapping logic at the front end of the IOHub IOAPIC and are then redirected to the PIC in the FCH.

13.4.2 Register Access

The IOHub IOAPIC features a standard set of IOAPIC [MMIO](#) registers. The MMIO aperture is controlled by the IOHC. Proprietary control registers are accessed through the various [SMN](#) access methods such as SMN_INDEX/SMN_DATA.

13.4.3 Initialization

Many of the IOHC registers needed to control address decoding and transaction routing are standard PCI-PCI bridge registers associated with each of the PCI Express root ports. Standard PCI enumeration routines may be used to initialize these registers. The following sections describe additional proprietary registers which must be programmed prior to PCI enumeration.

13.4.3.1 IOAPIC Initialization

The configuration of the IOAPIC [MMIO](#) base address is described in 13.2.4.1 [Configuring Non-PCI Resources].

The IOAPIC has up to a total of 90 interrupt inputs grouped as 5 interrupts per [PCIe](#) root complex bridge. Each root complex bridge supports 4 interrupts corresponding to INT A/B/C/D from the PCIe link and an additional interrupt from the bridge itself to support features like PME and AER.

Interrupt inputs are swizzled and mapped onto one of 32 IOAPIC redirection table entries. The recommended interrupt routing and swizzling configuration is shown in the table below for each logical bridge. Additional information about logical bridge numbering and its association with the root port bus/device/function number is covered in 13.2.4.3 [Bridge Device/Function Remapping].

Table 232: Recommended Interrupt Routing and Swizzling

Logical Bridge Number	Register	Setting	Description
0	Br0_ext_Intr_grp	0x0	Map INT A/B/C/D to redirection table entries 0/1/2/3. Map bridge interrupt to redirection table entry 0.
	Br0_ext_Intr_swz	0x0	
	Br0_ext_int_map	0x0	
1	Br1_ext_Intr_grp	0x1	Map INT A/B/C/D to redirection table entries 4/5/6/7. Map bridge interrupt to redirection table entry 0.
	Br1_ext_Intr_swz	0x0	
	Br1_ext_int_map	0x0	
2	Br2_ext_Intr_grp	0x2	Map INT A/B/C/D to redirection table entries 8/9/10/11. Map bridge interrupt to redirection table entry 0.
	Br2_ext_Intr_swz	0x0	
	Br2_ext_int_map	0x0	
3	Br3_ext_Intr_grp	0x3	Map INT A/B/C/D to redirection table entries 12/13/14/15. Map bridge interrupt to redirection table entry 0.
	Br3_ext_Intr_swz	0x0	
	Br3_ext_int_map	0x0	
4	Br4_ext_Intr_grp	0x4	Map INT A/B/C/D to redirection table entries 16/17/18/19. Map bridge interrupt to redirection table entry 0.
	Br4_ext_Intr_swz	0x0	
	Br4_ext_int_map	0x0	
5	Br5_ext_Intr_grp	0x4	Map INT A/B/C/D to redirection table entries 18/19/16/17. Map bridge interrupt to redirection table entry 0.
	Br5_ext_Intr_swz	0x2	
	Br5_ext_int_map	0x0	
6	Br6_ext_Intr_grp	0x3	Map INT A/B/C/D to redirection table entries 14/15/12/13. Map bridge interrupt to redirection table entry 0.
	Br6_ext_Intr_swz	0x2	
	Br6_ext_int_map	0x0	
7	Br7_ext_Intr_grp	0x2	Map INT A/B/C/D to redirection table entries 10/11/8/9.
	Br7_ext_Intr_swz	0x2	

	Br7_ext_int_map	0x0	Map bridge interrupt to redirection table entry 0.
8	Br8_ext_Intr_grp	0x1	Map INT A/B/C/D to redirection table entries 6/7/4/5. Map bridge interrupt to redirection table entry 0.
	Br8_ext_Intr_swz	0x2	
	Br8_ext_int_map	0x0	
9	Br9_ext_Intr_grp	0x0	Map INT A/B/C/D to redirection table entries 2/3/0/1. Map bridge interrupt to redirection table entry 1.
	Br9_ext_Intr_swz	0x2	
	Br9_ext_int_map	0x1	
10	Br10_ext_Intr_grp	0x0	Map INT A/B/C/D to redirection table entries 1/2/3/0. Map bridge interrupt to redirection table entry 1.
	Br10_ext_Intr_swz	0x1	
	Br10_ext_int_map	0x1	
11	Br11_ext_Intr_grp	0x1	Map INT A/B/C/D to redirection table entries 5/6/7/4. Map bridge interrupt to redirection table entry 1.
	Br11_ext_Intr_swz	0x1	
	Br11_ext_int_map	0x1	
12	Br12_ext_Intr_grp	0x2	Map INT A/B/C/D to redirection table entries 9/10/11/8. Map bridge interrupt to redirection table entry 1.
	Br12_ext_Intr_swz	0x1	
	Br12_ext_int_map	0x1	
13	Br13_ext_Intr_grp	0x3	Map INT A/B/C/D to redirection table entries 13/14/15/12. Map bridge interrupt to redirection table entry 1.
	Br13_ext_Intr_swz	0x1	
	Br13_ext_int_map	0x1	
14	Br14_ext_Intr_grp	0x4	Map INT A/B/C/D to redirection table entries 17/18/19/16. Map bridge interrupt to redirection table entry 1.
	Br14_ext_Intr_swz	0x1	
	Br14_ext_int_map	0x1	
15	Br15_ext_Intr_grp	0x4	Map INT A/B/C/D to redirection table entries 19/16/17/18. Map bridge interrupt to redirection table entry 1.
	Br15_ext_Intr_swz	0x3	
	Br15_ext_int_map	0x1	
16	Br16_ext_Intr_grp	0x3	Map INT A/B/C/D to redirection table entries 15/12/13/14. Map bridge interrupt to redirection table entry 1.
	Br16_ext_Intr_swz	0x3	
	Br16_ext_int_map	0x1	
17	Br17_ext_Intr_grp	0x2	Map INT A/B/C/D to redirection table entries 11/8/9/10. Map bridge interrupt to redirection table entry 1.
	Br17_ext_Intr_swz	0x3	
	Br17_ext_int_map	0x1	
18	Br18_ext_Intr_grp	0x1	Map INT A/B/C/D to redirection table entries 7/4/5/6. Map bridge interrupt to redirection table entry 2.
	Br18_ext_Intr_swz	0x3	
	Br18_ext_int_map	0x2	
19	Br19_ext_Intr_grp	0x0	Map INT A/B/C/D to redirection table entries 3/0/1/2. Map bridge interrupt to redirection table entry 2.
	Br19_ext_Intr_swz	0x3	
	Br19_ext_int_map	0x2	

20	Br20_ext_Intr_grp	0x0	Map INT A/B/C/D to redirection table entries 0/1/2/3. Map bridge interrupt to redirection table entry 2.
	Br20_ext_Intr_swz	0x0	
	Br20_ext_int_map	0x2	
21	Br21_ext_Intr_grp	0x1	Map INT A/B/C/D to redirection table entries 4/5/6/7. Map bridge interrupt to redirection table entry 2.
	Br21_ext_Intr_swz	0x0	
	Br21_ext_int_map	0x2	
22	Br22_ext_Intr_grp	0x2	Map INT A/B/C/D to redirection table entries 8/9/10/11. Map bridge interrupt to redirection table entry 3.
	Br22_ext_Intr_swz	0x0	
	Br22_ext_int_map	0x3	
23	Br23_ext_Intr_grp	0x3	Map INT A/B/C/D to redirection table entries 12/13/14/15. Map bridge interrupt to redirection table entry 3.
	Br23_ext_Intr_swz	0x0	
	Br23_ext_int_map	0x3	

13.4.3.2 PIC Mode

When the system is in PIC mode, INTx interrupts are still mapped onto the 32 redirection table entries of the IOAPIC. These are then reduced modulo 8 onto 8 interrupts (INT A-H) that are forwarded to the PIC in the [FCH](#).

In a multi-node system the INT A-H interrupts are sent from each node and are logically ORed together before being sent to FCH. No swizzling is performed between the IOAPIC and the PIC.

13.4.4 IOAPIC Registers

BXXD00F3x000 (IOAPIC::FEATURES_ENABLE)

_iohub0_nbio0_aliasHOST; BXXD00F3x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub0_nbio1_aliasHOST; BXXD00F3x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio0_aliasHOST; BXXD00F3x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio1_aliasHOST; BXXD00F3x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000000; IOAPIC[1:0]=14[4:3]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000000; IOAPIC[3:2]=14[6:5]0_0000h	
Bits	Description
31:10	Reserved.
9	INTx_LevelOnlyMode. Selects Level Triggered Mode for INTx inside IOAPIC. Negative pulses and positive pulses on the interrupt wire are cancelled out when this bit is 1. When this bit is 0, IOAPIC is in Edge Triggered Mode and only positive pulses are cancelled out inside IOAPIC. AccessType: _iohub0_nbio0_alias[SMN,HOST] _iohub0_nbio1_aliasHOST Read-write AccessType: _iohub0_nbio1_aliasSMN: Reserved AccessType: _iohub1_nbio0_aliasHOST: Read-write AccessType: _iohub1_nbio0_aliasSMN: Reserved AccessType: _iohub1_nbio1_aliasHOST: Read-write AccessType: _iohub1_nbio1_aliasSMN: Reserved Reset: _iohub0_nbio0_alias[SMN,HOST] _iohub0_nbio1_aliasHOST _iohub1_nbio[1:0]_aliasHOST 1
8:6	Reserved.
5	Ioapic_secondary_en. Enables secondary mode for IOAPIC within an NBIO instance not directly attached to the FCH 0 - primary IOAPIC 1 - secondary IOAPIC. AccessType: _iohub0_nbio0_alias[SMN,HOST] _iohub0_nbio1_aliasHOST Read-write AccessType: _iohub0_nbio1_aliasSMN: Reserved AccessType: _iohub1_nbio0_aliasHOST: Read-write AccessType: _iohub1_nbio0_aliasSMN: Reserved AccessType: _iohub1_nbio1_aliasHOST: Read-write AccessType: _iohub1_nbio1_aliasSMN: Reserved Reset: _iohub0_nbio0_alias[SMN,HOST] _iohub0_nbio1_aliasHOST _iohub1_nbio[1:0]_aliasHOST 0
4	Ioapic_sb_feature_en. Enabling masked interrupts to be routed back to FCH PIC/IOAPIC. AccessType: _iohub0_nbio0_alias[SMN,HOST] _iohub0_nbio1_aliasHOST Read-write AccessType: _iohub0_nbio1_aliasSMN: Reserved AccessType: _iohub1_nbio0_aliasHOST: Read-write AccessType: _iohub1_nbio0_aliasSMN: Reserved AccessType: _iohub1_nbio1_aliasHOST: Read-write AccessType: _iohub1_nbio1_aliasSMN: Reserved Reset: _iohub0_nbio0_alias[SMN,HOST] _iohub0_nbio1_aliasHOST _iohub1_nbio[1:0]_aliasHOST 0
3	Reserved.
2	Ioapic_id_ext_en. AccessType: _iohub0_nbio0_alias[SMN,HOST] _iohub0_nbio1_aliasHOST Read-write AccessType: _iohub0_nbio1_aliasSMN: Reserved AccessType: _iohub1_nbio0_aliasHOST: Read-write AccessType: _iohub1_nbio0_aliasSMN: Reserved AccessType: _iohub1_nbio1_aliasHOST: Read-write

	AccessType: _iohub1_nbio1_aliasSMN: Reserved
	Reset: _iohub0_nbio0_alias[SMN,HOST]
	_iohub0_nbio1_aliasHOST
	_iohub1_nbio[1:0]_aliasHOST
	1
	Description: Extend IOAPIC ID from 4-bit to 8-bit 0=4-bit ID 1=8-bit ID.
1:0	Reserved.

BXXD00F3x0[40...9C] (IOAPIC::IOAPIC_BR_INTERRUPT_ROUTING)

Read-write. Reset: 0000_0000h.

Interrupt routing controls for the corresponding logical bridge.

_iohub0_n[23:0]_nbio0_aliasHOST; BXXD00F3x0[[9:4][C,8,4,0]]; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub0_n[23:0]_nbio1_aliasHOST; BXXD00F3x0[[9:4][C,8,4,0]]; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub1_n[23:0]_nbio0_aliasHOST; BXXD00F3x0[[9:4][C,8,4,0]]; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub1_n[23:0]_nbio1_aliasHOST; BXXD00F3x0[[9:4][C,8,4,0]]; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub0_n[23:0]_nbio0_aliasSMN; IOAPIC0x0000_00[9C,98,94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40]; IOAPIC0=1430_0000h	
_iohub1_n[23:0]_nbio0_aliasSMN; IOAPIC1x0000_00[9C,98,94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40]; IOAPIC1=1440_0000h	
_iohub0_n[23:0]_nbio1_aliasSMN; IOAPIC2x0000_00[9C,98,94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40]; IOAPIC2=1450_0000h	
_iohub1_n[23:0]_nbio1_aliasSMN; IOAPIC3x0000_00[9C,98,94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40]; IOAPIC3=1460_0000h	

Bits	Description
31:21	Reserved.
20:16	Br_ext_Intr_map. Read-write. Reset: 00h. Map the corresponding logical bridge interrupts to IOAPIC redirection table entry.
15:6	Reserved.
5:4	Br_ext_Intr_swz. Read-write. Reset: 0h. Description: Swizzle the corresponding logical bridge external INTA/B/C/D before map to IOAPIC pins. 00=ABCD 01=BCDA 10=CDAB 11=DABC.
3	Reserved.
2:0	Br_ext_Intr_grp. Read-write. Reset: 0h. Map the corresponding logical bridge external INTA/B/C/D to IOAPIC pins.

BXXD00F3x0C4 (IOAPIC::IOAPIC_SERIAL_IRQ_STATUS)

Read-only. Reset: 0000_0000h.

IRQ Status.

_iohub0_nbio0_aliasHOST; BXXD00F3x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub0_nbio1_aliasHOST; BXXD00F3x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio0_aliasHOST; BXXD00F3x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio1_aliasHOST; BXXD00F3x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x000000C4; IOAPIC[1:0]=14[4:3]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x000000C4; IOAPIC[3:2]=14[6:5]0_0000h	

Bits	Description
31:0	Internal_irq_sts. Read-only. Reset: 0000_0000h. Shows the status of the 32 IOAPIC interrupt table/pins.

BXXD00F3x0F8 (IOAPIC::IOAPIC_SCRATCH_0)

Read-write. Reset: 0000_0000h.

Scratch Register.

_iohub0_nbio0_aliasHOST; BXXD00F3x0F8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x0F8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x0F8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x0F8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x000000F8; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x000000F8; IOAPIC[3:2]=14[6:5]0_0000h

Bits	Description
------	-------------

31:0	Scratch_0. Read-write. Reset: 0000_0000h. 32 scratch bits.
------	---

BXXD00F3x0FC (IOAPIC::IOAPIC_SCRATCH_1)

Read-write. Reset: 0000_0000h.

Scratch Register.

_iohub0_nbio0_aliasHOST; BXXD00F3x0FC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x0FC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x0FC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x0FC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x000000FC; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x000000FC; IOAPIC[3:2]=14[6:5]0_0000h

Bits	Description
------	-------------

31:0	Scratch_1. Read-write. Reset: 0000_0000h. 32 scratch bits.
------	---

BXXD00F3x100 (IOAPIC::IOAPIC_GLUE_CG_LCLK_CTRL_0)

Read-write. Reset: FFC0_0100h.

IOAPIC LCLK Clock Gating Control 0.

_iohub0_nbio0_aliasHOST; BXXD00F3x100; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F3x100; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F3x100; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F3x100; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000100; IOAPIC[1:0]=14[4:3]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000100; IOAPIC[3:2]=14[6:5]0_0000h

Bits	Description
31	SOFT_OVERRIDE_CLK0. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for ioapic_cfg. 0 - Enable Clock Gating 1 - Disable Clock Gating.
30	SOFT_OVERRIDE_CLK1. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for IOAPIC_Perf. 0 - Enable Clock Gating 1 - Disable Clock Gating.
29	SOFT_OVERRIDE_CLK2. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for IOAPIC_Host_Dma. 0 - Enable Clock Gating 1 - Disable Clock Gating.
28	SOFT_OVERRIDE_CLK3. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
27	SOFT_OVERRIDE_CLK4. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
26	SOFT_OVERRIDE_CLK5. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
25	SOFT_OVERRIDE_CLK6. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
24	SOFT_OVERRIDE_CLK7. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
23	SOFT_OVERRIDE_CLK8. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
22	SOFT_OVERRIDE_CLK9. Read-write. Reset: 1. Init: 0. Description: Disable dynamic clock gating for unused branch. 0 - Enable Clock Gating 1 - Disable Clock Gating.
21:12	Reserved.

11:4	CG_OFF_HYSTERESIS. Read-write. Reset: 10h. Hysteresis for local clock gating to filter out small turn off changes.
3:0	Reserved.

BXXD00F3x110 (IOAPIC::IOAPIC_SDP_PORT_CONTROL)

Read-write. Reset: 0000_000Fh.

sdp port control register

_iohub0_nbio0_aliasHOST; BXXD00F3x110; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x110; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x110; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x110; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000110; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000110; IOAPIC[3:2]=14[6:5]0_0000h

Bits	Description
31:12	Reserved.
11:0	Port_Disconnect_Hysteresis. Read-write. Reset: 00Fh. Hysteresis timer to deassert SDP ClkReq when block is idle.

BXXD00F3x114 (IOAPIC::IOAPIC_PERF_CNTL)

Read-write.

IOAPIC Performance Counter Control

_iohub0_nbio0_aliasHOST; BXXD00F3x114; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x114; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x114; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x114; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000114; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000114; IOAPIC[3:2]=14[6:5]0_0000h

Bits	Description
31:24	EVENT3_SEL. Read-write. Counter 3 event select.
23:16	EVENT2_SEL. Read-write. Counter 2 event select.
15:8	EVENT1_SEL. Read-write. Counter 1 event select.
7:0	EVENT0_SEL. Read-write. Counter 0 event select.

BXXD00F3x118 (IOAPIC::IOAPIC_PERF_COUNT0)

Read-only.

IOAPIC Performance Counter 0

_iohub0_nbio0_aliasHOST; BXXD00F3x118; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x118; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x118; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x118; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000118; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000118; IOAPIC[3:2]=14[6:5]0_0000h

Bits	Description
31:0	COUNTER0. Read-only. Read back value of Counter 0 bit 31:0.

BXXD00F3x11C (IOAPIC::IOAPIC_PERF_COUNT0_UPPER)

Read-only.

IOAPIC Performance Counter 0

_iohub0_nbio0_aliasHOST; BXXD00F3x11C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x11C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x11C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x11C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x0000011C; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x0000011C; IOAPIC[3:2]=14[6:5]0_0000h

Bits Description

31:24 Reserved.

23:0 **COUNTER0_UPPER**. Read-only. Read back value of Counter 0 bit 55:32.**BXXD00F3x120 (IOAPIC::IOAPIC_PERF_COUNT1)**

Read-only.

IOAPIC Performance Counter 1

_iohub0_nbio0_aliasHOST; BXXD00F3x120; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x120; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x120; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x120; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000120; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000120; IOAPIC[3:2]=14[6:5]0_0000h

Bits Description31:0 **COUNTER1**. Read-only. Read back value of Counter 1 bit 31:0.**BXXD00F3x124 (IOAPIC::IOAPIC_PERF_COUNT1_UPPER)**

Read-only.

IOAPIC Performance Counter 1

_iohub0_nbio0_aliasHOST; BXXD00F3x124; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x124; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x124; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x124; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000124; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000124; IOAPIC[3:2]=14[6:5]0_0000h

Bits Description

31:24 Reserved.

23:0 **COUNTER1_UPPER**. Read-only. Read back value of Counter 1 bit 55:32.**BXXD00F3x128 (IOAPIC::IOAPIC_PERF_COUNT2)**

Read-only.

IOAPIC Performance Counter 2

_iohub0_nbio0_aliasHOST; BXXD00F3x128; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x128; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x128; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x128; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000128; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000128; IOAPIC[3:2]=14[6:5]0_0000h

Bits Description31:0 **COUNTER2**. Read-only. Read back value of Counter 2 bit 31:0.

BXXD00F3x12C (IOAPIC::IOAPIC_PERF_COUNT2_UPPER)

Read-only.

IOAPIC Performance Counter 2

_iohub0_nbio0_aliasHOST; BXXD00F3x12C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x12C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x12C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x12C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x0000012C; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x0000012C; IOAPIC[3:2]=14[6:5]0_0000h

Bits	Description
31:24	Reserved.
23:0	COUNTER2_UPPER . Read-only. Read back value of Counter 2 bit 55:32.

BXXD00F3x130 (IOAPIC::IOAPIC_PERF_COUNT3)

Read-only.

IOAPIC Performance Counter 3

_iohub0_nbio0_aliasHOST; BXXD00F3x130; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x130; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x130; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x130; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000130; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000130; IOAPIC[3:2]=14[6:5]0_0000h

Bits	Description
31:0	COUNTER3 . Read-only. Read back value of Counter 3 bit 33:0.

BXXD00F3x134 (IOAPIC::IOAPIC_PERF_COUNT3_UPPER)

Read-only.

IOAPIC Performance Counter 3

_iohub0_nbio0_aliasHOST; BXXD00F3x134; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x134; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x134; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x134; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000134; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000134; IOAPIC[3:2]=14[6:5]0_0000h

Bits	Description
31:24	Reserved.
23:0	COUNTER3_UPPER . Read-only. Read back value of Counter 3 bit 55:32.

BXXD00F3x140 (IOAPIC::IOAPIC_PGSLV_CONTROL)

Read-write. Reset: 0000_0004h.

power gate control register

_iohub0_nbio0_aliasHOST; BXXD00F3x140; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F3x140; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F3x140; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F3x140; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000140; IOAPIC[1:0]=14[4:3]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000140; IOAPIC[3:2]=14[6:5]0_0000h

Bits	Description
31:5	Reserved.
4:0	PGSLV_Hysteresis . Read-write. Reset: 04h. Hysteresis timer to enter power gating. The counter decrements every 200ns

BXXD00F3x144 (IOAPIC::IOAPIC_RSMU_HCID)

Read-write. Reset: 0002_0000h.

RSMU hardware revision register.

`_iohub0_nbio0_aliasHOST; BXXD00F3x144; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_iohub0_nbio1_aliasHOST; BXXD00F3x144; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]``_iohub1_nbio0_aliasHOST; BXXD00F3x144; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_iohub1_nbio1_aliasHOST; BXXD00F3x144; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000144; IOAPIC[1:0]=14[4:3]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000144; IOAPIC[3:2]=14[6:5]0_0000h`

Bits	Description
31:23	Reserved.
22:16	RSMU_HCID_HwMajVer. Read-write. Reset: 02h. RSMU hardware major revision.
15	Reserved.
14:8	RSMU_HCID_HwMinVer. Read-write. Reset: 00h. RSMU hardware minor revision.
7:6	Reserved.
5:0	RSMU_HCID_HwRev. Read-write. Reset: 00h. RSMU hardware revision.

BXXD00F3x148 (IOAPIC::IOAPIC_RSMU_SIID)

Read-write. Reset: 0002_0000h.

RSMU software revision register.

`_iohub0_nbio0_aliasHOST; BXXD00F3x148; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_iohub0_nbio1_aliasHOST; BXXD00F3x148; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]``_iohub1_nbio0_aliasHOST; BXXD00F3x148; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_iohub1_nbio1_aliasHOST; BXXD00F3x148; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_iohub[1:0]_nbio0_aliasSMN; IOAPIC[1:0]x00000148; IOAPIC[1:0]=14[4:3]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPIC[3:2]x00000148; IOAPIC[3:2]=14[6:5]0_0000h`

Bits	Description
31:23	Reserved.
22:16	RSMU_SIID_SwIfMajVer. Read-write. Reset: 02h. RSMU software major revision.
15	Reserved.
14:8	RSMU_SIID_SwIfMinVer. Read-write. Reset: 00h. RSMU software minor revision.
7:6	Reserved.
5:0	RSMU_SIID_SwIfRev. Read-write. Reset: 00h. RSMU software revision.

IOAPICMMIO[0...3]x00000000 (IOAPIC::IOAPICMIO_INDEX)

Read-write. Reset: 0000_0000h.

Index registers for IOAPIC MIO Indirect space

`_iohub[1:0]_nbio0_aliasSMN; IOAPICMMIO[1:0]x00000000; IOAPICMMIO[1:0]=02[9:8]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICMMIO[3:2]x00000000; IOAPICMMIO[3:2]=02[B:A]0_0000h``_iohub0_nbio0_aliasHOST; IOAPICMMIO0x00; IOAPICMMIO0={IOHC::IOAPIC_BASE_ADDR_HI_iohub0_nbio0_aliasSMN[IOAPIC_BASE_ADDR_HI], IOHC::IOAPIC_BASE_ADDR_LO_iohub0_nbio0_aliasSMN[IOAPIC_BASE_ADDR_LO], 00h}``_iohub1_nbio0_aliasHOST; IOAPICMMIO1x00; IOAPICMMIO1={IOHC::IOAPIC_BASE_ADDR_HI_iohub1_nbio1_aliasSMN[IOAPIC_BASE_ADDR_HI], IOHC::IOAPIC_BASE_ADDR_LO_iohub1_nbio1_aliasSMN[IOAPIC_BASE_ADDR_LO], 00h}`

Bits	Description
31:0	IOAPICMIO_INDEX_data. Read-write. Reset: 0000_0000h. Index registers for IOAPIC MIO Indirect space.

IOAPICMMIO[0...3]x00000010 (IOAPIC::IOAPICMIO_DATA)

Read-write. Reset: 0000_0000h.

Data registers for IOAPIC MIO Indirect space

`_iohub[1:0]_nbio0_aliasSMN; IOAPICMMIO[1:0]x00000010; IOAPICMMIO[1:0]=02[9:8]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICMMIO[3:2]x00000010; IOAPICMMIO[3:2]=02[B:A]0_0000h``_iohub0_nbio0_aliasHOST; IOAPICMMIO0x10; IOAPICMMIO0={IOHC::IOAPIC_BASE_ADDR_HI_iohub0_nbio0_aliasSMN[IOAPIC_BASE_ADDR_HI] , IOHC::IOAPIC_BASE_ADDR_LO_iohub0_nbio0_aliasSMN[IOAPIC_BASE_ADDR_LO] , 00h}``_iohub1_nbio0_aliasHOST; IOAPICMMIO1x10; IOAPICMMIO1={IOHC::IOAPIC_BASE_ADDR_HI_iohub1_nbio1_aliasSMN[IOAPIC_BASE_ADDR_HI] , IOHC::IOAPIC_BASE_ADDR_LO_iohub1_nbio0_aliasSMN[IOAPIC_BASE_ADDR_LO] , 00h}`

Bits	Description
31:0	IOAPICMIO_DATA. Read-write. Reset: 0000_0000h. Data registers for IOAPIC MIO Indirect space.

IOAPICMMIO[0...3]x00000020 (IOAPIC::IRQ_PIN_ASSERTION_REGISTER)

Read-write. Reset: 0000_0000h.

Interrupt Request Register

`_iohub[1:0]_nbio0_aliasSMN; IOAPICMMIO[1:0]x00000020; IOAPICMMIO[1:0]=02[9:8]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICMMIO[3:2]x00000020; IOAPICMMIO[3:2]=02[B:A]0_0000h``_iohub0_nbio0_aliasHOST; IOAPICMMIO0x20; IOAPICMMIO0={IOHC::IOAPIC_BASE_ADDR_HI_iohub0_nbio0_aliasSMN[IOAPIC_BASE_ADDR_HI] , IOHC::IOAPIC_BASE_ADDR_LO_iohub0_nbio0_aliasSMN[IOAPIC_BASE_ADDR_LO] , 00h}``_iohub1_nbio0_aliasHOST; IOAPICMMIO1x20; IOAPICMMIO1={IOHC::IOAPIC_BASE_ADDR_HI_iohub1_nbio1_aliasSMN[IOAPIC_BASE_ADDR_HI] , IOHC::IOAPIC_BASE_ADDR_LO_iohub1_nbio0_aliasSMN[IOAPIC_BASE_ADDR_LO] , 00h}`

Bits	Description
31:8	Reserved.
7:0	Input_IRQ. Read-write. Reset: 00h. This register triggers an interrupt associated with the specific redirection entry table.

IOAPICMMIO[0...3]x00000040 (IOAPIC::EOI_REGISTER)

Write-only. Reset: 0000_0000h.

EOI Register

`_iohub[1:0]_nbio0_aliasSMN; IOAPICMMIO[1:0]x00000040; IOAPICMMIO[1:0]=02[9:8]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICMMIO[3:2]x00000040; IOAPICMMIO[3:2]=02[B:A]0_0000h``_iohub0_nbio0_aliasHOST; IOAPICMMIO0x40; IOAPICMMIO0={IOHC::IOAPIC_BASE_ADDR_HI_iohub0_nbio0_aliasSMN[IOAPIC_BASE_ADDR_HI] , IOHC::IOAPIC_BASE_ADDR_LO_iohub0_nbio0_aliasSMN[IOAPIC_BASE_ADDR_LO] , 00h}``_iohub1_nbio0_aliasHOST; IOAPICMMIO1x40; IOAPICMMIO1={IOHC::IOAPIC_BASE_ADDR_HI_iohub1_nbio1_aliasSMN[IOAPIC_BASE_ADDR_HI] , IOHC::IOAPIC_BASE_ADDR_LO_iohub1_nbio0_aliasSMN[IOAPIC_BASE_ADDR_LO] , 00h}`

Bits	Description
31:8	Reserved.
7:0	Vector. Write-only. Reset: 00h. Description: This register clears the remote IRR bit in the redirection table entry for the corresponding interrupt vector. This provides an alternate mechanism other than the EOI special cycle to reach IOAPIC.

IOAPICMMIOINDEX[0...3]x00000000 (IOAPIC::IOAPIC_ID_REGISTER)

Read-write. Reset: 0000_0000h.

ID Register

`_iohub[1:0]_nbio0_aliasSMN; IOAPICMMIOINDEX[1:0]x00000000; IOAPICMMIOINDEX[1:0]=02[9:8]0_1000h``_iohub[1:0]_nbio1_aliasSMN; IOAPICMMIOINDEX[3:2]x00000000; IOAPICMMIOINDEX[3:2]=02[B:A]0_1000h`

Bits	Description
31:28	EXTEND_ID. Read-write. Reset: 0h. Extended device id, writable only if Ioapic_id_ext_en is set.
27:24	DEV_ID. Read-write. Reset: 0h. IOAPIC device ID.
23:0	Reserved.

IOAPICMMIOINDEX[0...3]x00000004 (IOAPIC::IOAPIC_VERSION_REGISTER)

Read-only. Reset: Fixed,001F_8021h.

Version Register

_iohub[1:0]_nbio0_aliasSMN; IOAPICMMIOINDEX[1:0]x00000004; IOAPICMMIOINDEX[1:0]=02[9:8]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOAPICMMIOINDEX[3:2]x00000004; IOAPICMMIOINDEX[3:2]=02[B:A]0_1000h

Bits	Description
31:24	Reserved.
23:16	Max_Redirection_Entries. Read-only. Reset: Fixed,1Fh. The maximum number of redirection entries minus one.
15	PRQ. Read-only. Reset: Fixed,1. IRQ pin assertion supported.
14:8	Reserved.
7:0	Version. Read-only. Reset: Fixed,21h. PCI 2.2 compliant.

IOAPICMMIOINDEX[0...3]x00000008 (IOAPIC::IOAPIC_ARBITRATION_REGISTER)

Read-write. Reset: 0000_0000h.

Arbitration Register

_iohub[1:0]_nbio0_aliasSMN; IOAPICMMIOINDEX[1:0]x00000008; IOAPICMMIOINDEX[1:0]=02[9:8]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOAPICMMIOINDEX[3:2]x00000008; IOAPICMMIOINDEX[3:2]=02[B:A]0_1000h

Bits	Description
31:28	Reserved.
27:24	Arbitration_ID. Read-write. Reset: 0h. Arbitration ID.
23:0	Reserved.

**IOAPICMMIOINDEX0x00000040...IOAPICMMIOINDEX3x00000138
(IOAPIC::REDIRECTION_TABLE_ENTRY_LOW)**

Reset: 0001_0000h.

Controls for the corresponding redirection table entry.

_iohub0_n[31:0]_nbio0_aliasSMN;
IOAPICMMIOINDEX0x0000_0[138,130,128,120,118,110,108,100,0F8,0F0,0E8,0E0,0D8,0D0,0C8,0C0,0B8,0B0,0A8,0A0,098,090,088,080,078,070,068,060,058,050,048,040]; IOAPICMMIOINDEX0=0280_1000h

_iohub1_n[31:0]_nbio0_aliasSMN;
IOAPICMMIOINDEX1x0000_0[138,130,128,120,118,110,108,100,0F8,0F0,0E8,0E0,0D8,0D0,0C8,0C0,0B8,0B0,0A8,0A0,098,090,088,080,078,070,068,060,058,050,048,040]; IOAPICMMIOINDEX1=0290_1000h

_iohub0_n[31:0]_nbio1_aliasSMN;
IOAPICMMIOINDEX2x0000_0[138,130,128,120,118,110,108,100,0F8,0F0,0E8,0E0,0D8,0D0,0C8,0C0,0B8,0B0,0A8,0A0,098,090,088,080,078,070,068,060,058,050,048,040]; IOAPICMMIOINDEX2=02A0_1000h

_iohub1_n[31:0]_nbio1_aliasSMN;
IOAPICMMIOINDEX3x0000_0[138,130,128,120,118,110,108,100,0F8,0F0,0E8,0E0,0D8,0D0,0C8,0C0,0B8,0B0,0A8,0A0,098,090,088,080,078,070,068,060,058,050,048,040]; IOAPICMMIOINDEX3=02B0_1000h

Bits	Description																		
31:17	Reserved.																		
16	Mask. Read-write. Reset: 1. 0=Unmasked. 1=Masked. Masks the interrupt injection at the input of the device.																		
15	Trigger_Mode. Read-write. Reset: 0. 0=edge. 1=level. Triggering Mode.																		
14	Remote_IRP. Read-only. Reset: 0. Used for level triggered interrupts only, set when message delivered, cleared by EOI special cycle transaction or write to EOI Register.																		
13	Interrupt_Pin_Polarity. Read-write. Reset: 0. 0=high. 1=low. Interrupt Pin Polarity.																		
12	Delivery_status. Read-only. Reset: 0. 0=idle. 1=send pending. Delivery Status.																		
11	Destination_Mode. Read-write. Reset: 0. 0=Physical. 1=logical. Destination Mode.																		
10:8	Delivery_Mode. Read-write. Reset: 0h. Delivery Mode.																		
	ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Fixed</td></tr> <tr> <td>1h</td><td>Lowest Priority</td></tr> <tr> <td>2h</td><td>SMI/PMI</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> <tr> <td>4h</td><td>NMI</td></tr> <tr> <td>5h</td><td>INIT</td></tr> <tr> <td>6h</td><td>Reserved.</td></tr> <tr> <td>7h</td><td>ExtINT</td></tr> </table>	Value	Description	0h	Fixed	1h	Lowest Priority	2h	SMI/PMI	3h	Reserved.	4h	NMI	5h	INIT	6h	Reserved.	7h	ExtINT
Value	Description																		
0h	Fixed																		
1h	Lowest Priority																		
2h	SMI/PMI																		
3h	Reserved.																		
4h	NMI																		
5h	INIT																		
6h	Reserved.																		
7h	ExtINT																		
7:0	Vector. Read-write. Reset: 00h. Interrupt vector associated with this interrupt.																		

IOAPICMMIOINDEX0x00000044...IOAPICMMIOINDEX3x0000013C (IOAPIC::REDIRECTION_TABLE_ENTRY_HIGH)

Read-write. Reset: 0000_0000h.	
Controls for the corresponding redirection table entry.	
_iohub0_n[31:0]_nbio0_aliasSMN; IOAPICMMIOINDEX0x0000_0[13C,134,12C,124,11C,114,10C,104,0FC,0F4,0EC,0E4,0DC,0D4,0CC,0C4,0BC,0B4,0AC,0A4,09C,094,08C,084,07C,074,06C,064,05C,054,04C,044]; IOAPICMMIOINDEX0=0280_1000h	
_iohub1_n[31:0]_nbio0_aliasSMN; IOAPICMMIOINDEX1x0000_0[13C,134,12C,124,11C,114,10C,104,0FC,0F4,0EC,0E4,0DC,0D4,0CC,0C4,0BC,0B4,0AC,0A4,09C,094,08C,084,07C,074,06C,064,05C,054,04C,044]; IOAPICMMIOINDEX1=0290_1000h	
_iohub0_n[31:0]_nbio1_aliasSMN; IOAPICMMIOINDEX2x0000_0[13C,134,12C,124,11C,114,10C,104,0FC,0F4,0EC,0E4,0DC,0D4,0CC,0C4,0BC,0B4,0AC,0A4,09C,094,08C,084,07C,074,06C,064,05C,054,04C,044]; IOAPICMMIOINDEX2=02A0_1000h	
_iohub1_n[31:0]_nbio1_aliasSMN; IOAPICMMIOINDEX3x0000_0[13C,134,12C,124,11C,114,10C,104,0FC,0F4,0EC,0E4,0DC,0D4,0CC,0C4,0BC,0B4,0AC,0A4,09C,094,08C,084,07C,074,06C,064,05C,054,04C,044]; IOAPICMMIOINDEX3=02B0_1000h	
Bits	Description
31:24	Destination_id. Read-write. Reset: 00h. Bits 19-12 of the address of the interrupt message.
23:0	Reserved.

13.5 I/O Memory Management Unit (IOMMU)

The I/O Memory Management Unit (IOMMU) extends the AMD64 system architecture by adding support for address translation and system memory access protection on DMA transfers from peripheral devices.

13.5.1 Functional Description

13.5.1.1 Definitions

Table 233: Link Definitions

Term	Description
IOMMU	I/O Memory Management Unit
PDC	Page Directory Cache
PDE	Page Directory Entry
PTE	Page Table Entry

13.5.1.2 Programming Reference

13.5.1.2.1 IOMMU SMI Filtering

To ensure system management interrupts come from valid peripheral sources, the IOMMU supports an [SMI](#) filter (IOMMUMMIO::IOMMU_MMIO_EFR_0[SMIF_SUP] == 01b). SMI interrupts are filtered according to the values programmed in the SMI filter registers. The registers specify what sources are allowed to send SMI interrupts.

IOMMUMMIO::IOMMU_MMIO_EFR_0[SMIF_RC] indicates the number of SMI filter registers available.

The BIOS should set up the SMI filter registers and lock them. These settings take effect when system software enables the IOMMU and enables SMI filtering. BIOS should perform the following steps to set up SMI filtering:

1. Choose an SMI filter register from the available set described in IOMMUMMIO::IOMMU_MMIO_EFR_0[SMIF_RC]. Select one register for each SMI source.
2. Program selected SMI filter register to the Device ID of the peripheral issuing the SMI interrupts via IOMMUMMIO::SMI_FILTER_REGISTER_0_0[SmiDID_0], IOMMUMMIO::SMI_FILTER_REGISTER_1_0[SmiDID_1], IOMMUMMIO::SMI_FILTER_REGISTER_2_0[SmiDID_2], IOMMUMMIO::SMI_FILTER_REGISTER_3_0[SmiDID_3]. Program one register for each SMI source.
3. Program selected SMI filter register to be valid via IOMMUMMIO::SMI_FILTER_REGISTER_0_0[SmiDV_0], IOMMUMMIO::SMI_FILTER_REGISTER_1_0[SmiDV_1], IOMMUMMIO::SMI_FILTER_REGISTER_2_0[SmiDV_2], IOMMUMMIO::SMI_FILTER_REGISTER_3_0[SmiDV_3]. Program one register for each SMI source.
4. Program selected SMI filter register to be locked via IOMMUMMIO::SMI_FILTER_REGISTER_0_0[SmiFLock_0], IOMMUMMIO::SMI_FILTER_REGISTER_1_0[SmiFLock_1], IOMMUMMIO::SMI_FILTER_REGISTER_2_0[SmiFLock_2], IOMMUMMIO::SMI_FILTER_REGISTER_3_0[SmiFLock_3]. Program one register for each SMI source.

13.5.1.2.2 x2APIC Enablement

The IOMMU supports the extensions of interrupt processor addressability when the system is in x2APIC mode. The support of this capability is indicated by IOMMUMMIO::IOMMU_MMIO_EFR_0[XT_SUP]. To enable x2APIC:

1. Program IOMMUMMIO::IOMMU_MMIO_CNTRL_0[IOMMU_EN] to enable IOMMU.
2. Program IOMMUMMIO::IOMMU_MMIO_CNTRL_1[XT_EN] to 1.

13.5.2 Registers

13.5.2.1 IOMMUL1 Registers

IOMMUL1IOAGRPCIEx00000024...IOMMUL1PCIE7x00000024 (IOMMUL1::L1_SB_LOCATION)	
Read-write. Reset: 0000_0000h.	
_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x00000024; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h	
_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x00000024; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h	
_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x00000024; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h	
_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x00000024; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h	
Bits	Description
31:16	SBlocated_Core . Read-write. Reset: 0000h. Core location of SB.
15:0	SBlocated_Port . Read-write. Reset: 0000h. Port location of SB.

IOMMUL1IOAGRPCIE0x00000030...IOMMUL1PCIE7x00000030 (IOMMUL1::L1_CNTRL_0)

Reset: 0510_000Ch.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x00000030;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x00000030;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x00000030;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x00000030;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31	L1InterruptHalfDwDis. Read-write. Reset: 0. Disable interrupt DW check.
30:29	L1ForceHostRspPassPWHigh. Read-write. Reset: 0h. Forces the incoming host response to have PassPW=1 behavior. 0x00 = Disabled. 0x01 = Force incoming HostRdRsp PassPW = 1. 0x10 = Force incoming HostWrRsp PassPW = 1. 0x11 = Force both HostRdRsp and HostWrRsp PassPW = 1.
28	L1ErrEventDetectDis. Read-write. Reset: 0. Disable ErrEvent Detection in L1.
27:24	L1Entries. Read-only. Reset: 5h. Set by hardware - number of entries in each L1 cache , 2^L1entries.
23	Reserved.
22:20	L1Banks. Read-only. Reset: 1h. Set by hardware - number of caches in L1.
19:5	Reserved.
4	L1ForceOrderedAbort. Read-write. Reset: 0. Forces responses for aborted DMA requests to return in order with other DMA requests in L1.
3	CacheIW_only. Read-write. Reset: 1. Cache write only pages in L1.
2	CacheIR_only. Read-write. Reset: 1. Cache read only pages in L1.
1	Fragment_dis. Read-write. Reset: 0. Disable variable page size support in L1 cache - only 4K pages.
0	Reserved.

IOMMUL1IOAGRPCIEx00000034...IOMMUL1PCIE7x00000034 (IOMMUL1::L1_CNTRL_1)

Read-write. Reset: 0010_0500h.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31	Reserved.
30	L1StrictVCOOrder_En. Read-write. Reset: 0. Enables strict ordering of all requests within a VC (VC0/1/3/7)
29	UnTrans_2M_filterEn. Read-write. Reset: 0. Enable filtering of requests on a 2M boundry instead of 4K
28	Pretrans_noVA_filterEn. Read-write. Reset: 0. When set, VA is not used for filtering pretrans requests
27	L1_cache_sel_interleave. Read-write. Reset: 0. When set causes cache updates to toggle between multiple caches.
26	L1_cache_sel_reqid. Read-write. Reset: 0. When set allows the reqid to be used in hashing between multiple L1 caches.
25:23	Select_timeout_pulse. Read-write. Reset: 0h. 00b = ATS_tlbinv_pulse_width is used for Invalidation Timeout, else a fixed value is used.
22	L1CacheInvAllEn. Read-write. Reset: 0. Enables invalidation of entire cache when invalidation command is sent.
21	Reserved.
20	Snd_filter_dis. Read-write. Reset: 1. Disables filtering of requests to L2.
19:13	WQ_EntryDis. Read-write. Reset: 00h. These bits are appended to bottom of WQ_EntryDis1 Register. Value indicates how many credits should be limited by the L1 to the client. This value is subtracted from the number of WQ entries to determine the number of credits available to be released.
12	L1DTEDis. Read-write. Reset: 0. Disables L1 caching of DTE.
11	Reserved.
10	L1CacheParityEn. Read-write. Reset: 1. Enables forced miss of L1 cache due to failed parity check.
9	Reserved.
8	TLBRdPred_dis. Read-write. Reset: 1. Disable predictive TLP Rd Latency optimization.
7:5	Reserved.
4	QoSAlwaysPasses_dis. Read-write. Reset: 0. 0- Oldest QoS Request (VC5) always get priority over other ready requests in L1 ordering. 1 - Ready request on any VC get sent upstream in the oldest to youngest order
3	Reserved.
2	timeout_on_any_migr_state. Read-write. Reset: 0. Description: 0 - DMA requests in HVPM non stall state will not be aborted due to timeout. 1 - DMA requests in any non idle migration state may be aborted due to timeout.
1:0	Reserved.

IOMMUL1IOAGRPCIE0x00000038...IOMMUL1PCIE7x00000038 (IOMMUL1::L1_CNTRL_2)

Read-write.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x00000038;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x00000038;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x00000038;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x00000038;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:30	WQ_EntryDis1. Read-write. Reset: 0h. These bits are appended to top of WQ_EntryDis Register. Value indicates how many credits should be limited by the L1 to the client. This value is subtracted from the number of WQ entries to determine the number of credits available to be released.
29	L1SDPParityEn. Read-write. Reset: 1. Enables parity checking in L1 for ingress SDP requests. Forces all Datapath parity options (logging and data error signaling) to be disabled if this bit is set to 0.
28	L1ConsumedDataErrorSignalEn. Read-write. Reset: 1. Enables asserting Data Error on egress sdp request when parity check fails on IOMMU consumed data.
27	L1NonConsumedDataErrorSignalEn. Read-write. Reset: 0. Enables asserting Data Error on egress sdp request when parity check fails on IOMMU non-consumed data.
26:24	CPD_RESP_MODE. Read-write. Reset: 2h. Description: 000 = No response taken when IOMMU consumes poisoned data. 001 = ErrEvent issued when IOMMU consumes poisoned data. 010 = Target Abort issued when IOMMU consumes poisoned data. 011 = Master Abort issued when IOMMU consumes poisoned data.
23:9	Reserved.
8:7	L1_IOHC_RdRsp_ordering. Read-write. Control whether to order the RdRsp in the SION from IOHC. 00 - Ordering based on PassPW; 01 - Strict ordering on responses; 10 - Relaxed ordering on all responses
6:5	L1_IOHC_WrRsp_ordering. Read-write. Controls whether to order the WrRsp in the SION from IOHC. 00 - Ordering based on PassPW; 01 - Strict ordering on responses; 10 - Relaxed ordering on all responses
4	Reserved.
3	L1ATSDDataErrorSignalEn. Read-write. Reset: 1. Enables setting RdRspDataStatus to 1 when ats macro fails parity check. RdRspDataStatus=3 when this is disabled.
2	L1_abrt_ats_dis. Read-write. Reset: 0. Disable abort of ats requests when iommu is disabled.
1:0	Reserved.

IOMMUL1IOAGRPCIE0x0000003C...IOMMUL1PCIE7x0000003C (IOMMUL1::L1_CNTRL_3)

Read-write. Reset: 0000_C350h.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x0000003C;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x0000003C;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x0000003C;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x0000003C;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:0	ATS_tlbinv_pulse_width. Read-write. Reset: 0000_C350h. Sets the pulse width of the ats invalidation counters.

IO MMUL1IOAGRPCIEx0x00000040...IO MMUL1PCIEx7x00000040 (IO MMUL1::L1_BANK_SEL_0)

Read-write. Reset: 0000_0001h.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]x00000040;
IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]x00000040;
IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]x00000040;
IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]x00000040;
IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:16	Reserved.
-------	-----------

15:0	L1CacheBankSel_0. Read-write. Reset: 0001h. Value is used to determine the virtual address bit that selects between the 2 banks of the L1 cache (if present). The bank is selected by bitwise ANDing this register against virtual address bits 19:12 and XORing the result.
------	---

IO MMUL1IOAGRPCIEx0x0000004C...IO MMUL1PCIEx7x0000004C (IO MMUL1::L1_BANK_DISABLE_0)

Read-write. Reset: 0000_0000h.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]x0000004C;
IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]x0000004C;
IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]x0000004C;
IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]x0000004C;
IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:22	Reserved.
-------	-----------

21:15	L1CacheLineDis_qos. Read-write. Reset: 00h. Sets the number of cache entries to disable in qos cache.
-------	--

14:8	L1CacheLineDis_1. Read-write. Reset: 00h. Sets the number of cache entries to disable in cache 1.
------	--

7	Reserved.
---	-----------

6:0	L1CacheLineDis_0. Read-write. Reset: 00h. Sets the number of cache entries to disable in cache 0.
-----	--

IO MMUL1IOAGRPCIEx0x00000050...IO MMUL1PCIEx7x00000050 (IO MMUL1::L1_CACHE_CNTRL_0)

Write-only. Reset: 0000_0000h.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]x00000050;
IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]x00000050;
IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]x00000050;
IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]x00000050;
IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:0	L1CacheSoftInvalidate. Write-only. Reset: 0000_0000h. Software may write this register to 1 to invalidate all entries in the L1 cache . One hot encoding representing 1 bit for each cache for implementations with multiple caches.
------	---

IOMMUL1IOAGRPCIEx0x0000009C...IOMMUL1PCIEx7x0000009C (IOMMUL1::L1_FEATURE_CNTRL)

Read-write. Reset: 0000_0000h.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIEx[4,0]x0000009C;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIEx[5,1]x0000009C;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIEx[6,2]x0000009C;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIEx[7,3]x0000009C;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h**Bits Description**

31:3 Reserved.

2 **EXE_lock_bit.** Read-write. Reset: 0. Bits programmed 1 remain 1 until reset. Sticky lock bits for the EXE permission checks.1 **PMR_lock_bit.** Read-write. Reset: 0. Bits programmed 1 remain 1 until reset. Sticky lock bits for the PMR permission checks.

0 Reserved.

IOMMUL1IOAGRPCIEx0x000000C8...IOMMUL1PCIEx7x000000C8 (IOMMUL1::L1_CNTRL_4)

Read-write. Reset: 0000_0005h.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIEx[4,0]x000000C8;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIEx[5,1]x000000C8;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIEx[6,2]x000000C8;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIEx[7,3]x000000C8;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h**Bits Description**

31:24 Reserved.

23 **AtsRsp_send_mem_type_en.** Read-write. Reset: 0. Enable the passing of the Memory Attributes of the [PTE](#) to the ATC in the address translation response.

22:3 Reserved.

2 **Timeout_pulse_ext_En.** Read-write. Reset: 1. Use external pulse for Invalidation Timeout.

1 Reserved.

0 **ATS_multiple_resp_en.** Read-write. Reset: 1. Allow multiple ATS responses for a large sized ATS request.

IOMMUL1IOAGRPCIEx000000CC...IOMMUL1PCIE7x000000CC (IOMMUL1::L1_CLKCNTRL_0)

Read-write. Reset: 0004_0000h.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x000000CC;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x000000CC;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x000000CC;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x000000CC;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31	L1_L2_CLKGATE_EN. Read-write. Reset: 0. Init: 1. 0x0 - L1 does not wait for L2toL1ClkGrant before sending request, 0x1-L1 needs to receive L2toL1ClkGrant before sending request. This register must be set if L2 clock gating or L2 power gating is enabled.
30:23	Reserved.
22:15	L1_CLKGATE_HYSTERESIS. Read-write. Reset: 08h. Init: 20h. IOMMU L1 Clock branch Hysteresis used in all the branches - Reset to 16 clycles.
14	L1_SION_PERF_CLKGATE_EN. Read-write. Reset: 0. Init: 1. Enables clock gating for sion Performance blocks.
13	L1_HOSTRSP_CLKGATE_EN. Read-write. Reset: 0. Init: 1. Enables clock gating for internal HOST Response path blocks.
12	L1_DMARSP_CLKGATE_EN. Read-write. Reset: 0. Init: 1. Enables clock gating for internal DMA Response path blocks.
11	L1_HOSTREQ_CLKGATE_EN. Read-write. Reset: 0. Init: 1. Enables clock gating for internal HOST path blocks.
10	L1_REG_CLKGATE_EN. Read-write. Reset: 0. Init: 1. Enables clock gating for internal register blocks.
9	L1_MEMORY_CLKGATE_EN. Read-write. Reset: 0. Init: 1. Enables clock gating for internal memory blocks.
8	L1_PERF_CLKGATE_EN. Read-write. Reset: 0. Init: 1. Enables clock gating for internal Performance blocks.
7	Reserved.
6	L1_CPSLV_CLKGATE_EN. Read-write. Reset: 0. Init: 1. Enables clock gating for internal Command Process Slave blocks.
5	L1_CACHE_CLKGATE_EN. Read-write. Reset: 0. Init: 1. Enables clock gating for internal Cache blocks.
4	L1_DMA_CLKGATE_EN. Read-write. Reset: 0. Init: 1. Enables clock gating for internal DMA path blocks.
3:0	Reserved.

IOMMUL1IOAGRPCIE0x000000D4...IOMMUL1PCIE7x000000D4 (IOMMUL1::L1_SDP_CLKREQ_CNTRL)

Read-write. Reset: 0000_0001h.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits Description

31:5	Reserved.
4	NBIO_DS_IGNORE_PCTRL. Read-write. Reset: 0. 1=Ignore OrigClkReq signal for all SDP interfaces for the assertion of NBIO_LCLK_CTRL Deep Sleep. 0=Gate NBIO_LCLK_CTRL Deep Sleep if OrigClkReq signal is set for any SDP interface.
3	HW_PG_WAKEUP_EN_HOST_RSP. Read-write. Reset: 0. Connect the ingress CompClkReq signal on the L1_CLIENT SDP interface to the CompClkReq on the IOHC interface.
2	HW_PG_WAKEUP_EN_DMA_RSP. Read-write. Reset: 0. Connect the ingress CompClkReq signal on the L1_IOHC SDP interface to the CompClkReq on the client interface.
1	HW_PG_WAKEUP_EN_HOST. Read-write. Reset: 0. Connect the ingress OrigClkReq signal on the IOHC SDP interface to the OrigClkReq on the L1_CLIENT interface.
0	HW_PG_WAKEUP_EN_DMA. Read-write. Reset: 1. Connect the ingress OrigClkReq signal on the client SDP interface to the OrigClkReq on the L1_IOHC interface, and the L1_L2_req_clkreq to the L2.

IOMMUL1IOAGRPCIE0x000000D8...IOMMUL1PCIE7x000000D8 (IOMMUL1::L1_GUEST_ADDR_CNTRL)

Read-write. Reset: 0000_0000h.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits Description

31:8	L1_GUEST_ADDR_MSK. Read-write. Reset: 00_0000h. Mask for guest addr.
7:0	Reserved.

**IOMMUL1IOAGRPCIE0x000000DC...IOMMUL1PCIE7x000000DC
(IOMMUL1::L1_FEATURE_SUP_CNTRL)**

Read-write. Reset: 0000_0073h.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x000000DC;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x000000DC;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x000000DC;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x000000DC;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:7	Reserved.
------	-----------

6	L1_SVEIO_SUP_W. Read-write. Reset: 1. Must be programmed to the same value as in IOMMUL2::IOMMU_MMIO_CONTROL1_W[SVEIO_SUP_W].
---	--

5	L1_XT_SUP_W. Read-write. Reset: 1. Must be programmed to the same value as in IOMMUL2::IOMMU_MMIO_CONTROL0_W[XT_SUP_W].
---	--

4	L1_GT_SUP_W. Read-write. Reset: 1. Must be programmed to the same value as in IOMMUL2::IOMMU_MMIO_CONTROL0_W[GT_SUP_W].
---	--

3:2	L1_DTE_seg_W. Read-write. Reset: 0h. Must be programmed to the same value as in IOMMUL2::IOMMU_MMIO_CONTROL1_W[DTE_seg_W].
-----	---

1	L1_PPR_SUP. Read-write. Reset: 1. Must be programmed to the same value as in IOMMUL2::IOMMU_MMIO_CONTROL0_W[PPR_SUP_W].
---	--

0	L1_EFR_SUP. Read-write. Reset: 1. Must be programmed to the same value as in IOMMUL2::IOMMU_CONTROL_W[EFR_SUP_W].
---	--

IOMMUL1IOAGRPCIE0x000000E0...IOMMUL1PCIE7x000000E0 (IOMMUL1::L1_CNTRL_5)

Reset: 0000_0000h.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x000000E0;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x000000E0;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x000000E0;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x000000E0;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

**IOMMUL1IOAGRPCIE0x000000F4...IOMMUL1PCIE7x000000F4
(IOMMUL1::IOMMU_PGSLV_CONTROL)**

Reset: 0000_000Bh.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x000000F4;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x000000F4;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x000000F4;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x000000F4;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:6	Reserved.
------	-----------

5	L1_PG_STATUS. Read-only. Reset: 0. SW readable register for finding the isolation status of the L1, 0 - not in isolation, 1 - in isolation (power-gated).
---	--

4:0	CFG_IDLE_HYSTERESIS. Read-write. Reset: 0Bh. Control the number of consecutive clocks when IP is idle before asserting PGMS_PGSLV_pwrGate_ready. Large enough to account for L2->L1 ClkReq/ClkAck path with repeaters. Cannot be smaller than 0xB.
-----	---

IOMMUL1IOAGRPCIEx000000F8...IOMMUL1PCIE7x000000F8 (IOMMUL1::L1_ATS_RESP_CTRL_0)

Read-write. Reset: 0000_0000h.

Register used to control unsuccessful ATS response delays when PPR Auto response kicks in.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x000000F8;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x000000F8;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x000000F8;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x000000F8;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31	L1_ATSdely_on_PPRAutoResp_en. Read-write. Reset: 0. Enable delaying Unsuccessful ATS responses when a PPR Auto Reponse has been returned prior to this ATS.
30:16	Reserved.
15:8	L1_ATS_Resp_delay_timer. Read-write. Reset: 00h. ATS delay time = value x 50 ns.
7:0	L1_ATS_Resp_allow_timer. Read-write. Reset: 00h. ATS allow time = value x 50 ns.

IOMMUL1IOAGRPCIEx0000010C...IOMMUL1PCIE7x0000010C (IOMMUL1::L1_SDP_MAXCRED_0)

Read-write. Reset: 0000_0008h.

Register used to set the max credits on the L1 SDP interfaces.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x0000010C;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x0000010C;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x0000010C;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x0000010C;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31	L1_DYNAMIC_CRED_RELOCATION_EN. Read-write. Reset: 0. Programing to 1 enables IOMMU credit count blocks to dynamically change number of reserved credits per VC without presense of traffic.
30:16	Reserved.
15:10	L1_HOSTWRRSP_MAXCRED. Read-write. Reset: 00h. Value indicates how many credits should be limited by the L1 to the client. This value is subtracted from the total number of host response entries to determine the number of credits available to be released.
9:4	L1_HOSTRDRSP_MAXCRED. Read-write. Reset: 00h. Value indicates how many credits should be limited by the L1 to the client. This value is subtracted from the total number of host response entries to determine the number of credits available to be released.
3:0	L1_FLUSHRSP_MAXCRED. Read-write. Reset: 8h. Max credits to be released for l1 flush response. Applies to VC0, VC1, VC7.

IOMMUL1IOAGRPCIEx00000114...IOMMUL1PCIE7x00000114
(IOMMUL1::L1_SDP_DMA_REQ_CREDIT_0)

Read-write.

Register used to control the credit assignment to VC for dma req.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x00000114;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x00000114;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x00000114;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x00000114;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:24	VC3_DMA_REQ_CREDIT . Read-write. Credits on VC3 for dma requests
-------	---

23:16	VC2_DMA_REQ_CREDIT . Read-write. Credits on VC2 for dma requests
-------	---

15:8	VC1_DMA_REQ_CREDIT . Read-write. Credits on VC1 for dma requests
------	---

7:0	VC0_DMA_REQ_CREDIT . Read-write. Credits on VC0 for dma requests
-----	---

IOMMUL1IOAGRPCIEx00000118...IOMMUL1PCIE7x00000118
(IOMMUL1::L1_SDP_DMA_REQ_CREDIT_1)

Read-write.

Register used to control the credit assignment to VC for dma req.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x00000118;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x00000118;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x00000118;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x00000118;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:24	VC7_DMA_REQ_CREDIT . Read-write. Credits on VC7 for dma requests
-------	---

23:16	VC6_DMA_REQ_CREDIT . Read-write. Credits on VC6 for dma requests
-------	---

15:8	VC5_DMA_REQ_CREDIT . Read-write. Credits on VC5 for dma requests
------	---

7:0	VC4_DMA_REQ_CREDIT . Read-write. Credits on VC4 for dma requests
-----	---

IOMMUL1IOAGRPCIEx0000011C...IOMMUL1PCIE7x0000011C
(IOMMUL1::L1_SDP_DMA_DATA_CREDIT_0)

Read-write.

Register used to control the credit assignment to VC for dma data.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x0000011C;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x0000011C;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x0000011C;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x0000011C;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:24	VC3_DMA_DATA_CREDIT . Read-write. Credits on VC3 for dma data
-------	--

23:16	VC2_DMA_DATA_CREDIT . Read-write. Credits on VC2 for dma data
-------	--

15:8	VC1_DMA_DATA_CREDIT . Read-write. Credits on VC1 for dma data
------	--

7:0	VC0_DMA_DATA_CREDIT . Read-write. Credits on VC0 for dma data
-----	--

**IOMMUL1IOAGRPCIEx0x00000120...IOMMUL1PCIEx7x00000120
(IOMMUL1::L1_SDP_DMA_DATA_CREDIT_1)**

Read-write.

Register used to control the credit assignment to VC for dma data.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIEx[4,0]x00000120;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIEx[5,1]x00000120;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIEx[6,2]x00000120;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIEx[7,3]x00000120;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:24	VC7_DMA_DATA_CREDIT . Read-write. Credits on VC7 for dma data
-------	--

23:16	VC6_DMA_DATA_CREDIT . Read-write. Credits on VC6 for dma data
-------	--

15:8	VC5_DMA_DATA_CREDIT . Read-write. Credits on VC5 for dma data
------	--

7:0	VC4_DMA_DATA_CREDIT . Read-write. Credits on VC4 for dma data
-----	--

**IOMMUL1IOAGRPCIEx0x00000124...IOMMUL1PCIEx7x00000124
(IOMMUL1::L1_SDP_DMA_RDRSP_CREDIT)**

Read-write.

Register used to control the credit assignment to VC for dma read response.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIEx[4,0]x00000124;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIEx[5,1]x00000124;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIEx[6,2]x00000124;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIEx[7,3]x00000124;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:28	VC7_DMA_RDRSP_CREDIT . Read-write. Credits on VC7 for dma read response
-------	--

27:24	VC6_DMA_RDRSP_CREDIT . Read-write. Credits on VC6 for dma read response
-------	--

23:20	VC5_DMA_RDRSP_CREDIT . Read-write. Credits on VC5 for dma read response
-------	--

19:16	VC4_DMA_RDRSP_CREDIT . Read-write. Credits on VC4 for dma read response
-------	--

15:12	VC3_DMA_RDRSP_CREDIT . Read-write. Credits on VC3 for dma read response
-------	--

11:8	VC2_DMA_RDRSP_CREDIT . Read-write. Credits on VC2 for dma read response
------	--

7:4	VC1_DMA_RDRSP_CREDIT . Read-write. Credits on VC1 for dma read response
-----	--

3:0	VC0_DMA_RDRSP_CREDIT . Read-write. Credits on VC0 for dma read response
-----	--

IO MMUL1IOAGRPCIEx00000128...IO MMUL1PCIEx7x00000128 (IO MMUL1::L1_SDP_DMA_WRRSP_CREDIT)

Read-write.

Register used to control the credit assignment to VC for dma write response.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]x00000128;
IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]x00000128;
IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]x00000128;
IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]x00000128;
IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:28	VC7_DMA_WRRSP_CREDIT. Read-write. Credits on VC7 for dma write response
27:24	VC6_DMA_WRRSP_CREDIT. Read-write. Credits on VC6 for dma write response
23:20	VC5_DMA_WRRSP_CREDIT. Read-write. Credits on VC5 for dma write response
19:16	VC4_DMA_WRRSP_CREDIT. Read-write. Credits on VC4 for dma write response
15:12	VC3_DMA_WRRSP_CREDIT. Read-write. Credits on VC3 for dma write response
11:8	VC2_DMA_WRRSP_CREDIT. Read-write. Credits on VC2 for dma write response
7:4	VC1_DMA_WRRSP_CREDIT. Read-write. Credits on VC1 for dma write response
3:0	VC0_DMA_WRRSP_CREDIT. Read-write. Credits on VC0 for dma write response

IO MMUL1IOAGRPCIEx0000012C...IO MMUL1PCIEx7x0000012C (IO MMUL1::L1_SDP_HOST_REQ_CREDIT)

Read-write.

Register used to control the credit assignment to VC for host request.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]x0000012C;
IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]x0000012C;
IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]x0000012C;
IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]x0000012C;
IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:28	VC7_HOST_REQ_CREDIT. Read-write. Credits on VC7 for host request
27:24	VC6_HOST_REQ_CREDIT. Read-write. Credits on VC6 for host request
23:20	VC5_HOST_REQ_CREDIT. Read-write. Credits on VC5 for host request
19:16	VC4_HOST_REQ_CREDIT. Read-write. Credits on VC4 for host request
15:12	VC3_HOST_REQ_CREDIT. Read-write. Credits on VC3 for host request
11:8	VC2_HOST_REQ_CREDIT. Read-write. Credits on VC2 for host request
7:4	VC1_HOST_REQ_CREDIT. Read-write. Credits on VC1 for host request
3:0	VC0_HOST_REQ_CREDIT. Read-write. Credits on VC0 for host request

**IOMMUL1IOAGRPCIEx00000130...IOMMUL1PCIE7x00000130
(IOMMUL1::L1_SDP_HOST_DATA_CREDIT)**

Read-write.

Register used to control the credit assignment to VC for host data.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x00000130;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x00000130;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x00000130;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x00000130;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:28	VC7_HOST_DATA_CREDIT . Read-write. Credits on VC7 for host data
27:24	VC6_HOST_DATA_CREDIT . Read-write. Credits on VC6 for host data
23:20	VC5_HOST_DATA_CREDIT . Read-write. Credits on VC5 for host data
19:16	VC4_HOST_DATA_CREDIT . Read-write. Credits on VC4 for host data
15:12	VC3_HOST_DATA_CREDIT . Read-write. Credits on VC3 for host data
11:8	VC2_HOST_DATA_CREDIT . Read-write. Credits on VC2 for host data
7:4	VC1_HOST_DATA_CREDIT . Read-write. Credits on VC1 for host data
3:0	VC0_HOST_DATA_CREDIT . Read-write. Credits on VC0 for host data

**IOMMUL1IOAGRPCIEx00000134...IOMMUL1PCIE7x00000134
(IOMMUL1::L1_LATENCY_COUNTER_CNTRL)**

Reset: 0000_0000h.

Register used to control the IOMMU translation latency counter.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x00000134;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x00000134;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x00000134;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x00000134;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:4	Reserved.
3	LAT_CNT_WAIT_TIME_HALT . Read-only. Reset: 0. 1=Latency Counter tracking total wait time has maxed out and counter has halted. RO
2	LAT_CNT_REQ_HALT . Read-only. Reset: 0. 1=Latency Counter tracking total number of requests has maxed out and counter has halted. RO
1	LAT_CNT_RST . Read-write. Reset: 0. WO - Writing 1 resets the IOMMU translation latency counter.
0	LAT_CNT_EN . Read-write. Reset: 0. Enables the IOMMU translation latency counter.

**IOMMUL1IOAGRPCIE0x00000138...IOMMUL1PCIE7x00000138
(IOMMUL1::L1_TOTAL_WAIT_TIME_LOWER)**

Read-only. Reset: 0000_0000h.

Register used to track the total wait time for the IOMMU translation latency counter

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x00000138;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x00000138;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x00000138;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x00000138;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:0	L1_TOTAL_WAIT_TIME_LOWER. Read-only. Reset: 0000_0000h. number of clocks WQs are in non-idle state

**IOMMUL1IOAGRPCIE0x0000013C...IOMMUL1PCIE7x0000013C
(IOMMUL1::L1_TOTAL_WAIT_TIME_UPPER)**

Read-only. Reset: 0000_0000h.

Register used to track the total wait time for the IOMMU translation latency counter

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x0000013C;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x0000013C;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x0000013C;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x0000013C;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:0	L1_TOTAL_WAIT_TIME_UPPER. Read-only. Reset: 0000_0000h. number of clocks WQs are in non-idle state

**IOMMUL1IOAGRPCIE0x00000140...IOMMUL1PCIE7x00000140
(IOMMUL1::L1_TOTAL_REQUESTS_LOWER)**

Read-only. Reset: 0000_0000h.

Register used to track the total number of requests for the IOMMU translation latency counter

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x00000140;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x00000140;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x00000140;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x00000140;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:0	L1_TOTAL_REQUESTS_LOWER. Read-only. Reset: 0000_0000h. number of requests sent through WQs

**IOMMUL1IOAGRPCIE0x00000144...IOMMUL1PCIE7x00000144
(IOMMUL1::L1_TOTAL_REQUESTS_UPPER)**

Read-only. Reset: 0000_0000h.

Register used to track the total wait time for the IOMMU translation latency counter

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x00000144;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x00000144;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x00000144;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x00000144;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:0	L1_TOTAL_REQUESTS_UPPER. Read-only. Reset: 0000_0000h. number of requests sent through WQs

**IOMMUL1IOAGRPCIE0x00000148...IOMMUL1PCIE7x00000148
(IOMMUL1::L1_SION_PERF_CNT_CNTL0)**

Reset: 0080_8000h.

SION Performance Counters Control Register

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x00000148;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x00000148;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x00000148;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x00000148;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:24	Reserved.
23	L1_SION_PERF_RESET_DELAY_EN. Read-write. Reset: 1. Enables the Programmable Pulse width for Global Perf Reset Toggle.
22:20	Reserved.
19:16	L1_SION_PERF_RESET_DELAY. Read-write. Reset: 0h. Programmable Pulse width for Global Perf Reset Toggle.
15	L1_SION_SHADOW_DELAY_EN. Read-write. Reset: 1. Enables the Programmable Pulse with for Global Shadow Write Toggle.
14:12	Reserved.
11:8	L1_SION_SHADOW_DELAY. Read-write. Reset: 0h. Programmable Pulse width for Global Shadow Write Toggle.
7:3	Reserved.
2	L1_SION_PERF_RESET. Write-only. Reset: 0. 0=Toggle Global Reset to all Counters. Write 1 for Global RESET of ALL counters. Read back value has no meaning.
1	L1_SION_SHADOW_WR. Write-only. Reset: 0. Write 1 to load the counter shadow registers. Read back value has no meaning.
0	L1_SION_CNT_EN. Read-write. Reset: 0. 0=Stop all counters. 1=Start all counters. Enable Performance Counters.

**IOMMUL1IOAGRPCIE0x0000014C...IOMMUL1PCIE7x0000014C
(IOMMUL1::L1_SION_PERF_CNT_CNTL1)**

Read-write.

L1 SION Performance Counter Control.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x0000014C;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x0000014C;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x0000014C;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x0000014C;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:24	L1_SION_EVENT3_SEL. Read-write. Counter 3 event select.
-------	--

ValidValues:

Value	Description
00h	Event3Select
FFh-01h	Reserved.

23:16	L1_SION_EVENT2_SEL. Read-write. Counter 2 event select.
-------	--

ValidValues:

Value	Description
00h	Event2Select
FFh-01h	Reserved.

15:8	L1_SION_EVENT1_SEL. Read-write. Counter 1 event select.
------	--

ValidValues:

Value	Description
00h	Event1Select
FFh-01h	Reserved.

7:0	L1_SION_EVENT0_SEL. Read-write. Counter 0 event select.
-----	--

ValidValues:

Value	Description
00h	Event0Select
FFh-01h	Reserved.

IOMMUL1IOAGRPCIE0x00000150...IOMMUL1PCIE7x00000150 (IOMMUL1::L1_SION_PERF_COUNT0)

Read-only, Volatile.

L1 SION Performance Counter 0.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x00000150;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x00000150;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x00000150;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x00000150;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:0	L1_SION_COUNTER0. Read-only, Volatile. Read back value of Counter 0 bit 31:0.
------	--

**IOMMUL1IOAGRPCIEx00000154...IOMMUL1PCIE7x00000154
(IOMMUL1::L1_SION_PERF_COUNT0_UPPER)**

Read-only, Volatile.	
L1 SION Performance Counter 0.	
_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x00000154; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h	
_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x00000154; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h	
_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x00000154; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h	
_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x00000154; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h	
Bits	Description
31:24	Reserved.
23:0	L1_SION_COUNTER0_UPPER . Read-only, Volatile. Read back value of Counter 0 bit 55:32.

IOMMUL1IOAGRPCIEx00000158...IOMMUL1PCIE7x00000158 (IOMMUL1::L1_SION_PERF_COUNT1)

Read-only, Volatile.	
L1 SION Performance Counter 1.	
_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x00000158; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h	
_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x00000158; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h	
_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x00000158; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h	
_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x00000158; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h	
Bits	Description
31:0	L1_SION_COUNTER1 . Read-only, Volatile. Read back value of Counter 1 bit 31:0.

**IOMMUL1IOAGRPCIEx0000015C...IOMMUL1PCIE7x0000015C
(IOMMUL1::L1_SION_PERF_COUNT1_UPPER)**

Read-only, Volatile.	
L1 SION Performance Counter 1.	
_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x0000015C; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h	
_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x0000015C; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h	
_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x0000015C; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h	
_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x0000015C; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h	
Bits	Description
31:24	Reserved.
23:0	L1_SION_COUNTER1_UPPER . Read-only, Volatile. Read back value of Counter 1 bit 55:32.

IOMMUL1IOAGRPCIEx00000160...IOMMUL1PCIE7x00000160 (IOMMUL1::L1_SION_PERF_COUNT2)

Read-only, Volatile.	
L1 SION Performance Counter 2.	
_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x00000160; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h	
_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x00000160; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h	
_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x00000160; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h	
_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x00000160; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h	
Bits	Description
31:0	L1_SION_COUNTER2 . Read-only, Volatile. Read back value of Counter 2 bit 31:0.

**IOMMUL1IOAGRPCIE0x00000164...IOMMUL1PCIE7x00000164
(IOMMUL1::L1_SION_PERF_COUNT2_UPPER)**

Read-only, Volatile.

L1 SION Performance Counter 2.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x00000164;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x00000164;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x00000164;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x00000164;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:24	Reserved.
23:0	L1_SION_COUNTER2_UPPER . Read-only, Volatile. Read back value of Counter 2 bit 55:32.

IOMMUL1IOAGRPCIE0x00000168...IOMMUL1PCIE7x00000168 (IOMMUL1::L1_SION_PERF_COUNT3)

Read-only, Volatile.

L1 SION Performance Counter 3.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x00000168;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x00000168;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x00000168;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x00000168;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:0	L1_SION_COUNTER3 . Read-only, Volatile. Read back value of Counter 3 bit 33:0.

**IOMMUL1IOAGRPCIE0x0000016C...IOMMUL1PCIE7x0000016C
(IOMMUL1::L1_SION_PERF_COUNT3_UPPER)**

Read-only, Volatile.

L1 SION Performance Counter 3.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]x0000016C;
IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]x0000016C;
IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]x0000016C;
IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]x0000016C;
IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:24	Reserved.
23:0	L1_SION_COUNTER3_UPPER . Read-only, Volatile. Read back value of Counter 3 bit 55:32.

IO MMUL1IOAGRPCIEx00000170...IO MMUL1PCIEx7x00000170 (IO MMUL1::L1_CACHE_CTRL_0)

Read-write. Reset: 0000_0000h.

Allow Cache Bypass.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]x00000170;
IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]x00000170;
IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]x00000170;
IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]x00000170;
IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:0	CacheByPass. Read-write. Reset: 0000_0000h. Enables L1 cache bypass. One hot encoding representing 1 bit for each cache for implementations with multiple caches.

IO MMUL1IOAGRPCIEx00000174...IO MMUL1PCIEx7x00000174 (IO MMUL1::L1_CACHE_CTRL_1)

Read-write. Reset: 0000_0000h.

Reserved for future use.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]x00000174;
IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]x00000174;
IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]x00000174;
IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]x00000174;
IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:3	Reserved.
2:0	TLBMode. Read-write. Reset: 0h. Reserved for future use.

IO MMUL1IOAGRPCIEx00000178...IO MMUL1PCIEx7x00000178 (IO MMUL1::L1_SDP_HOST_WRRSP_CREDIT)

Read-write.

Register used to control the credit assignment to VC for host write response.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]x00000178;
IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]x00000178;
IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]x00000178;
IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]x00000178;
IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
31:8	Reserved.
7:4	VC1_HOST_WRRSP_CREDIT. Read-write. Credits on VC1 for host write response
3:0	VC0_HOST_WRRSP_CREDIT. Read-write. Credits on VC0 for host write response

IO MMUL1IOAGRPCIEx0x0000017C...IO MMUL1PCIEx7x0000017C (IO MMUL1::L1_SDP_HOST_RDRSP_CREDIT)

Reset: 0000_0000h.

Register used to control the credit assignment to VC for host read response.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]x0000017C;
IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]x0000017C;
IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]x0000017C;
IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]x0000017C;
IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

IO MMUL1IOAGRPCIEx0x00000188...IO MMUL1PCIEx7x00000188 (IO MMUL1::L1_STAGE2_CREDIT_RESERVATION)

Read-write.

Register used to control the credit assignment of VC's from stage 1 into stage 2.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]x00000188;
IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]x00000188;
IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]x00000188;
IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]x00000188;
IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:14	Reserved.
-------	-----------

13:7	VC1_STAGE2_CREDIT. Read-write. Credit reservation of VC1 for stage 2.
------	--

6:0	VC0_STAGE2_CREDIT. Read-write. Credit reservation of VC0 for stage 2.
-----	--

IO MMUL1IOAGRPCIEx0x0000018C...IO MMUL1PCIEx7x0000018C (IO MMUL1::L1_BANDWIDTH_DEBUG_TOOLS)

Read-write. Reset: 0000_0000h.

Register used to control the credit assignment of VC's from stage 1 into stage 2.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]x0000018C;
IO MMUL1IOAGRPCIEx0,IO MMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]x0000018C;
IO MMUL1IOAGRPCIEx1,IO MMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]x0000018C;
IO MMUL1IOAGRPCIEx2,IO MMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]x0000018C;
IO MMUL1IOAGRPCIEx3,IO MMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:28	Reserved.
-------	-----------

27:18	REG_num_data_disable. Read-write. Reset: 000h. Specifies the number of data slots to disable inside L1. For debugging purposes.
-------	--

17:8	REG_num_tlp_disable. Read-write. Reset: 000h. Specifies the number of tlp slots to disable inside L1. For debugging purposes.
------	--

7:0	REG_num_wq_disable. Read-write. Reset: 00h. Specifies the number of work queues to disable inside L1. For debugging purposes.
-----	--

IOMMUL1IOAGRPCIEx00000198...IOMMUL1PCIE7x00000198 (IOMMUL1::L1_QOS_VC_CTRL_0)

Read-write. Reset: 0000_2020h.

Register used to control QOS priority of VCs.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x00000198;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x00000198;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x00000198;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x00000198;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:16	Reserved.
-------	-----------

15:8	REG_qos_order_vc. Read-write. Reset: 20h. Specifies QOS VC mapping for L1 Ordering.
------	--

7:0	REG_qos_tw_vc. Read-write. Reset: 20h. Specifies QOS VC mapping for TW.
-----	--

IOMMUL1IOAGRPCIEx00000240...IOMMUL1PCIE7x00000240 (IOMMUL1::L1_PM_STALL_RETRY_CNTRL)

Read-write. Reset: 0000_0100h.

Register used to control the IOMMU retry on stall when page migration is enabled in the system

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]x00000240;
IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=[15300000,14B00000,14700000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]x00000240;
IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=[15400000,14C00000,14800000]h_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]x00000240;
IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=[15500000,14D00000,14900000]h_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]x00000240;
IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=[15600000,14E00000,14A00000]h

Bits	Description
------	-------------

31:18	Reserved.
-------	-----------

17:8	resend_limit. Read-write. Reset: 001h. Total retry limit time after which stall migrating requesting will be aborted. The range is between 1s and 1ms with granularity of 1ms. 0= abort request after 1ms, 2=abort request after 2ms and so on
------	---

7:0	resend_freq. Read-write. Reset: 00h. Period before request that is stalled due to page migration will re-attempt a translation. The range is between 500ns to 10us with granularity of 50ns. 0=retry right away. 1= retry after 500ns, 1=retry after 550ns and so on
-----	---

IOMMUL1IOAGRPCIE0x00000254...IOMMUL1PCIE7x00000254 (IOMMUL1::L1_TF_REQ_ERROR_0)

Reset: 0000_0000h.

Register to capture SDXI DMA errors information.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=15600000,14E00000,14A00000]h

Bits	Description
31:16	TF_DMAERR_REQID. Read-only. Reset: 0000h. Request Bus/Dev/Func of error request.
15:12	Reserved.
11:8	TF_DMAERR_CTXT. Read-only. Reset: 0h. Request context of error request.
7:4	TF_DMAERR_CODE. Read-only. Reset: 0h. Description: 0x0 -> DMA request targeted unsupported IOMMU context. 0x1 -> DMA PPR group ID too large for number contexts supported.
3:2	Reserved.
1	TF_DMAERR_OVERFLOW. Read-only. Reset: 0. igerfish DMA request abort detected when TF_DMAERR_OVERFLOW already set.
0	TF_DMAERR_VLD. Write-1-to-clear. Reset: 0. SDXI DMA request abort detected. Write one to clear register.

IOMMUL1IOAGRPCIE0x00000258...IOMMUL1PCIE7x00000258 (IOMMUL1::L1_TF_REQ_ERROR_1)

Read-only. Reset: 0000_0000h.

Register to capture SDXI DMA errors information.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=15600000,14E00000,14A00000]h

Bits	Description
31:21	Reserved.
20:15	TF_DMAERR_CMD. Read-only. Reset: 00h. Request command of error request.
14:11	Reserved.
10:0	TF_DMAERR_UNITID. Read-only. Reset: 000h. Request unitid of error request.

IOMMUL1IOAGRPCIE0x0000025C...IOMMUL1PCIE7x0000025C (IOMMUL1::L1_TF_REQ_ERROR_2)

Read-only. Reset: 0000_0000h.

Register to capture SDXI DMA errors information.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIE0,IOMMUL1PCIE[4,0]=15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIE1,IOMMUL1PCIE[5,1]=15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIE2,IOMMUL1PCIE[6,2]=15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIE3,IOMMUL1PCIE[7,3]=15600000,14E00000,14A00000]h

Bits	Description
31:0	TF_DMAERR_ADDR_0. Read-only. Reset: 0000_0000h. Request address of error request.

IOMMUL1IOAGRPCIEx00000260...IOMMUL1PCIE7x00000260 (IOMMUL1::L1_TF_REQ_ERROR_3)

Read-only. Reset: 0000_0000h.

Register to capture SDXI DMA errors information.

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=15600000,14E00000,14A00000]h

Bits	Description
31:0	TF_DMAERR_ADDR_1. Read-only. Reset: 0000_0000h. Request address of error request.

IOMMUL1IOAGRPCIEx00000264...IOMMUL1PCIE7x00000264 (IOMMUL1::L1_INTRPT_ORDER_CTRL)

Read-write. Reset: 0007_FFFFh.

Register to control Ordering rules of Interrupt

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=15600000,14E00000,14A00000]h

Bits	Description
31:19	Reserved.
18:0	L1_Relaxed_Intrpt_Order_En. Read-write. Reset: 7_FFFFh. Per-bit knobs to relax interrupt ordering. Check the ordering block on what each bit controls.

IOMMUL1IOAGRPCIEx00000268...IOMMUL1PCIE7x00000268 (IOMMUL1::L1_IOMMU_DISABLE_CNTRL)

Read-write. Reset: 0000_0000h.

Register to control Ordering rules of Interrupt

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIE[4,0]=15300000,14B00000,14700000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIE[5,1]=15400000,14C00000,14800000]h

_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIE[6,2]=15500000,14D00000,14900000]h

_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIE[7,3]=15600000,14E00000,14A00000]h

Bits	Description
31:1	Reserved.
0	L1_CAM_RST_IOMMUDis. Read-write. Reset: 0. 1=Soft reset the CAM when IOMMU_En toggles.

IOMMUL1IOAGRPCIEx0000026C...IOMMUL1PCIEx7x0000026C (IOMMUL1::L1_AVIC_QUEUE_CTRL)

Read-write. Reset: 0000_000Bh.	
Register to control the usage of the L1 AVIC Queue	
_inst[IOAGR,PCIE[1:0]]_iohub0_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIEx[4,0]x0000026C; IOMMUL1IOAGRPCIEx0,IOMMUL1PCIEx[4,0]=[15300000,14B00000,14700000]h	
_inst[IOAGR,PCIE[1:0]]_iohub1_nbio0_aliasSMN; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIEx[5,1]x0000026C; IOMMUL1IOAGRPCIEx1,IOMMUL1PCIEx[5,1]=[15400000,14C00000,14800000]h	
_inst[IOAGR,PCIE[1:0]]_iohub0_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIEx[6,2]x0000026C; IOMMUL1IOAGRPCIEx2,IOMMUL1PCIEx[6,2]=[15500000,14D00000,14900000]h	
_inst[IOAGR,PCIE[1:0]]_iohub1_nbio1_aliasSMN; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIEx[7,3]x0000026C; IOMMUL1IOAGRPCIEx3,IOMMUL1PCIEx[7,3]=[15600000,14E00000,14A00000]h	
Bits	Description
31:4	Reserved.
3	L1_AVIC_Abort_Parity_Err. Read-write. Reset: 1. When enabled, requests inside the L1 avic queue are aborted when a parity error is detected as request data is read from the macro.
2	L1_AVIC_Squash_Flushes. Read-write. Reset: 0. When enabled, consecutive AVIC flushes from L1 -> IOHC will be squashed if no VC1 request was sent in-between.
1	L1_AVIC_L1L2_Hipri. Read-write. Reset: 1. When enabled, AVIC requests coming from the L1 AVIC queue will be given higher priority through the L1-L2 arbiter.
0	L1_AVIC_Queue_En. Read-write. Reset: 1. When enabled, AVIC requests will be routed from L1 WQ to L1 AVIC queue.

13.5.2.2 IOMMUL2 Registers**BXXD00F2x000 (IOMMUL2::IOMMU_VENDOR_ID)**

Read-only. Reset: 1022h.	
_iohub0_nbio0_aliasHOST; BXXD00F2x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub0_nbio1_aliasHOST; BXXD00F2x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio0_aliasHOST; BXXD00F2x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio1_aliasHOST; BXXD00F2x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000000; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000000; IOMMUL2BCFG[3:2]=14[2:1]0_0000h	
Bits	Description
15:0	VENDOR_ID. Read-only. Reset: 1022h. Vendor Identifier. This 16-bit field identifies the manufacturer of the device: Advanced Micro Devices Inc.

BXXD00F2x002 (IOMMUL2::IOMMU_DEVICE_ID)

Read-only. Reset: 149Eh.	
_iohub0_nbio0_aliasHOST; BXXD00F2x002; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub0_nbio1_aliasHOST; BXXD00F2x002; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio0_aliasHOST; BXXD00F2x002; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio1_aliasHOST; BXXD00F2x002; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000002; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000002; IOMMUL2BCFG[3:2]=14[2:1]0_0000h	
Bits	Description
15:0	DEVICE_ID. Read-only. Reset: 149Eh. Device Identifier. This 16-bit field is assigned by the device manufacturer and identifies the type of device.

BXXD00F2x004 (IOMMUL2::IOMMU_COMMAND)

_iohub0_nbio0_aliasHOST; BXXD00F2x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub0_nbio1_aliasHOST; BXXD00F2x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio0_aliasHOST; BXXD00F2x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio1_aliasHOST; BXXD00F2x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000004; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000004; IOMMUL2BCFG[3:2]=14[2:1]0_0000h	
Bits	Description
15:11	Reserved.
10	INTERRUPT_DIS. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: Interrupt Disable. 1=This function is not allowed to generate legacy INTx interrupts. 0=This function is allowed to generate legacy INTx interrupts.
9	Reserved.
8	SERR_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Description: System Error Enable. This function does not set the signaled system error status bit.
7	Reserved.
6	PARITY_ERROR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: Parity Error Enable. 1=This function is allowed to set the PARITY_ERROR_DETECTED status bit. 0=This function is not allowed to set the PARITY_ERROR_DETECTED status bit.
5:3	Reserved.
2	BUS_MASTER_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: Bus Master Enable 1=This function is allowed to generate DMA requests. 0=This function is not allowed to generate DMA requests.
1	MEM_ACCESS_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Description: Memory Access Enable This register controls no hardware. This function does not declare any standard memory BARs.
0	IO_ACCESS_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Description: I/O Access Enable This register controls no hardware. This function does not declare any standard I/O BARs.

BXXD00F2x006 (IOMMUL2::IOMMU_STATUS)

_iohub0_nbio0_aliasHOST; BXXD00F2x006; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub0_nbio1_aliasHOST; BXXD00F2x006; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio0_aliasHOST; BXXD00F2x006; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio1_aliasHOST; BXXD00F2x006; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000006; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000006; IOMMUL2BCFG[3:2]=14[2:1]0_0000h	
Bits	Description
15	PARITY_ERROR_DETECTED. Write-1-to-clear. Reset: Cold,0. Description: Parity Error Detected. This bit is set by hardware whenever this function receives a read response with the data error attribute set.
14	SIGNALED_SYSTEM_ERROR. Read-only. Reset: Fixed,0. Description: Signaled System Error This bit is always set to 0 because this function does not generate signaled system error status.
13	RECEIVED_MASTER_ABORT. Write-1-to-clear. Reset: Cold,0. 0=Inactive. 1=Active. Description: Received Target Abort. This bit is set by hardware whenever this function receives a read response with the master abort status.
12	RECEIVED_TARGET_ABORT. Write-1-to-clear. Reset: Cold,0. 0=Inactive. 1=Active. Description: Received Target Abort. This bit is set by hardware whenever this function receives a read response with the target abort status.
11	SIGNAL_TARGET_ABORT. Read-only. Reset: Fixed,0. 0=No Abort. 1=Target Abort asserted. Description: Signal Target Abort This bit is always set to 0 because this function does not terminate host requests with target abort.
10:9	Reserved.
8	MASTER_DATA_ERROR. Write-1-to-clear. Reset: Cold,0. 0=Disable. 1=Enable. Description: Master Data Error This bit is set by hardware whenever PARITY_ERROR_EN is set and this function receives a read response with the data error attribute set.
7:5	Reserved.
4	CAP_LIST. Read-only. Reset: Fixed,1. 0=Disable. 1=Enable. Description: Capabilities List This bit is set to indicate that this function's configuration space supports a capabilities list.
3	INT_Status. Read-only. Reset: 0. 0=Disable. 1=Enable. Description: Interrupt Status 1=This function has an outstanding interrupt 0=This function does not have any outstanding interrupts.
2:0	Reserved.

BXXD00F2x008 (IOMMUL2::IOMMU_REVISION_ID)

Read-only. Reset: 01h.	
_iohub0_nbio0_aliasHOST; BXXD00F2x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub0_nbio1_aliasHOST; BXXD00F2x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio0_aliasHOST; BXXD00F2x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio1_aliasHOST; BXXD00F2x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000008; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000008; IOMMUL2BCFG[3:2]=14[2:1]0_0000h	
Bits	Description
7:4	MAJOR_REV_ID. Read-only. Reset: 0h. Identifies the revision number of the function.
3:0	MINOR_REV_ID. Read-only. Reset: 1h. Identifies the stepping number of the function.

BXXD00F2x009 (IOMMUL2::IOMMU_REGPROG_INF)

Read-only. Reset: Fixed,00h.

_iohub0_nbio0_aliasHOST; BXXD00F2x009; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_iohub0_nbio1_aliasHOST; BXXD00F2x009; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_iohub1_nbio0_aliasHOST; BXXD00F2x009; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_iohub1_nbio1_aliasHOST; BXXD00F2x009; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000009; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000009; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits Description7:0 **REG_LEVEL_PROG_INF.** Read-only. Reset: Fixed,00h.

Description: Register Programming Interface.
IOMMU

BXXD00F2x00A (IOMMUL2::IOMMU_SUB_CLASS)

Read-only. Reset: Fixed,06h.

_iohub0_nbio0_aliasHOST; BXXD00F2x00A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_iohub0_nbio1_aliasHOST; BXXD00F2x00A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_iohub1_nbio0_aliasHOST; BXXD00F2x00A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_iohub1_nbio1_aliasHOST; BXXD00F2x00A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x0000000A; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x0000000A; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits Description7:0 **SUB_CLASS_INF.** Read-only. Reset: Fixed,06h.

Description: Sub-Class Code.
IOMMU

BXXD00F2x00B (IOMMUL2::IOMMU_BASE_CODE)

Read-only. Reset: Fixed,08h.

_iohub0_nbio0_aliasHOST; BXXD00F2x00B; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_iohub0_nbio1_aliasHOST; BXXD00F2x00B; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_iohub1_nbio0_aliasHOST; BXXD00F2x00B; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_iohub1_nbio1_aliasHOST; BXXD00F2x00B; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x0000000B; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x0000000B; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits Description7:0 **BASE_CLASS_CODE.** Read-only. Reset: Fixed,08h.

Description: Sub-Class Code.
System Base Peripheral.

BXXD00F2x00E (IOMMUL2::IOMMU_HEADER)

Read-only. Reset: Fixed,80h.

_iohub0_nbio0_aliasHOST; BXXD00F2x00E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_iohub0_nbio1_aliasHOST; BXXD00F2x00E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_iohub1_nbio0_aliasHOST; BXXD00F2x00E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_iohub1_nbio1_aliasHOST; BXXD00F2x00E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x0000000E; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x0000000E; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits Description7:0 **HEADER_TYPE.** Read-only. Reset: Fixed,80h.

Description: Header Type.
Indicates a multi-function device with a type 0 configuration space header.

BXXD00F2x02C (IOMMUL2::IOMMU_ADAPTER_ID)

Read-only. Reset: 149E_1022h.

_iohub0_nbio0_aliasHOST; BXXD00F2x02C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F2x02C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F2x02C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F2x02C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x0000002C; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x0000002C; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:16	SUBSYSTEM_ID . Read-only. Reset: 149Eh. Subsystem ID
15:0	SUBSYSTEM_VENDOR_ID . Read-only. Reset: 1022h. Subsystem vendor ID.

BXXD00F2x034 (IOMMUL2::IOMMU_CAPABILITIES_PTR)

Read-only. Reset: Fixed,0000_0040h.

_iohub0_nbio0_aliasHOST; BXXD00F2x034; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F2x034; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F2x034; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F2x034; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000034; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000034; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:8	Reserved.
7:0	CAP_PTR . Read-only. Reset: Fixed,40h. Description: Capabilities Pointer. Points to the start of the capabilities list.

BXXD00F2x03C (IOMMUL2::IOMMU_INTERRUPT_LINE)

Read-write. Reset: 00h.

_iohub0_nbio0_aliasHOST; BXXD00F2x03C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F2x03C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F2x03C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F2x03C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x0000003C; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x0000003C; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
7:0	INTERRUPT_LINE . Read-write. Reset: 00h. This register is read/write for software compatibility. It controls no hardware.

BXXD00F2x03D (IOMMUL2::IOMMU_INTERRUPT_PIN)

Read-only. Reset: 01h.

_iohub0_nbio0_aliasHOST; BXXD00F2x03D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F2x03D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F2x03D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F2x03D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x0000003D; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x0000003D; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
7:0	INTERRUPT_PIN . Read-only. Reset: 01h. Description: This field indicates the INTx line used to generate legacy interrupts. 1 - INTA 2 - INTB 3 - INTC 4 - INTD All other encodings are not supported.

BXXD00F2x040 (IOMMUL2::IOMMU_CAP_HEADER)

Read-only.

`_iohub0_nbio0_aliasHOST; BXXD00F2x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_iohub0_nbio1_aliasHOST; BXXD00F2x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]``_iohub1_nbio0_aliasHOST; BXXD00F2x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_iohub1_nbio1_aliasHOST; BXXD00F2x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000040; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000040; IOMMUL2BCFG[3:2]=14[2:1]0_0000h`

Bits	Description
31:29	Reserved.
28	IOMMU_CAP_EXT. Read-only. Reset: 1. 1=Indicates support for IOMMU Miscellaneous Information Register 1 [Capability Offset 14h]. 0=Capability Offset14h not supported.
27	IOMMU_EFR_SUP. Read-only. Reset: 1. Description: 1=Indicates IOMMU Extended Feature Register [MMIO Offset 0030h] is supported. 0=[MMIO Offset 0030h] is reserved.
26	IOMMU_NP_CACHE. Read-only. Reset: Fixed,0. Description: 1=Indicates that the IOMMU caches page table entries that are marked as not present. When this bit is set, software must issue an invalidate after any change to a PDE or PTE . 0=Indicates that the IOMMU caches only page table entries that are marked as present. When NpCache is clear, software must issue an invalidate after any change to a PDE or PTE marked present before the change. Implementation note: For hardware implementations of the IOMMU, this bit must be 0b.
25	IOMMU_HT_TUNNEL_SUP. Read-only. Reset: Fixed,0. Hypertransport tunnel translation support. This register is always set to 0 to indicate that the device does not contain a hypertransport tunnel supporting address translation.
24	IOMMU_IO_TLBSUP. Read-only. Reset: 1. Indicates support for remote IOTLBs.
23:19	IOMMU_CAP_REV. Read-only. Reset: Fixed,01h. Specifies the IOMMU specification revision.
18:16	IOMMU_CAP_TYPE. Read-only. Reset: Fixed,3h. Specifies the layout of the Capability Block as an IOMMU capability block.
15:8	IOMMU_CAP_PTR. Read-only. Reset: Fixed,64h. Indicates the location of the next capability block if one is present.
7:0	IOMMU_CAP_ID. Read-only. Reset: Fixed,0Fh. Indicates a Secure Device capability block.

BXXD00F2x044 (IOMMUL2::IOMMU_CAP_BASE_LO)

Read-write. Reset: 0000_0000h.

`_iohub0_nbio0_aliasHOST; BXXD00F2x044; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_iohub0_nbio1_aliasHOST; BXXD00F2x044; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]``_iohub1_nbio0_aliasHOST; BXXD00F2x044; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_iohub1_nbio1_aliasHOST; BXXD00F2x044; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000044; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000044; IOMMUL2BCFG[3:2]=14[2:1]0_0000h`

Bits	Description
31:19	IOMMU_BASE_ADDR_LO. Read-write. Reset: 0000h. Specifies address bits 31:19 of the 512K-byte-aligned base address of the IOMMU memory-mapped control registers.
18:1	Reserved.
0	IOMMU_ENABLE. Read-write. Reset: 0. 1=IOMMU accepts memory accesses to the address specified in the Base Address Register. When Enable is written with a 1, all IOMMU RW capability registers in PCI configuration space are locked until the next system reset.

BXXD00F2x048 (IOMMUL2::IOMMU_CAP_BASE_HI)

Read-write. Reset: 0000_0000h.

`_iohub0_nbio0_aliasHOST; BXXD00F2x048; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_iohub0_nbio1_aliasHOST; BXXD00F2x048; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]``_iohub1_nbio0_aliasHOST; BXXD00F2x048; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_iohub1_nbio1_aliasHOST; BXXD00F2x048; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000048; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000048; IOMMUL2BCFG[3:2]=14[2:1]0_0000h`**Bits Description**

31:0	IOMMU_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. Specifies address bits 63:32 of the 512K-byte-aligned base address of the IOMMU memory-mapped control registers.
------	--

BXXD00F2x04C (IOMMUL2::IOMMU_CAP_RANGE)

Read-only.

`_iohub0_nbio0_aliasHOST; BXXD00F2x04C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_iohub0_nbio1_aliasHOST; BXXD00F2x04C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]``_iohub1_nbio0_aliasHOST; BXXD00F2x04C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_iohub1_nbio1_aliasHOST; BXXD00F2x04C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x0000004C; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x0000004C; IOMMUL2BCFG[3:2]=14[2:1]0_0000h`**Bits Description**

31:24	IOMMU_LAST_DEVICE. Read-only. Reset: 00h. Indicates device and function number of the last integrated device associated with the IOMMU.
-------	--

23:16	IOMMU_FIRST_DEVICE. Read-only. Reset: 00h. Indicates device and function number of the first integrated device associated with the IOMMU.
-------	--

15:8	IOMMU_BUS_NUMBER. Read-only. Reset: 00h. Indicates the bus number that IOMMU_FIRST_DEVICE and IOMMU_LAST_DEVICE reside on.
------	---

7	IOMMU_RNG_VALID. Read-only. Reset: 0.
---	--

Description: 1=The IOMMU_BUS_NUMBER, IOMMU_FIRST_DEVICE and IOMMU_LAST_DEVICE fields are valid. Although the register contents are valid, software is encouraged to use I/O topology information.
0=Software must use I/O topology information.

6:5	Reserved.
-----	-----------

4:0	IOMMU_UNIT_ID. Read-only. Reset: Fixed, 00h. This field returns the HyperTransport™ UnitID used by the IOMMU.
-----	--

BXXD00F2x050 (IOMMUL2::IOMMU_CAP_MISC)

_iohub0_nbio0_aliasHOST; BXXD00F2x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub0_nbio1_aliasHOST; BXXD00F2x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio0_aliasHOST; BXXD00F2x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]	
_iohub1_nbio1_aliasHOST; BXXD00F2x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]	
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000050; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000050; IOMMUL2BCFG[3:2]=14[2:1]0_0000h	
Bits	Description
31:27	IOMMU_MSI_NUM_PPR. Read-only. Reset: 00h. This field must indicate which MSI vector is used for the interrupt message generated by the IOMMU for the peripheral page service request log when [MMIO Offset 0030h[PPR_SUP]] = 1. IOMMU_MSI_NUM_PPR must be 0 when PPR_SUP = 0. For MSI there can be only one IOMMU so this field must be 0. This interrupt is not remapped by the IOMMU.
26:23	Reserved.
22	IOMMU_HT_ATS_RESV. Read-write. Reset: 0. Description: 1=The HyperTransport? Address Translation address range for ATS responses is reserved and cannot be translated by the IOMMU. 0=The Address Translation address range can be translated by the IOMMU.
21:15	IOMMU_VA_SIZE. Read-only. Reset: Fixed,40h. Description: This field must indicate the size of the maximum virtual address processed by the IOMMU. The value is the (unsigned) binary log of the maximum address size. Allowed values are 32, 40, 48, and 64; all other values are reserved. 010_0000b = 32 bits 010_1000b = 40 bits 011_0000b = 48 bits
14:8	IOMMU_PA_SIZE. Read-only. Reset: 34h. Description: This field must indicate the size of the maximum physical address generated by the IOMMU. The value is the (unsigned) binary log of the maximum address size. Allowed values are 40, 48 and 52; all other values are reserved. 010_1000b = 40 bits 011_0000b = 48 bits 011_0100b = 52 bits
7:5	IOMMU_GVA_SIZE. Read-only. Reset: 3h. This field indicates the width of the maximum guest virtual address processed by iommu. 010=48 Bits, 011=57 Bits.
4:0	IOMMU_MSI_NUM. Read-only. Reset: 00h. Indicates the MSI vector used for interrupt messages generated by the IOMMU.

BXXD00F2x054 (IOMMUL2::IOMMU_CAP_MISC_1)

Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F2x054; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F2x054; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F2x054; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F2x054; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000054; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000054; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:10	Reserved.
9	GST_PAGE_TABLE_FMT_SEL. Read-write. Reset: 0. Indicates the page table format used by IOMMU. 0= IOMMU uses existing AMD64 long mode format. 1= IOMMU uses unified guest page table format.
8	STU_SIZE_SEL. Read-write. Reset: 0. Indicates the smallest translation unit supported by IOMMU. 0 = 4KB (expected to be set only during bring-up mode). 1 = 16KB (4 contiguous 4KB PTEs, expected to be production mode). Applies to both guest and host translations
7:5	Reserved.
4:0	IOMMU_MSI_NUM_GA. Read-only. Reset: 00h. MSI message number. Message number for MSI or MSI-X interrupt associated with the guest vAPIC virtual interrupt request log.

BXXD00F2x064 (IOMMUL2::IOMMU_MSI_CAP)

_iohub0_nbio0_aliasHOST; BXXD00F2x064; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F2x064; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F2x064; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F2x064; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000064; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000064; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:24	Reserved.
23	MSI_64_EN. Read-only. Reset: Fixed,1. Set to indicate that a 64-bit MSI address is supported.
22:20	MSI_MULT_MESS_EN. Read-write. Reset: Cold,0h. Sets the number of MSI messages assigned to this function.
19:17	MSI_MULT_MESS_CAP. Read-only. Reset: 2h. Indicates the number of MSI messages requested by this function.
16	MSI_EN. Read-write. Reset: Cold,0. Enables MSI for this function and causes legacy interrupts to be disabled.
15:8	MSI_CAP_PTR. Read-only. Reset: Fixed,74h. Pointer to the next configuration space capability.
7:0	MSI_CAP_ID. Read-only. Reset: Fixed,05h. Indicates that this is the MSI capability.

BXXD00F2x068 (IOMMUL2::IOMMU_MSI_ADDR_LO)

Read-write. Reset: Cold,0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F2x068; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F2x068; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F2x068; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F2x068; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000068; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000068; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:2	MSI_ADDR_LO. Read-write. Reset: Cold,0000_0000h. This register sets address bits 31:2 used to issue MSI messages.
1:0	Reserved.

BXXD00F2x06C (IOMMUL2::IOMMU_MSI_ADDR_HI)

Read-write. Reset: Cold,0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F2x06C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F2x06C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F2x06C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F2x06C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x0000006C; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x0000006C; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:0	MSI_ADDR_HI. Read-write. Reset: Cold,0000_0000h. This register sets address bits 63:32 used to issue MSI messages.

BXXD00F2x070 (IOMMUL2::IOMMU_MSI_DATA)

Read-write. Reset: Cold,0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F2x070; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F2x070; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F2x070; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F2x070; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000070; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000070; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:16	Reserved.
15:0	MSI_DATA. Read-write. Reset: Cold,0000h. This register sets the data issued with MSI messages.

BXXD00F2x074 (IOMMUL2::IOMMU_MSI_MAPPING_CAP)

Read-only. Reset: Fixed,A803_C808h.

_iohub0_nbio0_aliasHOST; BXXD00F2x074; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F2x074; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F2x074; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F2x074; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000074; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000074; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:27	MSI_MAP_CAP_TYPE. Read-only. Reset: Fixed,15h. Indicates the MSI Mapping Capability.
26:18	Reserved.
17	MSI_MAP_FIXD. Read-only. Reset: Fixed,1. Always set to 1 to indicate that this device only maps MSI interrupts with address 0xFEE _x _xxxx onto Hypertransport interrupts and that the mapping range is not programmable.
16	MSI_MAP_EN. Read-only. Reset: Fixed,1. Always set to 1 to indicate that the MSI Mapping Capability is always enabled.
15:8	MSI_MAP_CAP_PTR. Read-only. Reset: Fixed,C8h. Points to the next capability list item.
7:0	MSI_MAP_CAP_ID. Read-only. Reset: Fixed,08h. Indicates a Hypertransport capability list item.

BXXD00F2x078 (IOMMUL2::IOMMU_ADAPTER_ID_W)

Read-write. Reset: Cold,149E_1022h.

_iohub0_nbio0_aliasHOST; BXXD00F2x078; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F2x078; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F2x078; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F2x078; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000078; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000078; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:16	SUBSYSTEM_ID_W. Read-write. Reset: Cold,149Eh. Sets the subsystem ID register in the configuration header.
15:0	SUBSYSTEM_VENDOR_ID_W. Read-write. Reset: Cold,1022h. Sets the subsystem vendor ID register in the configuration header.

BXXD00F2x07C (IOMMUL2::IOMMU_CONTROL_W)

Read-write.

`_iohub0_nbio0_aliasHOST; BXXD00F2x07C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_iohub0_nbio1_aliasHOST; BXXD00F2x07C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]``_iohub1_nbio0_aliasHOST; BXXD00F2x07C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_iohub1_nbio1_aliasHOST; BXXD00F2x07C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x0000007C; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h``_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x0000007C; IOMMUL2BCFG[3:2]=14[2:1]0_0000h`

Bits	Description
31:24	Reserved.
23:17	IOMMU_PA_SIZE_W. Read-write. Reset: 34h. Description: This field sets the size of the maximum physical address generated by the IOMMU. Allowed values are 40, 48 and 52; all other values are reserved. 010_1000b = 40 bits 011_0000b = 48 bits 011_0100b = 52 bits
16:14	IOMMU_GVA_SIZE_W. Read-write. Reset: 3h. This field sets the width of the maximum guest virtual address processed by IOMMU. 010=48 Bits, 011=57 Bits.
13	IOMMU_CAP_EXT_W. Read-write. Reset: 1. 1=Indicates support for IOMMU Miscellaneous Information Register 1 [Capability Offset 14h]. 0=Capability Offset14h not supported.
12:10	MSI_MULT_MESS_CAP_W. Read-write. Reset: Cold,2h. Sets the number of MSI messages requested by this function.
9	EFR_SUP_W. Read-write. Reset: 1. Sets the value of EFR_SUP in the IOMMU capability, program the L1 copy of this register in IOMMUL1::L1_FEATURE_SUP_CNTRL[L1_EFR_SUP].
8	IO_TLBSUP_W. Read-write. Reset: 1. Sets the value of IO_TLBSUP in the IOMMU capability.
7:4	MINOR_REV_ID_W. Read-write. Reset: 1h. Sets the minor revision ID register in the configuration header.
3	Reserved.
2:0	INTERRUPT_PIN_W. Read-write. Reset: 1h. Description: Sets the INTERRUPT_PIN register in the configuration header. 0 = No legacy interrupts supported. 1 = INTA 2 = INTB 3 = INTC 4 = INTD

BXXD00F2x080 (IOMMUL2::IOMMU_MMIO_CONTROL0_W)

Read-write. Reset: 6621_BAFeh.

_iohub0_nbio0_aliasHOST; BXXD00F2x080; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F2x080; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F2x080; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F2x080; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000080; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000080; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:30	GLX_SUP_W. Read-write. Reset: 1h. Description: 00=single-level guest CR3 base table address translation is support. When GLXSup=00b, the value of GLX in the DTE is ignored and the IOMMU performs only single-level Guest CR3 lookups. 01=Two-level GCR3 base address table is supported in hardware. 10= Three-level GCR3 base address table is supported in hardware for 20-bit PASID values in the future. 11= Reserved.single-level GCR3 base table address translation is supported. When GLX_SUP=0, GLX in the DTE is ignored. The value of GLXSup is not meaningful when GTSup=0.
29:28	EVENTF_W. Read-write. Reset: 2h. Description: 0x0=Event log dual buffer autoswap not supported. 0x1=Event log dual buffer supported without autoswap. 0x2=Event log dual buffer autoswap supported. All other encodings reserved.
27	Reserved.
26	CXLIO_SUP_W. Read-write. Reset: 1. Description: 1=Hardware supports Memory Type indication on ATS completion for CXL™ Device. 0=Hardware does not support Memory Type indication on ATS completion for CXL™ Device.
25:24	PPRF_W. Read-write. Reset: 2h. Description: 0x0=PPR log dual buffer not supported. 0x1=PPR log dual buffer supported without autoswap. 0x2=PPR log dual buffer autoswap supported. All other encodings reserved.
23:21	GAM_SUP_W. Read-write. Reset: 1h. Sets the GAM_SUP value in IOMMU Extended feature register.
20:18	SNPAVICSup_W. Read-write. Reset: 0h. Description: 0x0=Hardware does not support AVIC in conjunction with SNP. 0x1 = Hardware supports AVIC and SNP enabled in conjunction.
17	GstBufferTRPModeSup_W. Read-write. Reset: 0. Description: 0=IOMMU will calculate base address of buffer algorithmically in the IOMMU private space. The IOMMU private PA will then be translated to System PA using IOMMU v1 page tables. . 1=GuestX VF Control MMIO Offsets 18h-38h will contain Guest Physical Address of the buffer base address. The GPA will then be translated to System PA using Guest host page tables. 1=IOMMU behavior defined by MMIO control GstBufferTRPMode.
16	GCR3TRPModeSup_W. Read-write. Reset: 1. Sets the GCR3TRPModeSup value in IOMMU Extended feature register.
15	PageMigration_SUP_W. Read-write. Reset: 1. Sets the PageMigration_SUP value in IOMMU Extended feature register.
14:13	GATS_W. Read-write. Reset: 1h. Sets the GATS value in IOMMU Extended feature register.
12	US_SUP_W. Read-write. Reset: 1. Sets the US_SUP value in IOMMU Extended featurer registers.
11:10	HATS_W. Read-write. Reset: 2h. Sets the HATS value in IOMMU Extended feature register.
9	PC_SUP_W. Read-write. Reset: 1. Sets the PC_SUP value in IOMMU Extended feature register.
8	HE_SUP_W. Read-write. Reset: 0. Sets the HE_SUP value in IOMMU Extended feature register.
7	GA_SUP_W. Read-write. Reset: 1. Sets the GA_SUP value in IOMMU Extended feature register.
6	IA_SUP_W. Read-write. Reset: 1. Sets the IA_SUP value in IOMMU Extended feature register.

5	sATS_SUP_W . Read-write. Reset: 1. 1 = Hardware supports sATS.
4	GT_SUP_W . Read-write. Reset: 1. Sets the GT_SUP value in IOMMU Extended feature register, program the L1 copy of this register in IOMMUL1::L1_FEATURE_SUP_CNTRL[L1_GT_SUP_W].
3	NX_SUP_W . Read-write. Reset: 1. Sets the NX_SUP value in IOMMU Extended feature register.
2	XT_SUP_W . Read-write. Reset: 1. Sets the XT_SUP value in IOMMU Extended feature register.
1	PPR_SUP_W . Read-write. Reset: 1. Sets the PPR_SUP value in IOMMU Extended feature register, program the L1 copy of this register in IOMMUL1::L1_FEATURE_SUP_CNTRL[L1_PPR_SUP].
0	PREF_SUP_W . Read-write. Reset: 0. Sets the PREF_SUP value in IOMMU Extended feature register.

BXXD00F2x084 (IOMMUL2::IOMMU_MMIO_CONTROL1_W)

Read-write. Reset: B97F_C70Fh.

_iohub0_nbio0_aliasHOST; BXXD00F2x084; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_iohub0_nbio1_aliasHOST; BXXD00F2x084; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]

_iohub1_nbio0_aliasHOST; BXXD00F2x084; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_iohub1_nbio1_aliasHOST; BXXD00F2x084; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000084; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000084; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31	SNP_SUP_W. Read-write. Reset: 1. 1 = Hardware supports SNP.
30	ForcePhyDestSup_W. Read-write. Reset: 0. 1 = HW supports forcing physical destination mode for remapped interrupts.
29	GAPPIDis_SUP_W. Read-write. Reset: 1. 1 = HW supports masking Guest APIC Physical Processor Interrupt based on IRTE[GAPPIDis] when Interrupt Virtualization is enabled.
28	GAPPI_SUP_W. Read-write. Reset: 1. 1 = HW support Guest APIC Physical Processor Interrupt when Interrupt Virtualization is enabled
27	V2_HA_DIS_SUP_W. Read-write. Reset: 1. 1 = Hardware supports Disabling v2 Access bit updates by HW.
26:23	VMTABLESIZE_W. Read-write. Reset: 2h. Description: indicate the size of the VMTable supported. 00h 256 entries 04h 4K entries 08h 64K entries 01h 512 entries 05h 8K entries 09h 128K entries 02h 1K entries 06h 16K entries 0Ah 256K entries 03h 2K entries 07h 32K entries 0Bh 512K entries 0Ch-0Fh: Reserved
22	SVEIO_SUP_W. Read-write. Reset: 1. 1 = SVEIO supported by the HW.
21	VIOMMU_SUP_W. Read-write. Reset: 1. 1 = HW supports virtualized IOMMU.
20	HD_SUP_W. Read-write. Reset: 1. 1 = Hardware supports Dirty bit update support for v1 Page tables.
19	InvIotlbTypeSup_W. Read-write. Reset: 1. 1 = Hardware supports invalidate IOTLB type.
18	V2_HD_DIS_SUP_W. Read-write. Reset: 1. 1 = Hardware supports Disabling v2 Dirty bit updates by hardware.
17	ATTRFW_SUP_W. Read-write. Reset: 1. 1 = Hardware supports forward page table memory attribute to ATC client.
16	EPH_SUP_W. Read-write. Reset: 1. 1 = Hardware supports Enhanced PPR Handling.
15	HA_SUP_W. Read-write. Reset: 1. 1 = Hardware supports Access bit update support for v1 Page tables.
14	GIO_SUP_W. Read-write. Reset: 1. 1 = Hardware supports nested I/O protection.
13	SNOOP_ATTRS_SUP_W. Read-write. Reset: 0. 1 = Hardware supports returning memory attributes of the guest page to ATS requester along with ATS completion.
12:11	MARCnum_SUP_W. Read-write. Reset: 0h. Writes number of MARC apertures and thus the number of MARC register 3-tuples supported. 00b = MARC feature not supported, 01b = 4 MARC registers 3-tuples supported, 10b = 8 MARC register 4-tuples are supported, 11b = Reserved.
10	BLOCK_STOPMARK_SUP_W. Read-write. Reset: 1. Description: 0=No blocking Stop Mark Messages supported. 1=Block Stop Mark Messages supported.
9	PPR_AUTORESP_SUP_W. Read-write. Reset: 1. 0x1 - Hardware supports ppr auto response generation on log about to be full or generate autoresp on reaching threshold if enabled with IOMMUMMIO::IOMMU_MMIO_PPR_OVERFLOW_EARLY_0[PPR_Overflow_early_en] or IOMMUMMIO::IOMMU_MMIO_PPR_B_OVERFLOW_EARLY_0[PPR_B_Overflow_early_en].
8	PPR_OVERFLOW_EARLY_SUP_W. Read-write. Reset: 1. 0x1 - Hardware supports PPR_OVERFLOW_EARLY notification on threshold support.
7:6	DTE_seg_W. Read-write. Reset: 0h.

	Description: 0x0 - Hardware supports no DTE segmentation. 0x1 - Hardware supports 2-way DTE segmentation. 0x2 - Hardware supports 4-way DTE segmentation. 0x3 - Hardware supports 8-way DTE segmentation. Program the L1 copy of this register in IOMMUL1::L1_FEATURE_SUP_CNTRL[L1_DTE_seg_W].
5:4	Reserved.
3:0	PAS_MAX_W. Read-write. Reset: Fh. Sets the PAS_MAX value in IOMMU Extended feature register.

BXXD00F2x088 (IOMMUL2::IOMMU_RANGE_W)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F2x088; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_iohub0_nbio1_aliasHOST; BXXD00F2x088; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_iohub1_nbio0_aliasHOST; BXXD00F2x088; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_iohub1_nbio1_aliasHOST; BXXD00F2x088; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000088; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000088; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:24	LAST_DEVICE_W. Read-write. Reset: 00h. Sets the value of IOMMU_LAST_DEVICE in IOMMU capability.
23:16	FIRST_DEVICE_W. Read-write. Reset: 00h. Sets the value of IOMMU_FIRST_DEVICE in IOMMU capability.
15:8	BUS_NUMBER_W. Read-write. Reset: 00h. Sets the value of IOMMU_BUS_NUMBER in IOMMU capability.
7	RNG_VALID_W. Read-write. Reset: 0. Sets the value of IOMMU_RNG_VALID in IOMMU capability.
6:0	Reserved.

BXXD00F2x08C (IOMMUL2::IOMMU_DSFX_CONTROL)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F2x08C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_iohub0_nbio1_aliasHOST; BXXD00F2x08C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_iohub1_nbio0_aliasHOST; BXXD00F2x08C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_iohub1_nbio1_aliasHOST; BXXD00F2x08C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x0000008C; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x0000008C; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:28	REVISION_MAJOR. Read-write. Reset: 0h. States Major revision number.
27:24	REVISION_MINOR. Read-write. Reset: 0h. States Minor revision number.
23:0	DSFXSup. Read-write. Reset: 00_0000h. Tells software which feature(bit n) is supported, goes to MMIO .

BXXD00F2x0C8 (IOMMUL2::IOMMU_VIOMMU_CAP)

Read-only. Reset: Fixed,0818_0009h.

_iohub0_nbio0_aliasHOST; BXXD00F2x0C8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
_iohub0_nbio1_aliasHOST; BXXD00F2x0C8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
_iohub1_nbio0_aliasHOST; BXXD00F2x0C8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
_iohub1_nbio1_aliasHOST; BXXD00F2x0C8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x000000C8; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x000000C8; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:27	VIOMMU_CAP_TYPE. Read-only. Reset: Fixed,01h. Indicates the MSI Mapping Capability.
26:24	Reserved.
23:16	VIOMMU_CAP_LEN. Read-only. Reset: Fixed,18h. Provides the number of of bytes in the Capability structure.
15:8	VIOMMU_CAP_PTR. Read-only. Reset: Fixed,00h. Points to the next capability list item.
7:0	VIOMMU_CAP_ID. Read-only. Reset: Fixed,09h. Indicates a HyperTransport(TM) capability list item

BXXD00F2x0D0 (IOMMUL2::IOMMU_VF_BASE_LO)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F2x0D0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F2x0D0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F2x0D0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F2x0D0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x000000D0; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x000000D0; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:28	VF_BASE_ADDR_LO. Read-write. Reset: 0h. Specifies address bits 31:28 of the 256M-byte-aligned base address of the VF memory-mapped control registers.
27:1	Reserved.
0	VF_ENABLE. Read-write. Reset: 0. 1=IOMMU accepts memory accesses to the address specified in the VF Base Address Register.

BXXD00F2x0D4 (IOMMUL2::IOMMU_VF_BASE_HI)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F2x0D4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F2x0D4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F2x0D4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F2x0D4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x000000D4; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x000000D4; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:0	VF_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. Specifies address bits 63:32 of the 256M-byte-aligned base address of the VF memory-mapped control registers.

BXXD00F2x0D8 (IOMMUL2::IOMMU_VFCNTL_BASE_LO)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F2x0D8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F2x0D8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F2x0D8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F2x0D8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x000000D8; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x000000D8; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:22	VFCNTL_BASE_ADDR_LO. Read-write. Reset: 000h. Specifies address bits 31:22 of the 4M-byte-aligned base address of the VFCNTL memory-mapped control registers.
21:1	Reserved.
0	VFCNTL_ENABLE. Read-write. Reset: 0. 1=IOMMU accepts memory accesses to the address specified in the VFCNTL Base Address Register.

BXXD00F2x0DC (IOMMUL2::IOMMU_VFCNTL_BASE_HI)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F2x0DC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub0_nbio1_aliasHOST; BXXD00F2x0DC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio0_aliasHOST; BXXD00F2x0DC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _iohub1_nbio1_aliasHOST; BXXD00F2x0DC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x000000DC; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x000000DC; IOMMUL2BCFG[3:2]=14[2:1]0_0000h

Bits	Description
31:0	VFCNTL_BASE_ADDR_HI. Read-write. Reset: 0000_0000h. Specifies address bits 63:32 of the 4M-byte-aligned base address of the VFCNTL memory-mapped control registers.

BXXD00F2x0E0 (IOMMUL2::IOMMU_GST_PREFETCH_CNTRL_0)

Read-write. Reset: 0000_0000h.

_iohub0_nbio0_aliasHOST; BXXD00F2x0E0; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F2x0E0; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F2x0E0; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F2x0E0; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x000000E0; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x000000E0; IOMMUL2BCFG[3:2]=14[2:1]0_0000h**Bits Description**

31:1 Reserved.

0 **GST_PREFETCH_ACCESS_PRESET**. Read-write. Reset: 0. Indicates if Access bit is required to be preset for prefetching guest PTEs. 0=guest PTEs are not required to have A bit preset in order for HW to prefetch them. 1=guest PTEs are required to have A preset for HW to prefetch them. This register only applies to prefetched guest PTEs (not to original [PTE](#))

BXXD00F2x300 (IOMMUL2::IOMMU_VIOMMU_PM_STALL_RETRY_CNTRL)

Read-write. Reset: 0000_0100h.

Register used to control the IOMMU retry on stalled VIOMMU buffer access.

_iohub0_nbio0_aliasHOST; BXXD00F2x300; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio0_aliasSMN[NB_BUS_NUM]_iohub0_nbio1_aliasHOST; BXXD00F2x300; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub0_nbio1_aliasSMN[NB_BUS_NUM]_iohub1_nbio0_aliasHOST; BXXD00F2x300; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio0_aliasSMN[NB_BUS_NUM]_iohub1_nbio1_aliasHOST; BXXD00F2x300; BXX=IOHC::NB_BUS_NUM_CNTL_ _iohub1_nbio1_aliasSMN[NB_BUS_NUM]_iohub[1:0]_nbio0_aliasSMN; IOMMUL2BCFG[1:0]x00000300; IOMMUL2BCFG[1:0]=1[40:3F]0_0000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2BCFG[3:2]x00000300; IOMMUL2BCFG[3:2]=14[2:1]0_0000h**Bits Description**

31:18 Reserved.

17:8 **tw_resend_limit**. Read-write. Reset: 001h. Total retry limit time after which stall migrating requesting will be aborted. The range is between 1s and 1ms with granularity of 1ms. 0= abort request after 1ms, 2=abort request after 2ms and so on

7:0 **tw_resend_freq**. Read-write. Reset: 00h. Period before request that is stalled due to page migration will re-attempt a translation. The range is between 500ns to 10us with granularity of 50ns. 0=retry right away. 1= retry after 500ns, 1=retry after 550ns and so on

IOMMUL2ACFG[0...3]x00000030 (IOMMUL2::L2_CONTROL_0)

Read-write. Reset: 0008_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000030; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000030; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:24	IFifoClientPriority. Read-write. Reset: 00h. Each bit of this register controls whether the corresponding L1 client is arbitrated as high priority or not. Not all implementations use all of the priority bits due to a lower number of clients versus the register width.
23:20	IFifoBurstLength. Read-write. Reset: 0h. Sets the burst length when arbitrating between clients coming into the L2.
19	AllowL1CacheLargePagemode0. Read-write. Reset: 1. 1=Requests with DTE.MODE=0 will be stored in the L1 TLB as large pages. 0=Requests with DTE.MODE=0 will be stored in the L1 TLB as 4k pages. Note: This register must be programmed to the same value as its copy in L1_MISC_CNTRL_2 located in iommu_l1 and in L2_MISC_CNTRL_3 in iommu_l2indx.
18:12	Reserved.
11	SIDEPTEOnAddrTransExcl. Read-write. Reset: 0. Description: 0=Caches return DTE to L1 on an address translation exclusion range access 1=Caches return PTE to L1 on an address translation exclusion range access.
10	SIDEPTEOnUntransExcl. Read-write. Reset: 0. Description: 0=Caches return DTE to L1 on an untranslated exclusion range access 1=Caches return PTE to L1 on an untranslated exclusion range access.
9:4	Reserved.
3	DTCHitVZeroOrIVZero. Read-write. Reset: 0. Description: 0=A DTE is refetched if a DTE with V=0 for a memory request or IV=1 for an interrupt request is hit in the DTC. 1=A DTE is not refetched if a DTE with V=0 for a memory request or IV=1 for an interrupt request is hit in the DTC. This DTE is used.
2	AllowL1CacheATSRsp. Read-write. Reset: 0. Description: 0=L2 does not allow L1 to cache responses to ATS address translation requests. 1=L2 allows L1 to cache responses to ATS address translation requests.
1	AllowL1CacheVZero. Read-write. Reset: 0. Description: 1=L2 does not allow L1 to cache DTEs where V=0. 0=L2 allows L1 to cache DTEs where V=0 L1 stores IR and IW as if they are both set to 1.
0	Reserved.

IOMMUL2ACFG[0...3]x00000034 (IOMMUL2::L2_CONTROL_1)

Read-write. Reset: 0001_0808h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000034; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000034; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:24	PerfThreshold. Read-write. Reset: 00h. Fifo threshold level used to calculate certain performance counter values.
23:17	Reserved.
16	SeqInvBurstLimitEn. Read-write. Reset: 1. Enable stalling L2 requests to allow invalidation cycles to make forward progress based upon SeqInvBurstLimitInv and SeqInvBurstLimitL2Req.
15:8	SeqInvBurstLimitL2Req. Read-write. Reset: 08h. Sets the number of consecutive iommu L2 requests to perform when doing sequential invalidation. Regular L2 and invalidation requests alternate access to the main L2 caches based upon SeqInvBurstLimitInv and SeqInvBurstLimitL2Req.
7:0	SeqInvBurstLimitInv. Read-write. Reset: 08h. Sets the number of consecutive invalidation requests to perform when doing sequential invalidation. Regular L2 and invalidation requests alternate access to the main L2 caches based upon SeqInvBurstLimitInv and SeqInvBurstLimitL2Req.

IOMMUL2ACFG[0...3]x00000040 (IOMMUL2::L2_DTC_CONTROL)

Reset: B004_8210h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000040; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000040; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:28	DTCEntries . Read-only. Reset: Bh. The number of entries in the DTC is indicated as $2^{\text{DTCEntries}}$.
27:24	Reserved.
23:16	DTCWays . Read-only. Reset: 04h. Indicates the number of ways in the DTC.
15	DTCParitySupport . Read-only. Reset: 1. Description: 0=The DTC does not support parity protection. 1=The DTC supports parity protection.
14	Reserved.
13	DTCBypass . Read-write. Reset: 0. When set, all requests bypass the DTC.
12:11	Reserved.
10	DTCSoftInvalidate . Read-write. Reset: 0. Software may write this register to 1 to invalidate all entries in the DTC.
9:8	DTCInvalidationSel . Read-write. Reset: 2h. Description: Selects the DTC invalidation algorithm. 00=Invalidate the entire DTC 01=Fast imprecise invalidation 10=Sequential precise invalidation 11=Partial sequential precise invalidation
7:5	Reserved.
4	DTCParityEn . Read-write. Reset: 1. Enable parity protection of the DTC.
3	DTCLRUpdatePri . Read-write. Reset: 0. Description: 0=Reads update replacement state bits when there is a simultaneous read and write to the same DTC index. 1=Writes update replacement state bits when there is a simultaneous read and write to the same DTC index.
2:0	Reserved.

IOMMUL2ACFG[0...3]x00000044 (IOMMUL2::L2_DTC_HASH_CONTROL)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000044; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000044; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:16	DTCAddressMask . Read-write. Reset: 0000h. This register is a bit-wise AND mask that selects which bits from the untranslated interrupt {MT[2:0], Vector} are used to index into the DTC.
15:0	Reserved.

IOMMUL2ACFG[0...3]x00000048 (IOMMUL2::L2_DTC_WAY_CONTROL)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000048; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000048; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:16	DTCWayAccessDisable . Read-write. Reset: 0000h. Used with DTCWayDisable to disable a way of set associativity.
15:0	DTCWayDisable . Read-write. Reset: 0000h. Each bit in this register disables a way in the DTC when set to 1. An implementation may have less than 32 ways. The entire cache may be disabled by setting the DTCWays lower bits of this register.

IOMMUL2ACFG[0...3]x00000050 (IOMMUL2::L2_ITC_CONTROL)

Reset: B004_8210h.

_johub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000050; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_johub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000050; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:28	ITCEntries . Read-only. Reset: Bh. The number of entries in the ITC is indicated as $2^{\wedge}ITCEntries$.
27:24	Reserved.
23:16	ITCWays . Read-only. Reset: 04h. Indicates the number of ways in the ITC.
15	ITCParitySupport . Read-only. Reset: 1. Description: 0=The ITC does not support parity protection. 1=The ITC supports parity protection.
14	Reserved.
13	ITCBypass . Read-write. Reset: 0. When set, all requests bypass the ITC.
12:11	Reserved.
10	ITCSoftInvalidate . Read-write. Reset: 0. Software may write this register to 1 to invalidate all entries in the ITC.
9:8	ITCInvalidationSel . Read-write. Reset: 2h. Description: Selects the ITC invalidation algorithm. 00=Invalidate the entire ITC 01=Fast imprecise invalidation 10=Sequential precise invalidation 11=Partial sequential precise invalidation
7:5	Reserved.
4	ITCParityEn . Read-write. Reset: 1. Enable parity protection of the ITC.
3	ITCLRUpdatePri . Read-write. Reset: 0. Description: 0=Reads update replacement state bits when there is a simultaneous read and write to the same ITC index. 1=Writes update replacement state bits when there is a simultaneous read and write to the same ITC index.
2:0	Reserved.

IOMMUL2ACFG[0...3]x00000054 (IOMMUL2::L2_ITC_HASH_CONTROL)

Read-write. Reset: 0000_0000h.

_johub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000054; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_johub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000054; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:16	ITCAddressMask . Read-write. Reset: 0000h. This register is a bit-wise AND mask that selects which bits from the untranslated interrupt {MT[2:0], Vector} are used to index into the ITC.
15:0	Reserved.

IOMMUL2ACFG[0...3]x00000058 (IOMMUL2::L2_ITC_WAY_CONTROL)

Read-write. Reset: 0000_0000h.

_johub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000058; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_johub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000058; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:16	ITCWayAccessDisable . Read-write. Reset: 0000h. Used with ITCWayDisable to disable a way of set associativity.
15:0	ITCWayDisable . Read-write. Reset: 0000h. Each bit in this register disables a way in the ITC when set to 1. An implementation may have less than 32 ways. The entire cache may be disabled by setting the ITCWays lower bits of this register.

IOMMUL2ACFG[0...3]x00000060 (IOMMUL2::L2_PTC_A_CONTROL)

Reset: D008_C312h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000060; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000060; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:28	PTCAEntries. Read-only. Reset: Dh. The number of entries in the PTC A sub-cache is indicated as $2^{\text{PTCAEntries}}$.
27:24	Reserved.
23:16	PTCAWays. Read-only. Reset: 08h. Indicates the number of ways in the PTC A sub-cache.
15	PTCAParitySupport. Read-only. Reset: 1. Description: 0=The PTC A sub-cache does not support parity protection. 1=The PTC A sub-cache supports parity protection.
14	PTCAFastInvalidateGuest. Read-write. Reset: 1. When set, SW-issued page invalidations with GN=0 will perform fast-imprecise invalidation for all guest TLB entries matching Domain_id[1:0] for PTC A sub-cache.
13	PTCABypass. Read-write. Reset: 0. When set, all requests bypass the PTC A sub-cache.
12	PCTA_Inv_Overlapping_Pages. Read-write. Reset: 0. When set, the PTC A sub-cache will invalidate all pages which contain address range of IOMMU page invalidation. When 0, cached page must be fully within IOMMU page invalidation range.
11	PTCA2MMode. Read-write. Reset: 0. When set, the PTC A sub-cache stores 2M pages instead of 4K pages.
10	PTCASoftInvalidate. Read-write. Reset: 0. Software may write this register to 1 to invalidate all entries in the PTC A sub-cache.
9:8	PTCAInvalidationSel. Read-write. Reset: 3h. Description: Selects the PTC A sub-cache invalidation algorithm. 00=Invalidate the entire PTC A sub-cache 01=Fast imprecise invalidation 10=Sequential precise invalidation 11=Partial sequential precise invalidation.
7:5	Reserved.
4	PTCAParityEn. Read-write. Reset: 1. Enable parity protection of the PTC A sub-cache.
3	PTCALRUUpdatePri. Read-write. Reset: 0. Description: 0=Reads update replacement state bits when there is a simultaneous read and write to the same PTCA index. 1=Writes update replacement state bits when there is a simultaneous read and write to the same PTCA index.
2	PTCAStorePartialATSeperate. Read-write. Reset: 0. When set ATS translation requests can only hit partial cache entry populated by another ATS translations request.
1	PTCAStoreFinalATSeperate. Read-write. Reset: 1. When set ATS translation requests can only hit final cache entry populated by another ATS translations request.
0	Reserved.

IOMMUL2ACFG[0...3]x00000064 (IOMMUL2::L2_PTC_A_HASH_CONTROL)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000064; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000064; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:16	PTCAAddressMask. Read-write. Reset: 0000h. This register is a bit-wise AND mask that selects which virtual address bits are used to index into the PTC A sub-cache.
15:0	Reserved.

IOMMUL2ACFG[0...3]x00000068 (IOMMUL2::L2_PTC_A_WAY_CONTROL)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000068; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000068; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:16	PTCAWayAccessDisable. Read-write. Reset: 0000h. Used with PTCWayDisable to disable a way of set associativity.
15:0	PTCAWayDisable. Read-write. Reset: 0000h. Each bit in this register disables a way in the PTC A sub-cache when set to 1. An implementation may have less than 32 ways. The entire cache may be disabled by setting the PTCAWays lower bits of this register.

IOMMUL2ACFG[0...3]x00000070 (IOMMUL2::L2_RT_CONTROL_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000070; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000070; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:22	Reserved.
21:20	PDC_CLIENTS_ARB_CTRL. Read-write. Reset: 0h. Controls the arbitration scheme of PDC clients buffer. 0= Requests marked as QoS always wins(default). 1=QoS and Non-QoS requests are round-robbined. Bit [0] = DTC Hit buffer, Bit[1] = DTE TW buffer.
19	Reserved.
18:16	PTC_CLIENTS_ARB_CTRL. Read-write. Reset: 0h. Controls the arbitration scheme of buffers inside PTC Processor. 0= Requests marked as QoS always wins(default). 1=QoS and Non-QoS requests are round-robbined. Bit [0] = DTC Hit buffer, Bit[1] = PTC Feedback buffer, Bit[2] = DTE TW buffer.
15:8	IFIFO_CLIENTS_ARB_CTRL. Read-write. Reset: 00h. Controls the arbitration scheme within L1's traffic class inside IFIFO. The register is one-hot encoding per L1 with 0= Requests marked as QoS always wins over non-QoS requests within that L1(default). 1=QoS and Non-QoS requests from given L1 are round-robbined. Number of bits used are project dependent
7:5	Reserved.
4:0	FLTCMB_CLIENTS_ARB_CTRL. Read-write. Reset: 00h. Controls the arbitration scheme of buffers inside Fault Combiner. 0= Requests marked as QoS always wins(default). 1=QoS and Non-QoS requests are round-robbined. Bit [0] = DTE/ITE Table Walker buffer, Bit[1] = DTC Hit buffer, Bit[2] = PTC hit buffer, Bit[3]=Page Table Walker buffer, Bit[4] = PDC hit buffer.

IOMMUL2ACFG[0...3]x00000088 (IOMMUL2::L2A_UPDATE_FILTER_CNTL)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000088; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000088; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:1	Reserved.
0	L2a_Update_Filter_Bypass. Read-write. Reset: 0. Description: 1=Disable duplicate update filtering; 0=Enable the dropping of updates that are already in the l2a_update_filter or in the destination l2a cache.

IOMMUL2ACFG[0...3]x000000C0 (IOMMUL2::L2_ERR_RULE_CONTROL_3)

Reset: 0000_0000h.

_johub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x000000C0; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_johub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x000000C0; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:4	ERRRuleDisable3. Read-write. Reset: 000_0000h. Each bit in this register disables an error detection rule in the IOMMU.
3:1	Reserved.
0	ERRRuleLock1. Write-once. Reset: 0. This register is write-once. Setting this register bit locks the error detection rule set in ERRRuleDisable3/4/5.

IOMMUL2ACFG[0...3]x000000C4 (IOMMUL2::L2_ERR_RULE_CONTROL_4)

Read-write. Reset: 0000_0000h.

_johub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x000000C4; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_johub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x000000C4; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:0	ERRRuleDisable4. Read-write. Reset: 0000_0000h. Each bit in this register disables an error detection rule in the IOMMU.

IOMMUL2ACFG[0...3]x000000C8 (IOMMUL2::L2_ERR_RULE_CONTROL_5)

Read-write. Reset: 0000_0000h.

_johub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x000000C8; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_johub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x000000C8; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:0	ERRRuleDisable5. Read-write. Reset: 0000_0000h. Each bit in this register disables an error detection rule in the IOMMU.

IOMMUL2ACFG[0...3]x000000CC (IOMMUL2::L2_L2A_CK_GATE_CONTROL)

Read-write. Reset: 0005_0007h.

_johub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x000000CC; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_johub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x000000CC; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:21	Reserved.
20	CKGateL2APortClkDis. Read-write. Reset: 0. 0=L2A ingress port ClkReq will wake up clocks. 1=L2A clocks will wake up after port traffic is received.
19:18	CKGateL2AStop. Read-write. Reset: 1h. Description: 0=allow 2 clock cycles delay before stopping the clocks when clkready deasserts 1=allow 4 clock cycles delay before stopping the clocks when clkready deasserts 2=allow 8 clock cycles delay before stopping the clocks when clkready deasserts 3=allow 16 clock cycles delay before stopping the clocks when clkready deasserts
17:16	CKGateL2ALength. Read-write. Reset: 1h. Description: 0=allow 128 clock cycles delay before stopping the clocks when idle asserts 1=allow 256 clock cycles delay before stopping the clocks when idle asserts 2=allow 512 clock cycles delay before stopping the clocks when idle asserts 3=allow 1024 clock cycles delay before stopping the clocks when idle asserts
15:4	Reserved.
3	CKGateL2APerfDisable. Read-write. Reset: 0. Disable the gating of the l2a non-architected performance counters.
2	CKGateL2ACacheDisable. Read-write. Reset: 1. Init: 0. Disable the gating of the l2a upper cache ways.
1	CKGateL2ADynamicDisable. Read-write. Reset: 1. Init: 0. Disable the gating of the l2a dynamic clock branch.
0	CKGateL2ARegsDisable. Read-write. Reset: 1. Init: 0. Disable the gating of the l2a register clock branch.

IOMMUL2ACFG[0...3]x000000D0 (IOMMUL2::L2_L2A_PGSIZE_CONTROL)

Read-write. Reset: 0002_4949h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x000000D0; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x000000D0; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:20	Reserved.
19:17	L2AREG_PTCSCAN_MODE. Read-write. Reset: 1h. Description: Defines the order in which the different page size for host and guest are to be looked up. Current enabled modes are 000b=Legacy PTC lookup mode. Each translation request triggers back-to-back PTC lookups for different sizes based on L2AREG_HOST_PGSIZE and L2AREG_GUEST_PGSIZE registers Remaing encodings enable PTC feedback mode where each translation request triggers page size lookup through PTC based on the order specified by the encoding.For a miss, it is fed back into PTC with next page size in the order. 001b=PTC feedback scan mode order 4KB,2MB,1G. 010b=PTC feedback scan mode order 2MB,4KB,1G. All other encodings are reserved. For Logically Partitioned TLB: 000b=Legacy PTC lookup mode. All other encodings are Feedback scan mode.
16:15	Reserved.
14:8	L2AREG_HOST_PGSIZE. Read-write. Reset: 49h. Description: Controls the TLB search for different (final and partial) host page sizes. Bit 0 = 4k final TLB look up enabled(cannot be disabled) Bit 3 = 2MB partial and final TLB look up enabled Bit 6 = 1GB partial and final TLB look up enabled All other bits are reserved.The register is used when L2AREG_PTCSCAN_MODE=000b
7	Reserved.
6:0	L2AREG_GST_PGSIZE. Read-write. Reset: 49h. Description: Controls the TLB search for different (final and partial) guest page sizes. Bit 0 = 4k final TLB look up enabled(cannot be disabled) Bit 3 = 2MB partial and final TLB look up enabled Bit 6 = 1GB partial and final TLB look up enabled. All other bits are reserved. The register is used when L2AREG_PTCSCAN_MODE=000b

IOMMUL2ACFG[0...3]x000000F8 (IOMMUL2::L2_PWRGATE_CNTRL_REG_0)

Read-write. Reset: 0000_03E8h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x000000F8; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x000000F8; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:0	IP_PG_thres. Read-write. Reset: 0000_03E8h. Idle threshold before entering power gating.

IOMMUL2ACFG[0...3]x00000104 (IOMMUL2::L2_PWRGATE_CNTRL_REG_3)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000104; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000104; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:5	Reserved.
4:3	CFG_FW_PG_EXIT_EN. Read-write. Reset: 0h. <RW> 2'x1: enable sending the pwrmgr_int for FW interlock feature, 2'b1x: Enable wakeup tile from power gated state using the pwrmtg_int_clear signal
2	L2_PG_STATUS. Read-only. Reset: 0. SW readable register for finding the PG status of the L2, 0 - not PG, 1 - power-gated
1	IP_PG_busy. Read-only. Reset: 0. High entering or leaving PG.
0	IP_PG_en. Read-write. Reset: 0. 1 = Enabled L2 power gating.

IOMMUL2ACFG[0...3]x00000118 (IOMMUL2::L2_ERR_RULE_CONTROL_6)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000118; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000118; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31	Reserved.
30:1	ERRRuleDisable6 . Read-write. Reset: 0000_0000h. Each bit in this register disables an error detection rule in the IOMMU.
0	Reserved.

IOMMUL2ACFG[0...3]x0000011C (IOMMUL2::L2_ERR_RULE_CONTROL_7)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x0000011C; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x0000011C; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:0	ERRRuleDisable7 . Read-write. Reset: 0000_0000h. Each bit in this register disables an error detection rule in the IOMMU.

IOMMUL2ACFG[0...3]x00000120 (IOMMUL2::L2_ERR_RULE_CONTROL_8)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2ACFG[1:0]x00000120; IOMMUL2ACFG[1:0]=15[8:7]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2ACFG[3:2]x00000120; IOMMUL2ACFG[3:2]=15[A:9]0_0000h

Bits	Description
31:0	ERRRuleDisable8 . Read-write. Reset: 0000_0000h. Each bit in this register disables an error detection rule in the IOMMU.

IOMMUL2B[0...3]x0000011C (IOMMUL2::L2_MISC_CNTRL_3)

Read-write. Reset: 0000_0007h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x0000011C; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x0000011C; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:20	Reserved.
19	REG_L2_NW_CTRL . Read-write. Reset: 0. Description: NW_bit_Enable - 0x1 = Keep NW low at the input of pdc_cache for implicit upgrade. 0x0 = Forward NW bit from the input ATS request.
18:6	Reserved.
5	REG_vIOMMU_IntFilter_En . Read-write. Reset: 0. Enables filtering of vIOMMU Interrupts before they are sent out to the L2A
4	REG_PPR_StrictOrder_En . Read-write. Reset: 0. Enables strict ordering of legacy PPR and vIOMMU virtual PPR requests
3	Reserved.
2	REG_atomic_filter_en . Read-write. Reset: 1. TW atomic filter enable.
1	REG_mask_il2_nw . Read-write. Reset: 1. Value = 1 Mask il2_nw with L2PDE_L2TW_vaoffset[0].
0	REG_ats_iw . Read-write. Reset: 1. Ignore Write permission checks for ATS requests.

IOMMUL2B[0...3]x0000012C (IOMMUL2::L2_SB_LOCATION)

Read-write. Reset: 0000_0000h.

Specifies which PCIE bridge is connected to the SB. Register set to 32'b0 indicates the GNB is secondary and has no SB connected.

`_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x0000012C; IOMMUL2B[1:0]=1[40:3F]0_1000h``_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x0000012C; IOMMUL2B[3:2]=14[2:1]0_1000h`

Bits	Description
31:16	SBlocated_Core. Read-write. Reset: 0000h. Description: One hot encoding: 0x1 - SB is under GPP0 0x2 - SB is under GPP1 0x4 - SB is under GPP2 All other encodings are reserved.
15:0	SBlocated_Port. Read-write. Reset: 0000h. Description: One hot encoding: 0x1 - SB is located on port A of SBlocated_Core 0x2 - SB is located on port B of SBlocated_Core 0x4 - SB is located on port C of SBlocated_Core 0x8 - SB is located on port D of SBlocated_Core All other encodings are reserved.

IOMMUL2B[0...3]x00000130 (IOMMUL2::L2_CONTROL_5)

Read-write. Reset: 2804_9001h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000130; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000130; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:26	L2B_L2A_v1_trans_credits. Read-write. Reset: 0Ah. controls credits for L2B to L2A v1 trans interface
25	DTCUpdatePri. Read-write. Reset: 0. 0=Do not cache DTEs fetch by PRI requests. 1=Cache DTEs fetched by PRI requests. In order to enable this bit, software should ensure that it marks the DTE invalid in the memory prior to issuing Device Invalidation.
24:21	Reserved.
20	STORE_PDPE_QOS_PTC. Read-write. Reset: 0. Allow caching Guest PDPE SPA pointer to be cached in QOS PTC cache.
19	Reserved.
18:12	GST_partial_ptc_cntrl. Read-write. Reset: 49h. Each bit controls which level of Guest Page Directory SPA pointer is allowed to be cached in PTC. Bit 3: SPA pointer to PTE . Bit 6: SPA pointer to PDE. All other bits are reserved
11	ForceTWonVCQoS. Read-write. Reset: 0. Force table walk fetches to use VC5 for all VC0/1 and VC5 DMA requests
10:7	Reserved.
6	FC3Dis. Read-write. Reset: 0. Description: 0=FC3 flow-control loop is enabled. 1=FC3 flow-control loop is disabled.
5	Reserved.
4	DTCUpdateVZeroIVOne. Read-write. Reset: 0. Description: 0=DTEs with V=0 and IV=1 are not cached in the DTC. 1=DTEs with V=0 and IV=1 are cached in the DTC.
3	DTCUpdateVOneIVZero. Read-write. Reset: 0. Description: 0=DTEs with V=1 and IV=0 are not cached in the DTC. 1=DTEs with V=1 and IV=0 are cached in the DTC.
2	FC1Dis. Read-write. Reset: 0. Description: 0=FC1 flow control loop enabled. 1=FC1 flow control loop disabled.
1	Reserved.
0	QueueArbFBPri. Read-write. Reset: 1. Description: 0=Requests in the miss queue and the feedback queue are arbitrated in a round-robin manner. 1=Requests in the feedback queue are given priority over requests in the miss queue.

IOMMUL2B[0...3]x0000013C (IOMMUL2::L2_CONTROL_6)

Read-write. Reset: 0001_0808h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x0000013C; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x0000013C; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:24	Perf2Threshold. Read-write. Reset: 00h. Fifo threshold level used to calculate certain performance counter values.
23:17	Reserved.
16	SeqInvBurstLimitEn. Read-write. Reset: 1. Enable stalling PDC requests to allow invalidation cycles to make forward progress based upon SeqInvBurstLimitInv and SeqInvBurstLimitPDCReq.
15:8	SeqInvBurstLimitPDCReq. Read-write. Reset: 08h. Sets the number of consecutive PDC requests to perform when doing sequential invalidation. PDC and invalidation requests alternate access to the PDC based upon SeqInvBurstLimitInv and SeqInvBurstLimitPDCReq.
7:0	SeqInvBurstLimitInv. Read-write. Reset: 08h. Sets the number of consecutive invalidation requests to perform when doing sequential invalidation. PDC and invalidation requests alternate access to the PDC based upon SeqInvBurstLimitInv and SeqInvBurstLimitPDCReq.

IOMMUL2B[0...3]x00000140 (IOMMUL2::L2_PDC_CONTROL)

Reset: D008_C310h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000140; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000140; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:28	PDCEntries . Read-only. Reset: Dh. Indicates the number of entries in the PDC is indicated as $2^{\text{PDCEntries}}$.
27:24	Reserved.
23:16	PDCWays . Read-only. Reset: 08h. Indicates the number of ways in the PDC.
15	PDCParitySupport . Read-only. Reset: 1. Description: 0=The PDC does not support parity protection. 1=The PDC supports parity protection.
14	PDCModeLookupFix . Read-write. Reset: 1. 1=Lookup PDC from level2 to DTE.MODE. 0=Revert this chicken bit to lookup PDC from level2 to DTE.MODE+1.
13	PDCBypass . Read-write. Reset: 0. When set, all requests bypass the PDC. This prevents the multiple issue of requests and increases maximum rate of requests to the table-walker.
12	PDCSearchDirection . Read-write. Reset: 0. Description: 0=Search PDC from higher levels down. 1=Search PDC from lower levels up.
11	PDC_Inv_Overlapping_Pages . Read-write. Reset: 0. When set, the DCP will invalidate all pages which contain address range of IOMMU page invalidation. When 0, cached page must be fully within IOMMU page invalidation range.
10	PDCSoftInvalidate . Read-write. Reset: 0. Software may write this register to 1 to invalidate all entries in the PDC.
9:8	PDCInvalidationSel . Read-write. Reset: 3h. Description: Selects the PDC invalidation algorithm. 00 = Invalidate the entire PDC 01 = Fast imprecise invalidation 10 = Sequential precise invalidation 11 = Partial sequential precise invalidation
7:5	Reserved.
4	PDCParityEn . Read-write. Reset: 1. Enable parity protection of the PDC if the device supports parity.
3	PDCLRUpdatePri . Read-write. Reset: 0. Description: 0=Reads update replacement state bits when there is a simultaneous read and write to the same PDC index. 1=Writes update replacement state bits when there is a simultaneous read and write to the same PDC index.
2:0	Reserved.

IOMMUL2B[0...3]x00000144 (IOMMUL2::L2_PDC_HASH_CONTROL)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000144; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000144; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:16	PDCAddressMask . Read-write. Reset: 0000h. This register is a bit-wise AND mask that selects which virtual address bits are used to index into the PDC.
15:0	Reserved.

IOMMUL2B[0...3]x00000148 (IOMMUL2::L2_PDC_WAY_CONTROL)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000148; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000148; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:16	PDCWayAccessDisable. Read-write. Reset: 0000h. Used with PDCWayDisable to disable a way of set associativity.
15:0	PDCWayDisable. Read-write. Reset: 0000h. Each bit in this register disables a way in the PDC when set to 1. An implementation may have less than 32 ways. The entire cache may be disabled by setting the PDCWays lower bits of this register.

IOMMUL2B[0...3]x0000014C (IOMMUL2::L2B_UPDATE_FILTER_CNTL)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x0000014C; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x0000014C; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:1	Reserved.
0	L2b_Update_Filter_Bypass. Read-write. Reset: 0. Description: 1 = Disable duplicate update filtering; 0 = Enable the dropping of updates that are already in the l2b_update_filter or in the PDC.

IOMMUL2B[0...3]x00000150 (IOMMUL2::L2_TW_CONTROL)

Read-write. Reset: 0200_1100h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000150; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000150; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:26	Reserved.
25	TWCacheNestedPTE . Read-write. Reset: 1. 1-Enables storing Nested PTEs (2MB and larger) in PDC. 0-Disable storing Nested PTEs in PDC (default)
24:19	Reserved.
18	TWContWalkOnPErrDis . Read-write. Reset: 0. Description: 0=Continue walking tables on a write permission error. 1=Stop walking on a write permission error.
17	TWFilter_64B_Dis . Read-write. Reset: 0. 1=Table Walker memory reads are 16B. 0=Table Walker memory reads are 64B.
16	TWFilter_Dis . Read-write. Reset: 0. Disables filtering within Table Walker of memory read requests to same address.
15	Reserved.
14:12	TWPrefetchRange . Read-write. Reset: 1h. Selects the number of pages to prefetch.
11	TWPTEOnAddrTransExcl . Read-write. Reset: 0. Description: 0=Table walker returns DTE to L1 on an address translation exclusion range access. 1=Table walker returns PTE to L1 on an address translation exclusion range access.
10	TWPTEOnUntransExcl . Read-write. Reset: 0. Description: 0=Table walker returns DTE to L1 on an untranslated exclusion range access. 1=Table walker returns PTE to L1 on an untranslated exclusion range access.
9	TWPrefetchOnly4KDis . Read-write. Reset: 0. Description: 1=Allow non-4K pages to be prefetched. 0=Only 4K pages are prefetched.
8	TWPrefetchEn . Read-write. Reset: 1. Enable HW host prefetching in the table-walker.
7	Reserved.
6	TWForceCoherent . Read-write. Reset: 0. 1=Table-walker always generates coherent requests. The DTE SD bit is ignored when this bit is set to 1.
5:0	Reserved.

IOMMUL2B[0...3]x00000158 (IOMMUL2::L2_CP_CONTROL)

Read-write. Reset: 0000_0012h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000158; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000158; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:16	CPRdDelay . Read-write. Reset: 0000h. Command processor read delay.
15:6	Reserved.
5	CPForceOneOutstandingCommand . Read-write. Reset: 0. 1=Force 1 outstanding command to each L1 from the L2 CP Master. 0=Can have multiple commands processing in each L1 originating from the L2 CP Master.
4	CPForceReqPassPW . Read-write. Reset: 1. Set the value for CP ReqPassPW interface signal for Command Buffer reads.
3	Reserved.
2	CPFlushOnInv . Read-write. Reset: 0. Description: 1=Command processor flushes out old requests on every invalidation command. 0=No flush is performed during invalidations.
1	CPFlushOnWait . Read-write. Reset: 1. Description: 1=Command processor flushes out old requests on completion wait. 0=No flush is performed on completion wait.
0	CPPrefetchDis . Read-write. Reset: 0. Description: 1=Command processor fetches and executes only one command at a time 0=Command processor prefetches available commands into its internal storage.

IOMMUL2B[0...3]x0000015C (IOMMUL2::L2_CP_CONTROL_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x0000015C; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x0000015C; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:16	Reserved.
15:0	CPL1Off . Read-write. Reset: 0000h. Each bit in this register indicates to the IOMMU command processor that a corresponding L1 TLB is inaccessible due to static clock or power gating. System software is responsible for programming this register.

IOMMUL2B[0...3]x000001A8 (IOMMUL2::L2_CONTROL_7)

Read-write. Reset: 0000_0020h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000001A8; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000001A8; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:12	Reserved.
11:0	PCTRL_hysteresis . Read-write. Reset: 020h. Hysteresis for full disconnect initiation of sdp ports.

IOMMUL2B[0...3]x000001C0 (IOMMUL2::L2_CREDIT_CONTROL_0)

Read-write. Reset: 0000_0000h.

_johub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000001C0; IOMMUL2B[1:0]=1[40:3F]0_1000h

_johub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000001C0; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:22	Reserved.
21	FC3Override. Read-write. Reset: 0. Changing this register from 0 to 1 overrides the FC3 credit counter with FC3Credits. This should only be performed when the IOMMU is idle.
20:15	FC3Credits. Read-write. Reset: 00h. FC3 credit override value.
14:8	Reserved.
7	FC1Override. Read-write. Reset: 0. Changing this register from 0 to 1 overrides the FC1 credit counter with FC1Credits. This should only be performed when the IOMMU is idle.
6:0	FC1Credits. Read-write. Reset: 00h. FC1 credit override value.

IOMMUL2B[0...3]x000001C4 (IOMMUL2::L2_CREDIT_CONTROL_1)

Read-write. Reset: 0044_0000h.

_johub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000001C4; IOMMUL2B[1:0]=1[40:3F]0_1000h

_johub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000001C4; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:24	Reserved.
23:20	PPR_MCIF_credits. Read-write. Reset: 4h. PPR logger credit override value.
19:16	CP_PREFETCH_credits. Read-write. Reset: 4h. Command processor prefetch credit override value.
15:0	Reserved.

IOMMUL2B[0...3]x000001D0 (IOMMUL2::L2_VC_CONTROL_0)

Read-write. Reset: 2404_C26Ch.

_johub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000001D0; IOMMUL2B[1:0]=1[40:3F]0_1000h

_johub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000001D0; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31	L2IMU_TRANS_pri. Read-write. Reset: 0. 1=Use QOS TW path for IOMMU internal translations. 0=Use none-QOS TW path for IOMMU internal translations.
30	L2IMU_GSTINT_pri. Read-write. Reset: 0. 1=Use QOS TW path for IOMMU internal interrupt translations. 0=Use none-QOS TW path for IOMMU internal interrupt translations.
29:27	VIOMMU_VC. Read-write. Reset: 4h. VC used for VIOMMU private spaces access.
26:24	VF_MMIO_VC. Read-write. Reset: 4h. VC used for vIOMMU private space MMIO access.
23:21	CP_VC. Read-write. Reset: 0h. VC used for HV CP queue access.
20:18	PPRLOG_VC. Read-write. Reset: 1h. VC used for PPR LOG access.
17:15	GALOG_VC. Read-write. Reset: 1h. VC used for GALOG access.
14:12	AVIC_VC. Read-write. Reset: 4h. VC used for AVIC TW.
11:9	EVENTLOG_VC. Read-write. Reset: 1h. VC used for event logger.
8:6	CMPL_WB_VC. Read-write. Reset: 1h. VC used for Command processor completion write backs.
5:3	TW_QOS_VC. Read-write. Reset: 5h. VC used for QOS table walker memory access.
2:0	TW_VC. Read-write. Reset: 4h. VC used for table walker memory access.

IOMMUL2B[0...3]x00000200 (IOMMUL2::L2_ERR_RULE_CONTROL_0)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000200; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000200; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:1	ERRRuleDisable0. Read-write. Reset: 0000_0000h. Each bit in this register disables an error detection rule in the IOMMU.
0	ERRRuleLock0. Write-once. Reset: 0. This register is write-once. Setting this register bit locks the error detection rule set in ERRRuleDisable0/1/2.

IOMMUL2B[0...3]x00000204 (IOMMUL2::L2_ERR_RULE_CONTROL_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000204; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000204; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:0	ERRRuleDisable1. Read-write. Reset: 0000_0000h. Each bit in this register disables an error detection rule in the IOMMU.

IOMMUL2B[0...3]x00000208 (IOMMUL2::L2_ERR_RULE_CONTROL_2)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000208; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000208; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:0	ERRRuleDisable2. Read-write. Reset: 0000_0000h. Each bit in this register disables an error detection rule in the IOMMU.

IOMMUL2B[0...3]x00000240 (IOMMUL2::L2_L2B_CK_GATE_CONTROL)

Read-write. Reset: 0005_000Fh.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000240; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000240; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:20	Reserved.
19:18	CKGateL2BStop. Read-write. Reset: 1h. Description: 0=allow 2 clock cycles delay before stopping the clocks when clkready deasserts 1=allow 4 clock cycles delay before stopping the clocks when clkready deasserts 2=allow 8 clock cycles delay before stopping the clocks when clkready deasserts 3=allow 16 clock cycles delay before stopping the clocks when clkready deasserts
17:16	CKGateL2BLength. Read-write. Reset: 1h. Description: 0=allow 128 clock cycles delay before stopping the clocks when idle asserts 1=allow 256 clock cycles delay before stopping the clocks when idle asserts 2=allow 512 clock cycles delay before stopping the clocks when idle asserts 3=allow 1024 clock cycles delay before stopping the clocks when idle asserts
15:7	Reserved.
6	CKGateL2BPortClkDis. Read-write. Reset: 0. 0=L2B ingress port ClkReq will wake up clocks. 1=L2B clocks will wake up after port traffic is received.
5	CKGateL2BPerfDisable. Read-write. Reset: 0. Disable the gating of the l2b non-architected performance counters.
4	CKGateL2BAPCDisable. Read-write. Reset: 0. Disable the gating of the l2b architected performance counters.
3	CKGateL2BCacheDisable. Read-write. Reset: 1. Init: 0. Disable the gating of the l2b upper cache ways.
2	CKGateL2BMiscDisable. Read-write. Reset: 1. Init: 0. Disable the gating of the l2b miscellaneous clock branch.
1	CKGateL2BDynamicDisable. Read-write. Reset: 1. Init: 0. Disable the gating of the l2b dynamic clock branch.
0	CKGateL2BRegsDisable. Read-write. Reset: 1. Init: 0. Disable the gating of the l2b register clock branch.

IOMMUL2B[0...3]x00000248 (IOMMUL2::PPR_CONTROL)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000248; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000248; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:17	Reserved.
16	PPR_IntCoalesce_En. Read-write. Reset: 0. Enables interrupt coalescing. Set to 1 if PPR_IntTimeDelay and PPR_IntReqDelay are not 0.
15:8	PPR_IntReqDelay. Read-write. Reset: 00h. Minimum number of PPR requests for new interrupt to be generated.
7:0	PPR_IntTimeDelay. Read-write. Reset: 00h. Minimum time before new interrupt generated for consecutive PPR, counted in multiples of 50 us after the first PPR request is received. An interrupt will be sent and the timer cleared if PPR_IntReqDelay PPR requests are received before the timer elapses.

IOMMUL2B[0...3]x00000250 (IOMMUL2::L2_L2B_PGFSIZE_CONTROL)

Read-write. Reset: 0000_4949h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000250; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000250; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:15	Reserved.
14:8	L2BREG_HOST_PGFSIZE. Read-write. Reset: 49h. Description: Controls the allowed Host PTE sizes stored in PTC cache. Following are the valid programming bit values for this register bit 0 = Enable 4k (4k is always on..cannot be disabled) bit 3 = Enable 2M final host page size caching bit 6 = Enabled 1G final host page size caching. All other bits are reserved.
7	Reserved.
6:0	L2BREG_GST_PGFSIZE. Read-write. Reset: 49h. Description: Controls the allowed Guest PTE sizes stored in PTC cache. Following are the valid programming bit values for this register bit 0 = Enable 4k (4k is always on..cannot be disabled) bit 3 = Enable 2M final guest page size caching bit 6 = Enabled 1G final guest page size caching If a given final page size is disabled, next enabled lowest page size will be cached. All other bits are reserved

IOMMUL2B[0...3]x00000280 (IOMMUL2::L2B_SDP_REQ_MAXCRED)

Read-write. Reset: FFFF_FFFFh.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000280; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000280; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:16	L2B_WRRSP_MAXCRED. Read-write. Reset: FFFFh. Max credits to be released for L2IMU_IOHC_WrRsp interface. L2B_WRRSP[3:0] represents max credits on VC0. L2B_WRRSP[7:4] represents max credits on VC1
15:0	L2B_RDRSP_MAXCRED. Read-write. Reset: FFFFh. Max credits to be released for L2IMU_IOHC_RdRsp interface. L2B_RDRSP[3:0] represents max credits on VC0. L2B_RDRSP[7:4] represents max credits on VC4. L2B_RDRSP[11:8] represents max credits on VC5. L2B_RDRSP[15:12] represents max credits on VC7

IOMMUL2B[0...3]x00000284 (IOMMUL2::L2B_SDP_RSP_MAXCRED)

Read-write. Reset: 8800_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000284; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000284; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:28	L2B_DATA_MAXCRED . Read-write. Reset: 8h. Max credits to be released for iohc_l2_data interface
27:24	L2B_REQ_MAXCRED . Read-write. Reset: 8h. Max credits to be released for iohc_l2_req interface
23:0	Reserved.

IOMMUL2B[0...3]x00000288 (IOMMUL2::L2B_SDP_PARITY_ERROR_EN)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000288; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000288; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:5	Reserved.
4	MSG_PARITY_ERROR_EN . Read-write. Reset: 0. Enables the parity check on incoming data to the MSG Processor .
3	VFMMIO_PARITY_ERROR_EN . Read-write. Reset: 0. Enables the parity check on incoming data to the VFMMIO Processor .
2	TWW_PARITY_ERROR_EN . Read-write. Reset: 0. Enables the parity check on incoming data to the TW.
1	CP_PARITY_ERROR_EN . Read-write. Reset: 0. Enables the parity check on incoming data to the CP.
0	Reserved.

IOMMUL2B[0...3]x000002A8 (IOMMUL2::L2_RT_CONTROL_CTRL_0)

Read-write. Reset: 0000_4000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002A8; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002A8; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:16	Reserved.
15:7	FC1_RT_Credits . Read-write. Reset: 080h. Number of credits reserved for RT traffic for FC1 credits. This register should only be set when IOMMU Idle. IOMMU behaviour is undefined for non-Idle scenarios.
6	FC1_RT_Override . Read-write. Reset: 0. Changing this register from 0 to 1 overrides the RT FC1 credit counter with FC1_RT_Credits. This should only be performed when the IOMMU is idle.
5:4	PTW_CLIENTS_ARB_CTRL . Read-write. Reset: 0h. Controls the arbitration scheme of Page Table Walker clients buffer. 0= Requests marked as QoS always wins(default). 1=QoS and Non-QoS requests are round-robbined. Bit [0] = PTC Miss buffer, Bit[1] = PDC Miss buffer.
3:2	Reserved.
1:0	PDC_CLIENTS_ARB_CTRL . Read-write. Reset: 0h. Controls the arbitration scheme of PDC clients buffer. 0= Requests marked as QoS always wins(default). 1=QoS and Non-QoS requests are round-robbined. Bit [0] = Page Table Walker buffer, [1] = PDC lookup feedback buffer

IOMMUL2B[0...3]x000002B4 (IOMMUL2::L2_WQ_CONTROL)

Read-write. Reset: 0000_0007h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002B4; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002B4; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:9	Reserved.
8	REG_PPR_One_WQ . Read-write. Reset: 0. 1=Disables all but one WQ in the PPRLOGGER. 0=All PPRLOGGER WQs are enabled.
7:3	Reserved.
2:0	REG_GSTCMD_Num_WQs_m1 . Read-write. Reset: 7h. This value + 1 configures the number of WQs enabled in the GST CMD Fetch Processor .

IOMMUL2B[0...3]x000002B8 (IOMMUL2::L2_RIOMMUISP_INVACK_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002B8; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002B8; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:2	RIOMMUISP_INVALIDATION_ITAG_29_0 . Read-write. Reset: 0000_0000h. Bits 29 to 0 of invalidation ack itag mask. Indicates which outstanding invalidations are being acknowledged.
1:0	RIOMMUISP_INVALIDATION_STATUS . Read-write. Reset: 0h. 2'b00=Invalidation was successful. 2'b01=Invalidation was unsuccessful. 2'b1x=Reserved.

IOMMUL2B[0...3]x000002BC (IOMMUL2::L2_RIOMMUISP_INVACK_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002BC; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002BC; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:2	Reserved.
1:0	RIOMMUISP_INVALIDATION_ITAG_31_30 . Read-write. Reset: 0h. Bits 31 to 30 of invalidation ack itag mask. Indicates which outstanding invalidations are being acknowledged.

IOMMUL2B[0...3]x000002C0 (IOMMUL2::L2_RIOMMUISP_FAULTNOTIF_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002C0; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002C0; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:0	RIOMMUISP_EVENTLOG_DATAWORD_0 . Read-write. Reset: 0000_0000h. Write will trigger riommu to main IOMMU eventlog dataword 0 forwarding.

IOMMUL2B[0...3]x000002C4 (IOMMUL2::L2_RIOMMUISP_FAULTNOTIF_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002C4; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002C4; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:0	RIOMMUISP_EVENTLOG_DATAWORD_1 . Read-write. Reset: 0000_0000h. Write will trigger riommu to main IOMMU eventlog dataword 1 forwarding.

IOMMUL2B[0...3]x000002C8 (IOMMUL2::L2_RIOMMUISP_FAULTNOTIF_2)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002C8; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002C8; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:0	RIOMMUISP_EVENTLOG_DATAWORD_2 . Read-write. Reset: 0000_0000h. Write will trigger riommu to main IOMMU eventlog dataword 2 forwarding.

IOMMUL2B[0...3]x000002CC (IOMMUL2::L2_RIOMMUISP_FAULTNOTIF_3)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002CC; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002CC; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:0	RIOMMUISP_EVENTLOG_DATAWORD_3 . Read-write. Reset: 0000_0000h. Write will trigger riommu to main IOMMU eventlog dataword 3 forwarding.

IOMMUL2B[0...3]x000002D0 (IOMMUL2::L2_RIOMMUDCN_INVACK_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002D0; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002D0; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:2	RIOMMUDCN_INVALIDATION_ITAG_29_0. Read-write. Reset: 0000_0000h. Bits 29 to 0 of invalidation ack itag mask. Indicates which outstanding invalidations are being acknowledged.
1:0	RIOMMUDCN_INVALIDATION_STATUS. Read-write. Reset: 0h. 2'b00=Invalidation was successful. 2'b01=Invalidation was unsuccessful. 2'b1x=Reserved.

IOMMUL2B[0...3]x000002D4 (IOMMUL2::L2_RIOMMUDCN_INVACK_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002D4; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002D4; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:2	Reserved.
1:0	RIOMMUDCN_INVALIDATION_ITAG_31_30. Read-write. Reset: 0h. Bits 31 to 30 of invalidation ack itag mask. Indicates which outstanding invalidations are being acknowledged.

IOMMUL2B[0...3]x000002D8 (IOMMUL2::L2_RIOMMUDCN_FAULTNOTIF_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002D8; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002D8; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:0	RIOMMUDCN_EVENTLOG_DATAWORD_0. Read-write. Reset: 0000_0000h. Write will trigger riommu to main IOMMU eventlog dataword 0 forwarding.

IOMMUL2B[0...3]x000002DC (IOMMUL2::L2_RIOMMUDCN_FAULTNOTIF_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002DC; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002DC; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:0	RIOMMUDCN_EVENTLOG_DATAWORD_1. Read-write. Reset: 0000_0000h. Write will trigger riommu to main IOMMU eventlog dataword 1 forwarding.

IOMMUL2B[0...3]x000002E0 (IOMMUL2::L2_RIOMMUDCN_FAULTNOTIF_2)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002E0; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002E0; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:0	RIOMMUDCN_EVENTLOG_DATAWORD_2. Read-write. Reset: 0000_0000h. Write will trigger riommu to main IOMMU eventlog dataword 2 forwarding.

IOMMUL2B[0...3]x000002E4 (IOMMUL2::L2_RIOMMUDCN_FAULTNOTIF_3)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x000002E4; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x000002E4; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:0	RIOMMUDCN_EVENTLOG_DATAWORD_3. Read-write. Reset: 0000_0000h. Write will trigger riommu to main IOMMU eventlog dataword 3 forwarding.

IOMMUL2B[0...3]x00000304 (IOMMUL2::L2_RIOMMUISP_DEBUG)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000304; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000304; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:3	Reserved.
2	ALLOW_RIOMMUISP_CMPLWAIT . Read-write. Reset: 0. 1=iommu will always forward completion wait commands to riommu isp clients. This value is meaningful when DISABLE_RIOMMUISP_CMDS =0.
1	ALLOW_RIOMMUISP_INVPAGE . Read-write. Reset: 0. 1=iommu will always forward invalidate <u>_iommu_pages</u> commands to riommu isp clients. This value is meaningful when DISABLE_RIOMMUISP_CMDS =0.
0	DISABLE_RIOMMUISP_CMDS . Read-write. Reset: 0. 1=iommu will filter all invalidations to riommu isp clients.

IOMMUL2B[0...3]x00000308 (IOMMUL2::L2_RIOMMUDCN_DEBUG)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000308; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000308; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:3	Reserved.
2	ALLOW_RIOMMUDCN_CMPLWAIT . Read-write. Reset: 0. 1=iommu will always forward completion wait commands to riommu dcn clients. This value is meaningful when DISABLE_RIOMMUDCN_CMDS =0.
1	ALLOW_RIOMMUDCN_INVPAGE . Read-write. Reset: 0. 1=iommu will always forward invalidate <u>_iommu_pages</u> commands to riommu dcn clients. This value is meaningful when DISABLE_RIOMMUDCN_CMDS =0.
0	DISABLE_RIOMMUDCN_CMDS . Read-write. Reset: 0. 1=iommu will filter all invalidations to riommu dcn clients.

IOMMUL2B[0...3]x0000030C (IOMMUL2::L2_RIOMMU_INV_CNTRL)

Read-write. Reset: 0000_07FEh.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x0000030C; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x0000030C; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:11	Reserved.
10:6	RIOMMU_MULTI_INVACK_LIM . Read-write. Reset: 1Fh. This 5-bit value sets the limit for number invalidation acks that each riommu client will transmit to main iommu in a single AXI transaction. Actual limit is value + 1.
5:1	RIOMMU_MULTI_INV_LIM . Read-write. Reset: 1Fh. This 5-bit value sets the limit for number of outstanding invalidations to each riommu client that iommu will manage. Actual limit is value + 1.
0	Reserved.

IOMMUL2B[0...3]x00000314 (IOMMUL2::L2_PM_MPDMA_MAILBOX_LO_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000314; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000314; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:20	MAILBOX0_APERTURE_ID . Read-write. Reset: 000h. Aperture ID of the Mailbox register that IOMMU will send flush ack to.
19:2	MAILBOX0_REGISTER_OFFSET . Read-write. Reset: 0_0000h. Mailbox register offset that IOMMU will send flush ack to.
1:0	Reserved.

IOMMUL2B[0...3]x00000318 (IOMMUL2::L2_PM_MPDMA_MAILBOX_HI_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000318; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000318; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:24	MAILBOX0_VC_MASK . Read-write. Reset: 00h. VC Mask (one hot encode) to indicate which VCs to flush.
23:9	Reserved.
8	MAILBOX0_TLB_FLUSH . Read-write. Reset: 0. 1=Trigger TLB INVALIDATE ALL followed by pipeline Flush to DE .
7:0	MAILBOX0_MCM_ADDR . Read-write. Reset: 00h. MCM_addr of the Mailbox register IOMMU will send flush ack to.

IOMMUL2B[0...3]x0000031C (IOMMUL2::L2_PM_MPDMA_MAILBOX_LO_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x0000031C; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x0000031C; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:20	MAILBOX1_APERTURE_ID . Read-write. Reset: 000h. Aperture ID of the Mailbox register that IOMMU will send flush ack to.
19:2	MAILBOX1_REGISTER_OFFSET . Read-write. Reset: 0_0000h. Mailbox register offset that IOMMU will send flush ack to.
1:0	Reserved.

IOMMUL2B[0...3]x00000320 (IOMMUL2::L2_PM_MPDMA_MAILBOX_HI_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000320; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000320; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:24	MAILBOX1_VC_MASK . Read-write. Reset: 00h. VC Mask (one hot encode) to indicate which VCs to flush.
23:9	Reserved.
8	MAILBOX1_TLB_FLUSH . Read-write. Reset: 0. 1=Trigger TLB INVALIDATE ALL followed by pipeline Flush to DE .
7:0	MAILBOX1_MCM_ADDR . Read-write. Reset: 00h. MCM_addr of the Mailbox register IOMMU will send flush ack to.

IOMMUL2B[0...3]x00000324 (IOMMUL2::L2_PM_MPDMA_MAILBOX_LO_2)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000324; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000324; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:20	MAILBOX2_APERTURE_ID . Read-write. Reset: 000h. Aperture ID of the Mailbox register that IOMMU will send flush ack to.
19:2	MAILBOX2_REGISTER_OFFSET . Read-write. Reset: 0_0000h. Mailbox register offset that IOMMU will send flush ack to.
1:0	Reserved.

IOMMUL2B[0...3]x00000328 (IOMMUL2::L2_PM_MPDMA_MAILBOX_HI_2)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000328; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000328; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:24	MAILBOX2_VC_MASK . Read-write. Reset: 00h. VC Mask (one hot encode) to indicate which VCs to flush.
23:9	Reserved.
8	MAILBOX2_TLB_FLUSH . Read-write. Reset: 0. 1=Trigger TLB INVALIDATE ALL followed by pipeline Flush to DE .
7:0	MAILBOX2_MCM_ADDR . Read-write. Reset: 00h. MCM_addr of the Mailbox register IOMMU will send flush ack to.

IOMMUL2B[0...3]x0000032C (IOMMUL2::L2_PM_MPDMA_MAILBOX_LO_3)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x0000032C; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x0000032C; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:20	MAILBOX3_APERTURE_ID . Read-write. Reset: 000h. Aperture ID of the Mailbox register that IOMMU will send flush ack to.
19:2	MAILBOX3_REGISTER_OFFSET . Read-write. Reset: 0_0000h. Mailbox register offset that IOMMU will send flush ack to.
1:0	Reserved.

IOMMUL2B[0...3]x00000330 (IOMMUL2::L2_PM_MPDMA_MAILBOX_HI_3)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000330; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000330; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:24	MAILBOX3_VC_MASK . Read-write. Reset: 00h. VC Mask (one hot encode) to indicate which VCs to flush.
23:9	Reserved.
8	MAILBOX3_TLB_FLUSH . Read-write. Reset: 0. 1=Trigger TLB INVALIDATE ALL followed by pipeline Flush to DE .
7:0	MAILBOX3_MCM_ADDR . Read-write. Reset: 00h. MCM_addr of the Mailbox register IOMMU will send flush ack to.

IOMMUL2B[0...3]x00000334 (IOMMUL2::L2_PM_MPDMA_MAILBOX_LO_4)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000334; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000334; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:20	MAILBOX4_APERTURE_ID . Read-write. Reset: 000h. Aperture ID of the Mailbox register that IOMMU will send flush ack to.
19:2	MAILBOX4_REGISTER_OFFSET . Read-write. Reset: 0_0000h. Mailbox register offset that IOMMU will send flush ack to.
1:0	Reserved.

IOMMUL2B[0...3]x00000338 (IOMMUL2::L2_PM_MPDMA_MAILBOX_HI_4)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000338; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000338; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:24	MAILBOX4_VC_MASK . Read-write. Reset: 00h. VC Mask (one hot encode) to indicate which VCs to flush.
23:9	Reserved.
8	MAILBOX4_TLB_FLUSH . Read-write. Reset: 0. 1=Trigger TLB INVALIDATE ALL followed by pipeline Flush to DE .
7:0	MAILBOX4_MCM_ADDR . Read-write. Reset: 00h. MCM_addr of the Mailbox register IOMMU will send flush ack to.

IOMMUL2B[0...3]x0000033C (IOMMUL2::L2_PM_MPDMA_MAILBOX_LO_5)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x0000033C; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x0000033C; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:20	MAILBOX5_APERTURE_ID . Read-write. Reset: 000h. Aperture ID of the Mailbox register that IOMMU will send flush ack to.
19:2	MAILBOX5_REGISTER_OFFSET . Read-write. Reset: 0_0000h. Mailbox register offset that IOMMU will send flush ack to.
1:0	Reserved.

IOMMUL2B[0...3]x00000340 (IOMMUL2::L2_PM_MPDMA_MAILBOX_HI_5)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000340; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000340; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:24	MAILBOX5_VC_MASK . Read-write. Reset: 00h. VC Mask (one hot encode) to indicate which VCs to flush.
23:9	Reserved.
8	MAILBOX5_TLB_FLUSH . Read-write. Reset: 0. 1=Trigger TLB INVALIDATE ALL followed by pipeline Flush to DE .
7:0	MAILBOX5_MCM_ADDR . Read-write. Reset: 00h. MCM_addr of the Mailbox register IOMMU will send flush ack to.

IOMMUL2B[0...3]x00000344 (IOMMUL2::L2_PM_MPDMA_MAILBOX_LO_6)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000344; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000344; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:20	MAILBOX6_APERTURE_ID . Read-write. Reset: 000h. Aperture ID of the Mailbox register that IOMMU will send flush ack to.
19:2	MAILBOX6_REGISTER_OFFSET . Read-write. Reset: 0_0000h. Mailbox register offset that IOMMU will send flush ack to.
1:0	Reserved.

IOMMUL2B[0...3]x00000348 (IOMMUL2::L2_PM_MPDMA_MAILBOX_HI_6)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000348; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000348; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:24	MAILBOX6_VC_MASK. Read-write. Reset: 00h. VC Mask (one hot encode) to indicate which VCs to flush.
23:9	Reserved.
8	MAILBOX6_TLB_FLUSH. Read-write. Reset: 0. 1=Trigger TLB INVALIDATE ALL followed by pipeline Flush to DE .
7:0	MAILBOX6_MCM_ADDR. Read-write. Reset: 00h. MCM_addr of the Mailbox register IOMMU will send flush ack to.

IOMMUL2B[0...3]x0000034C (IOMMUL2::L2_PM_MPDMA_MAILBOX_LO_7)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x0000034C; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x0000034C; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:20	MAILBOX7_APERTURE_ID. Read-write. Reset: 000h. Aperture ID of the Mailbox register that IOMMU will send flush ack to.
19:2	MAILBOX7_REGISTER_OFFSET. Read-write. Reset: 0_0000h. Mailbox register offset that IOMMU will send flush ack to.
1:0	Reserved.

IOMMUL2B[0...3]x00000350 (IOMMUL2::L2_PM_MPDMA_MAILBOX_HI_7)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000350; IOMMUL2B[1:0]=1[40:3F]0_1000h_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000350; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:24	MAILBOX7_VC_MASK. Read-write. Reset: 00h. VC Mask (one hot encode) to indicate which VCs to flush.
23:9	Reserved.
8	MAILBOX7_TLB_FLUSH. Read-write. Reset: 0. 1=Trigger TLB INVALIDATE ALL followed by pipeline Flush to DE .
7:0	MAILBOX7_MCM_ADDR. Read-write. Reset: 00h. MCM_addr of the Mailbox register IOMMU will send flush ack to.

IOMMUL2B[0...3]x00000354 (IOMMUL2::L2_DVM_CNTRL)

Read-write. Reset: 1600_0002h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000354; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000354; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:29	Reserved.
28	DVM_TWTrackingDis. Read-write. Reset: 1. 1=Disable Tracking for outstanding TW and outstanding D bit access for DVM Sync. 0=Track outstanding TW and D bit accesses for DVM Sync. Use trackers to prevent stale updates to D bit.
27	DVM_Drop_IOMMUDis. Read-write. Reset: 0. 1=When IOMMU_EN=0, drop opreq and issue CompReq for DVM Sync without processing. 0=Process DVM Opreq and Sync when IOMMU_EN=0.
26	DVM_DropB2B_Sync. Read-write. Reset: 1. 1=Issue CompReq for back-to-back DVM Sync without processing. 0=Issue CompReq for back-to-back DVM Sync after processing.
25	DVM_DropSEV_ASIDOnly. Read-write. Reset: 1. 1=Silently drop ASID-only DVM Opreq if SEV-IO is disabled. 0=Process ASID-only DVM Opreq normally.
24	DVM_ConvertOpreqTo_InvAll. Read-write. Reset: 0. 1=Convert back-to-back ASID-only DVM Opreq to Invalidate All. 0=Process back-to-back ASID-only DVM Opreq normally.
23:8	DVM_CompReqAddr. Read-write. Reset: 0000h. Non-default address bits to use in ReqAddr[23:8] of DVMCompReq.
7:2	Reserved.
1	DVM_B2B_ASIDOnlyInvAll. Read-write. Reset: 1. 1=Convert back-to-back ASID-only DVM Opreq to Invalidate All. 0=Process back-to-back ASID-only DVM Opreq normally.
0	DVM_CompReqAddrOverride. Read-write. Reset: 0. 1=Enables sending DVM_CompReqAddr field in ReqAddr[23:8] of DVMCompReq. 0=IOMMU will send Global originator unit identifier bits from DVMSyncReq in ReqAddr[23:8] of DVMCompReq.

IOMMUL2B[0...3]x00000358 (IOMMUL2::L2_MAILBOX_FLUSH_CNTRL)

Read-write. Reset: 0000_0002h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000358; IOMMUL2B[1:0]=1[40:3F]0_1000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000358; IOMMUL2B[3:2]=14[2:1]0_1000h

Bits	Description
31:3	Reserved.
2	MailboxFlushSend_InvallDis. Read-write. Reset: 0. 1=Disable functionality for L2_PM_MPDMA_MAILBOX_HI_*.MAILBOX*_TLB_FLUSH. 0=Allow functionality for L2_PM_MPDMA_MAILBOX_HI_*.MAILBOX*_TLB_FLUSH.
1	MailboxFlushSend_IOMMUDis. Read-write. Reset: 1. 1=Send Mailbox Flushes to L1 when IOMMU_En==0. 0=Ack Mailbox Flushes without processing when IOMMU_En==0.
0	MailboxFlushCoalesce. Read-write. Reset: 0. 1=Enables opportunistic coalescing of Mailbox Flushes. 0=Mailbox Flushes are processed one at a time.

IOMMUL2B[0...3]x0000035C (IOMMUL2::L2_DVM_INV_CASES_PDC)

Read-write. Reset: 0000_44E8h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x0000035C; IOMMUL2B[1:0]=1[40:3F]0_1000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x0000035C; IOMMUL2B[3:2]=14[2:1]0_1000h	
Bits	Description
31:16	Reserved.
15:14	APV7_MODE_PDC. Read-write. Reset: 1h. PDC DVM Invalidation Mode Debug Configurability Encodings.
13:12	APV6_MODE_PDC. Read-write. Reset: 0h. PDC DVM Invalidation Mode Debug Configurability Encodings.
11:10	APV5_MODE_PDC. Read-write. Reset: 1h. PDC DVM Invalidation Mode Debug Configurability Encodings.
9:8	APV4_MODE_PDC. Read-write. Reset: 0h. PDC DVM Invalidation Mode Debug Configurability Encodings.
7:6	APV3_MODE_PDC. Read-write. Reset: 3h. PDC DVM Invalidation Mode Debug Configurability Encodings.
5:4	APV2_MODE_PDC. Read-write. Reset: 2h. PDC DVM Invalidation Mode Debug Configurability Encodings.
3:2	APV1_MODE_PDC. Read-write. Reset: 2h. PDC DVM Invalidation Mode Debug Configurability Encodings.
1:0	APV0_MODE_PDC. Read-write. Reset: 0h. PDC DVM Invalidation Mode Debug Configurability Encodings.

IOMMUL2B[0...3]x00000360 (IOMMUL2::L2_DVM_INV_CASES_PTC)

Read-write. Reset: 0000_44E8h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000360; IOMMUL2B[1:0]=1[40:3F]0_1000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000360; IOMMUL2B[3:2]=14[2:1]0_1000h	
Bits	Description
31:16	Reserved.
15:14	APV7_MODE_PTC. Read-write. Reset: 1h. PTC DVM Invalidation Mode Debug Configurability Encodings.
13:12	APV6_MODE_PTC. Read-write. Reset: 0h. PTC DVM Invalidation Mode Debug Configurability Encodings.
11:10	APV5_MODE_PTC. Read-write. Reset: 1h. PTC DVM Invalidation Mode Debug Configurability Encodings.
9:8	APV4_MODE_PTC. Read-write. Reset: 0h. PTC DVM Invalidation Mode Debug Configurability Encodings.
7:6	APV3_MODE_PTC. Read-write. Reset: 3h. PTC DVM Invalidation Mode Debug Configurability Encodings.
5:4	APV2_MODE_PTC. Read-write. Reset: 2h. PTC DVM Invalidation Mode Debug Configurability Encodings.
3:2	APV1_MODE_PTC. Read-write. Reset: 2h. PTC DVM Invalidation Mode Debug Configurability Encodings.
1:0	APV0_MODE_PTC. Read-write. Reset: 0h. PTC DVM Invalidation Mode Debug Configurability Encodings.

IOMMUL2B[0...3]x00000364 (IOMMUL2::L2_DVM_INV_CASES_CAM)

Read-write. Reset: 0000_88A8h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000364; IOMMUL2B[1:0]=1[40:3F]0_1000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000364; IOMMUL2B[3:2]=14[2:1]0_1000h	
Bits	Description
31:16	Reserved.
15:14	APV7_MODE_CAM. Read-write. Reset: 2h. CAM DVM Invalidation Mode Debug Configurability Encodings.
13:12	APV6_MODE_CAM. Read-write. Reset: 0h. CAM DVM Invalidation Mode Debug Configurability Encodings.
11:10	APV5_MODE_CAM. Read-write. Reset: 2h. CAM DVM Invalidation Mode Debug Configurability Encodings.
9:8	APV4_MODE_CAM. Read-write. Reset: 0h. CAM DVM Invalidation Mode Debug Configurability Encodings.
7:6	APV3_MODE_CAM. Read-write. Reset: 2h. CAM DVM Invalidation Mode Debug Configurability Encodings.
5:4	APV2_MODE_CAM. Read-write. Reset: 2h. CAM DVM Invalidation Mode Debug Configurability Encodings.
3:2	APV1_MODE_CAM. Read-write. Reset: 2h. CAM DVM Invalidation Mode Debug Configurability Encodings.
1:0	APV0_MODE_CAM. Read-write. Reset: 0h. CAM DVM Invalidation Mode Debug Configurability Encodings.

IOMMUL2B[0...3]x00000368 (IOMMUL2::L2B_IOMMU_DISABLE_CNTRL)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUL2B[1:0]x00000368; IOMMUL2B[1:0]=1[40:3F]0_1000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUL2B[3:2]x00000368; IOMMUL2B[3:2]=14[2:1]0_1000h	
Bits	Description
31:1	Reserved.
0	L2B_PDC_RST_IOMMU Dis. Read-write. Reset: 0. 1=Soft reset the PDC when IOMMU_En toggles.

13.5.2.3 IOMMUMMIO Registers**IOMMUMMIO[0...3]x00000000 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_BASE_0)**

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000000; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000000; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00000; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00000; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00000; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00000; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:12	DEV_TBL_BASE_LO . Read-write. Reset: 0_0000h. Specifies address bits 31:12 of the 4Kbyte-aligned base address of the first level device table.
11:9	Reserved.
8:0	DEV_TBL_SIZE . Read-write. Reset: 000h. This field contains 1 less than the length of the device table, in multiples of 4K bytes. A minimum size of 0 corresponds to a 4K byte device table and a maximum size of 1FFh corresponds to a 2M byte device table.

IOMMUMMIO[0...3]x00000004 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_BASE_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000004; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000004; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00004; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00004; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00004; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00004; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:20	Reserved.
19:0	DEV_TBL_BASE_HI . Read-write. Reset: 0_0000h. Specifies address bits 51:32 of the 4Kbyte-aligned base address of the first level device table.

IOMMUMMIO[0...3]x00000008 (IOMMUMMIO::IOMMU_MMIO_CMD_BASE_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000008; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000008; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00008; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00008; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00008; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00008; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
------	-------------

31:12	COM_BASE_LO. Read-write. Reset: Cold,0_0000h. Specifies address bits 31:12 of the base address of the command buffer. The base address programmed must be aligned to 4K bytes.
-------	---

11:0	Reserved.
------	-----------

IOMMUMMIO[0...3]x0000000C (IOMMUMMIO::IOMMU_MMIO_CMD_BASE_1)

Read-write. Reset: Cold,0800_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000000C; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000000C; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x0000C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x0000C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x0000C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x0000C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
------	-------------

31:28	Reserved.
-------	-----------

27:24	COM_LEN. Read-write. Reset: Cold,8h.
-------	---

Description: Specifies the length of the command buffer in power of 2 increments. The minimum size is 256 entries (4K bytes); values less than 1000b are reserved.

0000b - 0111b = Reserved

1000b = 256 entries (4K bytes)

1001b = 512 entries (8K bytes)

...

1111b = 32768 entries (512K bytes)

23:20	Reserved.
-------	-----------

19:0	COM_BASE_HI. Read-write. Reset: Cold,0_0000h. Specifies address bits 51:32 of the base address of the command buffer. The base address programmed must be aligned to 4K bytes.
------	---

IOMMUMMIO[0...3]x00000010 (IOMMUMMIO::IOMMU_MMIO_EVENT_BASE_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000010; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000010; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00010; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00010; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00010; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00010; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31:12 **EVENT_BASE_LO.** Read-write. Reset: Cold,0_0000h. Specifies address bits 31:12 of the base address of the event log. The base address programmed must be aligned to 4K bytes.

11:0 Reserved.

IOMMUMMIO[0...3]x00000014 (IOMMUMMIO::IOMMU_MMIO_EVENT_BASE_1)

Read-write. Reset: Cold,0800_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000014; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000014; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00014; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00014; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00014; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00014; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:28 Reserved.

27:24 **EVENT_LEN.** Read-write. Reset: Cold,8h.**Description:** Specifies the length of the event log in power of 2 increments. The minimum size is 256 entries (4K bytes); values less than 1000b are reserved.

0000b - 0111b = Reserved

1000b = 256 entries (4K bytes)

1001b = 512 entries (8K bytes)

...

1111b = 32768 entries (512K bytes)

23:20 Reserved.

19:0 **EVENT_BASE_HI.** Read-write. Reset: Cold,0_0000h. Specifies address bits 51:32 of the base address of the event log. The base address programmed must be aligned to 4K bytes.

IOMMUMMIO[0...3]x00000018 (IOMMUMMIO::IOMMU_MMIO_CNTRL_0)

Reset: 0000_0400h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000018; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000018; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00018; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00018; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00018; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00018; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:30	PPRQ. Read-write. Reset: 0h. Description: 0x0=Use default queue A for PPR logger with autoswap disabled. 0x1=Use queue B for PPR logger with autoswap disabled. 0x2=Autoswap is enabled, always start with queue A after reset.
29	GA_INT_EN. Write-1-to-clear. Reset: 0. Guest virtual APIC interrupt enable. 0 = An interrupt is not signalled when IOMMUMMIO::IOMMU_MMIO_STATUS_0[GA_INT] changes from 0 to 1. 1 = An interrupt is signaled when IOMMUMMIO::IOMMU_MMIO_STATUS_0[GA_INT] changes from 0 to 1 using IOMMUL2::IOMMU_CAP_MISC_1[IOMMU_MSI_NUM_GA]. Writes to this bit are ignored when IOMMUMMIO::IOMMU_MMIO_EFR_0[GA_SUP] = 0.
28	GA_LOG_EN. Read-write. Reset: 0. Guest virtual APIC GA Log Enabled. 0 = Disable guest vAPIC virtual interrupt request logging. 1 = Enable GA Logging. Writes to this but are ignored when IOMMUMMIO::IOMMU_MMIO_EFR_0{GASup} = 0.
27:25	GAM_EN. Read-write. Reset: 0h. This field specifies advanced interrupt behaviors and the size of the IRTE.001b=Virtual interrupt behavior as defined by the AVIC specification.
24	SMIF_LOG_EN. Read-write. Reset: 0. If SMI Filtering is enable, send EVENT_LOG when SMI is dropped.
23	Reserved.
22	SMIF_EN. Read-write. Reset: 0. Enable SMI Filtering - Drop SMI from ReqID not found in the SMI Filter Registers.
21:18	TLPT. Read-write. Reset: 0h. TLPT[3:0] contains the 4-bit value matched to the PCIe TLP Type field when the PCIe TLP Fmt value indicates the field carries a prefix.
17	GA_EN. Read-write. Reset: 0. Guest APIC enable. 1 = loose. 0 = prohibited.
16	GT_EN. Read-write. Reset: 0. Description: 1=Guest translation may be enabled for a peripheral by programming DTE[GV]. 0=Guest translation disabled. Note: This bit must be programmed to zero when IOMMUMMIO::IOMMU_MMIO_EFR_0[GT_SUP] = 0.
15	PPR_EN. Read-write. Reset: 0. Description: 1=Peripheral page service requests are processed. 0=Peripheral page service requests are treated as invalid device requests. Note: This bit must be programmed to zero when IOMMUMMIO::IOMMU_MMIO_EFR_0[PPR_SUP] = 0.
14	PPR_INT_EN. Read-write. Reset: 0. Description: 1=An interrupt is signaled when IOMMUMMIO::IOMMU_MMIO_STATUS_0[PPR_INT] = 1. 0=An interrupt is not signaled when IOMMUMMIO::IOMMU_MMIO_STATUS_0[PPR_INT] = 1. Note: This bit must be programmed to zero when IOMMUMMIO::IOMMU_MMIO_EFR_0[PPR_SUP] = 0. The interrupt vector used is indicated in Capability Offset 10h[IOMMU_MSI_NUM_PPR].
13	PPR_LOG_EN. Read-write. Reset: 0.

	Description: 1=The PPR Log Base Address Register IOMMUMMIO::IOMMU_MMIO_PPR_BASE_0 has been configured and peripheral page service request events are written to the peripheral page service request log when IommuEn has also been set. Writing a 1b to this bit when PPR_LOG_EN = 1b has no effect. 0=Peripheral page service request logging is not enabled. Peripheral page service requests are discarded when the peripheral page service request log is not enabled OR when IOMMUMMIO::IOMMU_MMIO_EFR_0[PPR_SUP] = 0. When IommuEn = 1b and software writes PPR_LOG_EN with 1b, the IOMMU clears the PPR_LOG_OVERFLOW bit and sets the PPR_RUN bit in the IOMMU Status register IOMMUMMIO::IOMMU_MMIO_STATUS_0. The IOMMU can now write new entries to the event log if there are usable entries available. Note: software can read IOMMUMMIO::IOMMU_MMIO_STATUS_0[PPR_RUN] to determine the status of the peripheral page service request log writing by the IOMMU. Note: the peripheral page service request and event logs are independent. Software note: the PPR Log Base Address register IOMMUMMIO::IOMMU_MMIO_PPR_BASE_0, the IOMMU PPR Log Head Pointer Register IOMMUMMIO::IOMMU_MMIO_PPR_BUF_HDPTR_0, and the IOMMU PPR Log Tail Pointer Register IOMMUMMIO::IOMMU_MMIO_PPR_BUF_TAILPTR_0 must be set prior to enabling the event log.
12	CMD_BUF_EN. Read-write. Reset: 0. Description: 1=Start or restart command buffer processing. When CmdBufEn=1b and IommuEn=1b, the IOMMU starts fetching commands and sets MMIO Offset 2020h[CmdBufRun] to 1b. Writing a 1b to this bit when CmdBufRun=1b has no effect. 0=Halt command buffer processing. Writing a 0 to this bit causes the IOMMU to cease fetching new commands although commands previously fetched are completed. The IOMMU stops fetching commands upon reset and after errors as specified in Table 11. See also MMIO Offset 2020h[CmdBufRun]. Note: see IOMMU Status Register [MMIO Offset 2020h] to determine the status of command buffer processing. Note: writing of event log entries is independently controlled by EventLogEn. Software note: the Command Buffer Base Address Register [MMIO Offset 0008h], the Command Buffer Head Pointer Register IOMMUMMIO::IOMMU_MMIO_CMD_BUF_HDPTR_0[CMD_HDPTR], and the Command Buffer Tail Pointer Register IOMMUMMIO::IOMMU_MMIO_CMD_BUF_TAILPTR_0 must be set prior to enabling the IOMMU command buffer processor.
11	ISOC. Read-write. Reset: 0. Description: This bit controls the state of the isochronous bit in the HyperTransport(TM) read request packet when the IOMMU issues I/O page table reads and device table reads on the HyperTransport(TM) link. 1=Request packet to use isochronous channel. 0=Request packet to use standard channel. Note: Platform firmware should set this bit to 1b for processors that support the isochronous channel.
10	COHERENT. Read-write. Reset: 1. Description: This bit controls the state of the coherent bit in the HyperTransport(TM) read request packet when the IOMMU issues device table reads on the HyperTransport(TM) link. 1=Device table requests are snooped by the processor. 0=Device table requests are not snooped by the processor.
9	RES_PASS_PW. Read-write. Reset: 0. Description: This bit controls the state of the ResPassPW bit in the HyperTransport(TM) read request packet when the IOMMU issues I/O page table reads and device table reads on the HyperTransport(TM) link. 1=Response may pass posted requests. 0=Response may not pass posted requests.
8	PASS_PW. Read-write. Reset: 0. Description: This bit controls the state of the PassPW bit in the HyperTransport(TM) read request packet when the IOMMU issues I/O page table reads and device table reads on the HyperTransport(TM) link. 1=Request packet may pass posted requests. 0=Request packet may not pass posted requests.
7:5	INV_TIMEOUT. Read-write. Reset: 0h.

	Description: This field specifies the invalidation time-out for IOTLB invalidation requests. 000b=No time-out 001b=1 ms 010b=10 ms 011b=100 ms 100b=1 sec. 101b=10 sec. 110b, 111b=Reserved
4	COM_WAIT_INTEN. Read-write. Reset: 0. 1=An interrupt is signalled when IOMMUMMIO::IOMMU_MMIO_STATUS_0[COMWAIT_INT]=1.
3	EVENT_INT_EN. Read-write. Reset: 0. 1=An interrupt is signalled when the EventLogInt bit is set in the IOMMU Status Register IOMMUMMIO::IOMMU_MMIO_STATUS_0.
2	EVENT_LOG_EN. Read-write. Reset: 0. Description: 1=The Event Log Base Address Register IOMMUMMIO::IOMMU_MMIO_EVENT_BASE_0 has been configured and all events detected are written to the event log when IommuEn has also been set. Writing a 1b to this bit when EventLogEn=1b has no effect. 0=Event logging is not enabled. Events are discarded when the event log is not enabled. When IommuEn=1b and software writes EventLogEn with 1b, the IOMMU clears the EventOverflow bit, and sets the EventLogRun bit in the IOMMU Status Register IOMMUMMIO::IOMMU_MMIO_STATUS_0. The IOMMU can now write new entries to the event log if there are usable entries available. Note: software can read MMIO Offset IOMMUMMIO::IOMMU_MMIO_STATUS_0[EVENT_LOGRUN] to determine the status of event log writing by the IOMMU. Note: the fetching of command is independently controlled by CmdBufEn. Software note: the Event Log Base Address Register IOMMUMMIO::IOMMU_MMIO_EVENT_BASE_0, the Event Log Head Pointer Register IOMMUMMIO::IOMMU_MMIO_EVENT_BUF_HDPTR_0, and the Event Log Tail Pointer Register IOMMUMMIO::IOMMU_MMIO_EVENT_BUF_TAILPTR_0 must be set prior to enabling the event log.
1	HT_TUN_EN. Read-write. Reset: 0. Description: 1= Upstream traffic received by the HyperTransport(TM) tunnel is translated by the IOMMU. 0=Upstream traffic received by the HyperTransport(TM) tunnel is not translated by the IOMMU. The IOMMU ignores the state of this bit while IommuEn=0. See also the HtTunnel bit in the IOMMU Capability Header IOMMUL2::IOMMU_CAP_HEADER.
0	IOMMU_EN. Read-write. Reset: 0. Description: 1=IOMMU enabled. All upstream transactions are translated by the IOMMU. The Device Table Base Address Register IOMMUMMIO::IOMMU_MMIO_DEVTBL_BASE_0 must be configured by software before setting this bit. 0=IOMMU is disabled and no upstream transactions are translated or remapped by the IOMMU. When disabled, the IOMMU reads no commands and creates no event log entries. Software note: Software must configure EventLogEn and CmdBufEn.

IOMMUMMIO[0...3]x0000001C (IOMMUMMIO::IOMMU_MMIO_CNTRL_1)

Read-write. Reset: 0000_2200h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000001C; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000001C; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x0001C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x0001C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x0001C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x0001C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:29	SNPAVICEn. Read-write. Reset: 0h. Controls guest virtual APIC mode when the system is SNP-enabled. Supported modes are indicated through MMIO Offset 01A0h[SNPAVICSup]. 000b = Interrupt remapping behavior as defined in Section 2.2.5.2 [Interrupt Virtualization Tables with Guest Virtual APIC Enabled]. Upstream interrupts are remapped using the IRTE entries defined by Figure 17 on page 98 and Table 22 on page 98.001b-111b = reserved values. Treated as SNPAVICEn = 000b.
28	GstBufferTRPMode. Read-write. Reset: 0. Description: 0=IOMMU will calculate base address of buffer algorithmically in the IOMMU private space. The IOMMU private PA will then be translated to System PA using IOMMU v1 page tables.. 1=GCR3 TRP inside DTE is GPA. . 1=GuestX VF Control MMIO Offsets 18h-38h will contain Guest Physical Address of the buffers base address. The GPA will then be translated to System PA using Guest host page tables.
27	IRTECacheDis. Read-write. Reset: 0. 1=Disable IRTE caching. When caching is disabled, software may modify IRTEs in memory without issuing INVALIDATE_INTERRUPT_TABLE commands. Writing this register to 1 does not invalidate prior cached IRTEs. Software must invalidate those using appropriate invalidation commands. Software may detect the presence of this feature by checking that this register bit is writable.
26	GCR3TRPMode. Read-write. Reset: 0. 0=GCR3 TRP inside DTE is SPA. 1=GCR3 TRP inside DTE is GPA.
25	CXLIOEn. Read-write. Reset: 0. Enables Memory Type indication on ATS completion for CXL™ Device
24	PageMigration_EN. Read-write. Reset: 0. 1=Hypervisor Page Migration is enabled
23	GAPPI_EN. Read-write. Reset: 0. 1=Guest APIC Physical Processor Interrupt is enabled when Interrupt Virtualization is enabled
22	V2_HA_Dis. Read-write. Reset: 0. 1 Disable v2 Hardware Access bit update
21	vIommuEn. Read-write. Reset: 0. 1=Enables the virtualized IOMMU for virtualized command, event and PPR processing. 0=All VIOMMU operations are disabled.
20	vCmdEn. Read-write. Reset: 0. 1=VIOMMU Command Fetch Processing is enabled. 0=VIOMMU Command Fetch Processing is disabled.
19	IMUXTInt_EN. Read-write. Reset: 0. Description: 1=IOMMU support for x2APIC interrupt generation is enabled. 0=x2APIC support for internally generate interrupts is disabled.
18	XT_EN. Read-write. Reset: 0. Description: 1=IOMMU Support for x2APIC interrupt information is enabled. Must have IOMMUMMIO::IOMMU_MMIO_CNTRL_0[IOMMU_EN]=1. 0=x2APIC support is disabled.
17	Reserved.
16	V2_HD_Dis. Read-write. Reset: 0. 1 Disable v2 Hardware Dirty bit update.
15:14	HW_Prefetch_AD. Read-write. Reset: 0h. Controls host A/D updates for hardware prefetches.2'b00 Hardware prefetch is not allowed to update v1 Access and Dirty bits (Default).2'b01 Hardware prefetch is allowed to update v1 Access bit, but not allowed to update v1 Dirty bit 2'b10 Reserved (behave as 2'b00).2'b11 Hardware prefetch is allowed to update v1 Access and Dirty bit.
13	EPH_EN. Read-write. Reset: 1. Enables Enhanced PRI Handling Support.
12:11	Reserved.

10	PPR_Auto_resp_AON. Read-write. Reset: 0. Description: Bit used to generate PPR auto responses all the time regardless of the threshold. PPR_Auto_resp_en has to be enabled in order for this to take effect 0x0=0 Regular Auto Response behavior, generate auto responses on buffer full or reaching the threshold based on the setting. 0x1=1 Always generate auto responses when PPR_Auto_resp_en=1, otherwise no effect.
9	Block_StopMark_En. Read-write. Reset: 1. Description: 0=disable blocking stop mark message. 1=enable blocking stop mark message.
8	MARC_en. Read-write. Reset: 0. Description: Memory Address Routing and Control feature Enable. 0 = MARC disabled. 1 = MARC is enabled. When IOMMUMMIO::IOMMU_MMIO_EFR_1[MARCnum]=00b, this feild is reserved.
7	PPR_Auto_resp_en. Read-write. Reset: 0. Enable PPR auto response when PPR near overflow.
6:5	PRIV_ABORT_EN. Read-write. Reset: 0h. Description: Only effective when IOMMUMMIO::IOMMU_MMIO_EFR_1[US_SUP] = 1. 0x3=Reserved 0x2=Future use if DTE enable bit is implemented 0x1=Abort all guest accesses to pages with U/S = 0 (Supervisor Level Only) 0x0=Blind abort is not performed, instead if US_SUP=1, the PMR field from the request is used to check for required permission
4	Reserved.
3:2	DTE_SEG_EN. Read-write. Reset: 0h. Description: 0x0=DTE is 1 segment. Only IOMMU_MMIO_DEVTBL_BASE is used. 0x1=DTE is broken into 2 segments. IOMMU_MMIO_DEVTBL_BASE and IOMMU_MMIO_DEVTBL_1_BASE is used. 0x2=DTE is broken into 4 segments. IOMMU_MMIO_DEVTBL_BASE and IOMMU_MMIO_DEVTBL_1/2/3_BASE is used. 0x3=DTE is broken into 8 segments. All IOMMU_MMIO_DEVTBL<n>_BASE registers are used.
1:0	EVENTQ. Read-write. Reset: 0h. Description: 0x0=Use default queue A for Event logger with autoswap disabled. 0x1=Use queue B for Event logger with autoswap disabled. 0x2=Autoswap is enabled, always start with queue A after reset.

IOMMUMMIO[0...3]x00000020 (IOMMUMMIO::IOMMU_MMIO_EXCL_BASE_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000020; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000020; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00020; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00020; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00020; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00020; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:12	EXCL_BASE_LO. Read-write. Reset: 0_0000h. Specifies address bits 31:12 of the 4Kbyte-aligned base address of the exclusion range.
11:2	Reserved.
1	EX_ALLOW. Read-write. Reset: 0. Description: 1=All accesses to the exclusion range are forwarded untranslated. 0=The EX bit in the device table entry specifies if accesses to the exclusion range are translated.
0	EX_EN. Read-write. Reset: 0. Description: 1=The exclusion range is enabled. 0=The exclusion range is disabled.

IOMMUMMIO[0...3]x00000024 (IOMMUMMIO::IOMMU_MMIO_EXCL_BASE_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000024; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000024; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00024; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00024; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00024; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00024; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:20	Reserved.
19:0	EXCL_BASE_HI. Read-write. Reset: 0_0000h. Specifies address bits 51:32 of the 4Kbyte-aligned base address of the exclusion range.

IOMMUMMIO[0...3]x00000028 (IOMMUMMIO::IOMMU_MMIO_EXCL_LIM_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000028; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000028; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00028; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00028; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00028; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00028; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:12	EXCL_LIMIT_LO. Read-write. Reset: 0_0000h. Specifies address bits 31:12 of the 4K byte limit of the exclusion range.
11:0	Reserved.

IOMMUMMIO[0...3]x0000002C (IOMMUMMIO::IOMMU_MMIO_EXCL_LIM_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000002C; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000002C; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x0002C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x0002C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x0002C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x0002C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
------	-------------

31:20	Reserved.
-------	-----------

19:0	EXCL_LIMIT_HI . Read-write. Reset: 0_0000h. Specifies address bits 63:32 of the 4K byte limit of the exclusion range
------	---

IOMMUMMIO[0...3]x00000030 (IOMMUMMIO::IOMMU_MMIO_EFR_0)

Read-only.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000030; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000030; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00030; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00030; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00030; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00030; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	sATS_SUP. Read-only. Reset: 1. Description: 0x0=Hardware does not support sATS. 0x1 = Hardware supports sATS.
30	Reserved.
29:28	EVENTF. Read-only. Reset: 2h. Description: 0x0=Event log dual buffer autoswap not supported 0x1=Event log dual buffer supported without autoswap 0x2=Event log dual buffer autoswap supported All other encodings reserved.
27:26	GAF. Read-only. Reset: Fixed,0h. Description: 0x0=GA log dual buffer autoswap not supported 0x1=GA log dual buffer supported without autoswap 0x2=GA log dual buffer autoswap supported All other encodings reserved.
25:24	PPRF. Read-only. Reset: 2h. Description: 0x0=PPR log dual buffer not supported 0x1=PPR log dual buffer supported without autoswap 0x2=PPR log dual buffer autoswap supported All other encodings reserved.
23:21	GAM_SUP. Read-only. Reset: 1h. General AVIC modes supported.000b=No advanced interrupt features supported (interrupt remapping only).001b=AVIC supported.010b-111b=Reserved.
20:18	SMIF_RC. Read-only. Reset: 2h. Description: Number of SMI filter registers available. 000= 1 SMI filter register 001= 2 SMI filter registers 010= 4 SMI filter registers 011= 8 SMI filter registers 100=16 SMI filter registers All other encodings reserved.
17:16	SMIF_SUP. Read-only. Reset: 1h. Description: SMI filter register supported. Specifies that SMI interrupts may be filtered. 00b = SMI interrupts are always passed through. 01b = SMI interrupts are filtered under the control of [SMIFEN] and the contents of the SMI filter registers. 10b and 11b are reserved values.
15:14	GLX_SUP. Read-only. Reset: 1h.

	Description: 00=single-level guest CR3 base table address translation is support. When GLXSup=00b, the value of GLX in the DTE is ignored and the IOMMU performs only single-level Guest CR3 lookups. 01=Two-level GCR3 base address table is supported in hardware. 10= Three-level GCR3 base address table is supported in hardware for 20-bit PASID values in the future. 11= Reserved. single-level GCR3 base table address translation is supported. When GLX_SUP=0, GLX in the DTE is ignored. The value of GLXSup is not meaningful when GTSup=0
13:12	GATS. Read-only. Reset: 1h. The maximum number of translation levels supported for guest address translation GVA. This value is meaningful when MMIO offset 0030h[GTSup]=0.00b = 4 levels (PML4E), 01b=5 levels, 10b = 6 levels, 11b = Reserved.
11:10	HATS. Read-only. Reset: 2h. Description: The maximum number of host address translation levels supported. This value is not meaningful when GT_SUP=0. 00b=4 levels 01b=5 levels 10b=6 levels 11b=Reserved IOMMU behavior is undefined if Next Level in a page directory entry exceeds the limit set by HATS.
9	PC_SUP. Read-only. Reset: 1. Description: 0=no performance counters are supported. 1=performance counters are supported.
8	HE_SUP. Read-only. Reset: 0. Description: 0=Hardware error registers do not report error information. 1=Error information is reported in hardware error registers.
7	GA_SUP. Read-only. Reset: 1. Description: 1=Guest APIC supported. 0=Guest APIC not supported.
6	IA_SUP. Read-only. Reset: 1. Description: 1=The INVALIDATE_IOMMU_ALL command is supported. 0=The INVALIDATE_IOMMU_ALL command is not supported and will generate an error when used.
5	GAPPI_SUP. Read-only. Reset: 1. Description: 1= Guest APIC Physical Processor Interrupt is supported. 0= Guest APIC Physical Processor Interrupt is not supported.
4	GT_SUP. Read-only. Reset: 1. Description: 1=guest address translation is supported. 0=only nested address translation is supported. When GT_SUP=0, the following values in the DTE must be zero: GV, GLX and GCR3 Table Root Pointer. See also [MMIO Offset 0018h[GT_EN]].
3	NX_SUP. Read-only. Reset: 1. Description: 1=no-execute protection is supported. 0=no-execute protection is not supported.
2	XT_SUP. Read-only. Reset: 1. Description: 1=The interrupt remapping table is expanded to support x2APIC interrupt information. 0=x2APIC support is disabled.
1	PPR_SUP. Read-only. Reset: 1. Description: 1=Indicates that IOMMU handles page service request events from peripherals, the IOMMU supports the page service request queue, and that the second IOMMU interrupt can be used to signal peripheral page service request events. 0=peripheral page service requests are not supported, the page service request queue is not supported and the PPR interrupt is not generated by the IOMMU.
0	PREF_SUP. Read-only. Reset: 0. Description: 1=Indicates that IOMMU accepts PREFETCH_IOMMU_PAGES commands. 0=IOMMU treats PREFETCH_IOMMU_PAGES commands as illegal commands.

IOMMUMMIO[0...3]x00000034 (IOMMUMMIO::IOMMU_MMIO_EFR_1)

Read-only. Reset: A5FF_732Fh.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000034; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000034; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00034; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00034; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00034; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00034; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	SNP_SUP. Read-only. Reset: 1. Description: 0x0=Hardware does not support SNP. 0x1 = Hardware supports SNP.
30	ForcePhyDestSup. Read-only. Reset: 0. 1 = Hardware supports forcing physical destination mode for remapped interrupts
29	V2_HA_DIS_SUP. Read-only. Reset: 1. 1 = Hardware supports disabling v2 Access bit updates by hardware
28:25	VMTABLESIZE. Read-only. Reset: 2h. Description: indicate the size of the VMTable supported. 00h 256 entries 04h 4K entries 08h 64K entries 01h 512 entries 05h 8K entries 09h 128K entries 02h 1K entries 06h 16K entries 0Ah 256K entries 03h 2K entries 07h 32K entries 0Bh 512K entries 0Ch-0Fh: Reserved
24	SVEIO_SUP. Read-only. Reset: 1. Indicates SVE IO support by the hardware.
23	VIOMMU_SUP. Read-only. Reset: 1. 1 = Hardware supports virtualized IOMMU.
22	InvIotlbTypeSup. Read-only. Reset: 1. 1 = Hardware supports invalidate IOTLB type.
21	V2_HD_DIS_SUP. Read-only. Reset: 1. 1 = Hardware supports disabling v2 Dirty bit updates by hardware.
20	HD_SUP. Read-only. Reset: 1. 1 = Hardware supports Host Dirty bit update support for v1 Page tables.
19	ATTRFW_SUP. Read-only. Reset: 1. 1 = Hardware supports forward page table memory attribute to ATC client.
18	EPH_SUP. Read-only. Reset: 1. 1 = Hardware supports Enhanced PPR Handling.
17	HA_SUP. Read-only. Reset: 1. 1 = Hardware supports Host Access bit update support for v1 Page tables.
16	GIO_SUP. Read-only. Reset: 1. 1 = Hardware supports nested I/O protection.
15	SNOOP_ATTRS_SUP. Read-only. Reset: 0. 1 = Hardware supports returning memory attributes of the guest page to ATS requester along with ATS completion.
14	MMIO_MSI_CAP_SUP. Read-only. Reset: 1. 1 = IOMMU advertises that MSI Capability registers are accessible through IOMMU MMIO Space.
13	GMC_IOMMU_BYPASS_SUP. Read-only. Reset: 1. 1 = IOMMU advertises to GMC whether to route memory traffic via Garlic or Onion.
12	BLOCK_STOPMARK_SUP. Read-only. Reset: 1. Description: 0=No blocking Stop Mark Messages supported 1=Block Stop Mark Messages supported.
11:10	MARCnum. Read-only. Reset: 0h. Description: Specifies the number of MARC apertures and thus the number of MARC register 3-tuples supported. 00b = MARC feature not supported, 01b = 4 MARC registers 3-tuples supported, 10b = 8 MARC register 4-tuples are supported, 11b = Reserved
9	PPR_AUTORESP_SUP. Read-only. Reset: 1. 0x1 = Hardware supports ppr auto response generation on log about to be full or generate autoresp on reaching threshold if enabled with OVERFLOW_EARLY.

8	PPR_OVERFLOW_EARLY_SUP. Read-only. Reset: 1. 0x1 = Hardware supports PPR_OVERFLOW_EARLY notification on threshold support.
7:6	DTE_seg. Read-only. Reset: 0h. Description: 0x0 = Hardware supports no DTE segmentation 0x1 = Hardware supports 2-way DTE segmentation 0x2 = Hardware supports 4-way DTE segmentation 0x3 = Hardware supports 8-way DTE segmentation
5	US_SUP. Read-only. Reset: 1. Description: 1=Privileged page protection is supported. 0=Privileged page protection is not supported.
4	Reserved.
3:0	PAS_MAX. Read-only. Reset: Fh. Description: The maximum PASID value supported is calculated as $2^{\text{PAS_MAX}} - 1$. 0h-2h=Reserved 3h=4-bit PASIDs (0-15) 4h=5-bit PASIDs ... Eh=15-bit PASIDs Fh=16-bit PASIDs This value is not meaningful when GT_SUP=0.

IOMMUMMIO[0...3]x00000038 (IOMMUMMIO::IOMMU_MMIO_PPR_BASE_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000038; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000038; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00038; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00038; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00038; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00038; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:12 **PPR_BASE_LO.** Read-write. Reset: Cold,0_0000h. Specifies bits [31:12] of the base address of the PPR log. The base address programmed must be aligned to 4K bytes.

11:0 Reserved.

IOMMUMMIO[0...3]x0000003C (IOMMUMMIO::IOMMU_MMIO_PPR_BASE_1)

Read-write. Reset: Cold,0800_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x0000003C; IO MMUMMIO[1:0]=02[5:4]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x0000003C; IO MMUMMIO[3:2]=02[7:6]0_0000h
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x0003C; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IO MMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IO MMU_BASE_ADDR_LO] , 19'h0_0000}
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x0003C; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IO MMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IO MMU_BASE_ADDR_LO] , 19'h0_0000}
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x0003C; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IO MMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IO MMU_BASE_ADDR_LO] , 19'h0_0000}
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x0003C; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IO MMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IO MMU_BASE_ADDR_LO] , 19'h0_0000}

Bits	Description
31:28	Reserved.
27:24	PPR_LEN. Read-write. Reset: Cold,8h. Description: Specifies the length of the PPR log in power of two increments. The minimum size is 256 entries (4K bytes); values less than 1000b are reserved. 0000b-0111b = Reserved 1000b = 256 entries (4K bytes) 1001b = 512 entries (8K bytes). ... 1111b = 32768 entries (512K bytes).
23:20	Reserved.
19:0	PPR_BASE_HI. Read-write. Reset: Cold,0_0000h. Specifies bits [51:32] of the base address of the PPR log. The base address programmed must be aligned to 4K bytes.

IOMMUMMIO[0...3]x00000040 (IOMMUMMIO::IOMMU_MMIO_HW_ERR_UPPER_0)

Read-only. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00000040; IO MMUMMIO[1:0]=02[5:4]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00000040; IO MMUMMIO[3:2]=02[7:6]0_0000h
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x00040; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IO MMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IO MMU_BASE_ADDR_LO] , 19'h0_0000}
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x00040; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IO MMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IO MMU_BASE_ADDR_LO] , 19'h0_0000}
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x00040; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IO MMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IO MMU_BASE_ADDR_LO] , 19'h0_0000}
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x00040; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IO MMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IO MMU_BASE_ADDR_LO] , 19'h0_0000}

Bits	Description
31:0	FIRST_EV_CODE_LO. Read-only. Reset: Cold,0000_0000h. Specifies bits [31:0] of the upper 64 bits of the most recent hardware error detected by IOMMU.

IOMMUMMIO[0...3]x00000044 (IOMMUMMIO::IOMMU_MMIO_HW_ERR_UPPER_1)

Read-only. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00000044; IO MMUMMIO[1:0]=02[5:4]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00000044; IO MMUMMIO[3:2]=02[7:6]0_0000h
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x00044; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IO MMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IO MMU_BASE_ADDR_LO] , 19'h0_0000}
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x00044; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IO MMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IO MMU_BASE_ADDR_LO] , 19'h0_0000}
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x00044; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IO MMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IO MMU_BASE_ADDR_LO] , 19'h0_0000}
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x00044; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IO MMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IO MMU_BASE_ADDR_LO] , 19'h0_0000}

Bits	Description
31:28	EV_CODE. Read-only. Reset: Cold,0h. Event code for the type of error logged.
27:0	FIRST_EV_CODE_HI. Read-only. Reset: Cold,000_0000h. Specifies bits [59:32] of the upper 64 bits of the most recent hardware error detected by IOMMU.

IOMMUMMIO[0...3]x00000048 (IOMMUMMIO::IOMMU_MMIO_HW_ERR_LOWER_0)

Read-only. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000048; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000048; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00048; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00048; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00048; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00048; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	SECOND_EV_CODE_LO. Read-only. Reset: Cold,0000_0000h. Specifies bits [31:0] of the lower 64 bits of the most recent hardware error detected by IOMMU.

IOMMUMMIO[0...3]x0000004C (IOMMUMMIO::IOMMU_MMIO_HW_ERR_LOWER_1)

Read-only. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000004C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000004C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x0004C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x0004C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x0004C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x0004C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	SECOND_EV_CODE_HI. Read-only. Reset: Cold,0000_0000h. Specifies bits [63:32] of the lower 64 bits of the most recent hardware error detected by IOMMU.

IOMMUMMIO[0...3]x00000050 (IOMMUMMIO::IOMMU_MMIO_HW_ERR_STATUS_0)

Write-1-to-clear. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000050; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000050; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00050; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00050; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00050; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00050; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:2	Reserved.
1	HEO. Write-1-to-clear. Reset: Cold,0. Description: Defines the contents of the IOMMU hardware error registers as having been overwritten. 0=Not overwritten. 1=Contents overwritten by new information. HEO is not meaningful when HEV=0.
0	HEV. Write-1-to-clear. Reset: Cold,0. Description: Defines the contents of the IOMMU hardware error registers as valid. 0=not valid. 1=contents valid.

IOMMUMMIO[0...3]x00000054 (IOMMUMMIO::IOMMU_MMIO_HW_ERR_STATUS_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000054; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000054; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00054; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00054; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00054; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00054; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

IOMMUMMIO[0...3]x00000060 (IOMMUMMIO::SMI_FILTER_REGISTER_0_0)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000060; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000060; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00060; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00060; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00060; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00060; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
------	-------------

31:18	Reserved.
-------	-----------

17	SmiFLock_0. Write-once. Reset: 0. Makes SmiDV and SmiDID read-only. Can only be set to 0 on reset.
----	---

16	SmiDV_0. Read-write. Reset: 0. Valid - this SMI filter is enabled and the device ID specified in SmiDID is valid for SMI
----	---

15:0	SmiDID_0. Read-write. Reset: 0000h. Specifies the device ID for which SMIs are forwarded upstream.
------	---

IOMMUMMIO[0...3]x00000064 (IOMMUMMIO::SMI_FILTER_REGISTER_0_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000064; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000064; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00064; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00064; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00064; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00064; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

IOMMUMMIO[0...3]x00000068 (IOMMUMMIO::SMI_FILTER_REGISTER_1_0)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000068; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000068; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00068; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00068; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00068; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00068; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:18	Reserved.
17	SmiFLock_1. Write-once. Reset: 0. Makes SmiDV and SmiDID read-only. Can only be set to 0 on reset.
16	SmiDV_1. Read-write. Reset: 0. Valid - this SMI filter is enabled and the device ID specified in SmiDID is valid for SMI.
15:0	SmiDID_1. Read-write. Reset: 0000h. Specifies the device ID for which SMIs are forwarded upstream.

IOMMUMMIO[0...3]x0000006C (IOMMUMMIO::SMI_FILTER_REGISTER_1_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000006C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000006C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x0006C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x0006C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x0006C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x0006C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00000070 (IOMMUMMIO::SMI_FILTER_REGISTER_2_0)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000070; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000070; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00070; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00070; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00070; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00070; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:18	Reserved.
17	SmiFLock_2. Write-once. Reset: 0. Makes SmiDV and SmiDID read-only. Can only be set to 0 on reset.
16	SmiDV_2. Read-write. Reset: 0. Valid - this SMI filter is enabled and the device ID specified in SmiDID is valid for SMI.
15:0	SmiDID_2. Read-write. Reset: 0000h. Specifies the device ID for which SMIs are forwarded upstream.

IOMMUMMIO[0...3]x00000074 (IOMMUMMIO::SMI_FILTER_REGISTER_2_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000074; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000074; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00074; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00074; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00074; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00074; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00000078 (IOMMUMMIO::SMI_FILTER_REGISTER_3_0)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000078; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000078; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00078; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00078; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00078; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00078; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:18	Reserved.
17	SmiFLock_3. Write-once. Reset: 0. Makes SmiDV and SmiDID read-only. Can only be set to 0 on reset.
16	SmiDV_3. Read-write. Reset: 0. Valid - this SMI filter is enabled and the device ID specified in SmiDID is valid for SMI.
15:0	SmiDID_3. Read-write. Reset: 0000h. Specifies the device ID for which SMIs are forwarded upstream.

IOMMUMMIO[0...3]x0000007C (IOMMUMMIO::SMI_FILTER_REGISTER_3_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000007C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000007C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x0007C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x0007C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x0007C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x0007C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x000000E0 (IOMMUMMIO::IOMMU_MMIO_GA_LOG_BASE_0)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x000000E0; IO MMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x000000E0; IO MMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x000E0; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x000E0; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x000E0; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x000E0; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
Bits	Description
31:12	GA_LOG_BASE_LO. Read-write. Reset: 0_0000h. Guest virtual interrupt log base address. Specifies bits [31:12] of the base address of the guest virtual APIC log. The base address must be aligned to 4 Kbytes.
11:0	Reserved.

IOMMUMMIO[0...3]x000000E4 (IOMMUMMIO::IOMMU_MMIO_GA_LOG_BASE_1)

Read-write. Reset: 0800_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x000000E4; IO MMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x000000E4; IO MMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x000E4; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x000E4; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x000E4; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x000E4; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
Bits	Description
31:28	Reserved.
27:24	GA_LOG_LEN. Read-write. Reset: 8h. Guest virtual APIC log length. Specifies the length of the guest virtual APIC log in ppower of 2 increments. The minimum size is 512 entries (4 Kbytes); values less than 1000b are reserved.
23:20	Reserved.
19:0	GA_LOG_BASE_HI. Read-write. Reset: 0_0000h. Guest virtual interrupt log base address. Specifies bits [51:32] of the base address of the guest virtual APIC log. The base address must be aligned to 4 Kbytes

IOMMUMMIO[0...3]x000000E8 (IOMMUMMIO::IOMMU_MMIO_GA_LOG_TAILPTR_ADDR_0)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x000000E8; IO MMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x000000E8; IO MMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x000E8; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x000E8; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x000E8; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x000E8; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
Bits	Description
31:3	GA_LOG_TAILPTR_ADDR_LO. Read-write. Reset: 0000_0000h. Guest virtual APIC log tail address [31:3]. Specifies the SPA of the memory location containing the tail pointer of the guest virtual APIC log. The address must be aligned to a 8-bytes boundary. When GATAddr is 0, the memory location is not updated and the software must read the tail pointer from the Guest Virtual APIC Log Tail Pointer Register.
2:0	Reserved.

IOMMUMMIO[0...3]x000000EC (IOMMUMMIO::IOMMU_MMIO_GA_LOG_TAILPTR_ADDR_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x000000EC; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x000000EC; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x000EC; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x000EC; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x000EC; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x000EC; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:20 Reserved.

19:0 **GA_LOG_TAILPTR_ADDR_HI**. Read-write. Reset: 0_0000h. Guest virtual APIC log tail address [51:32]. Specifies the SPA of the memory location containing the tail pointer of the guest virtual APIC log. The address must be aligned to a 8-bytes boundary. When GATAddr is 0, the memory location is not updated and the software must read the tail pointer from the Guest Virtual APIC Log Tail Pointer Register.

IOMMUMMIO[0...3]x000000F0 (IOMMUMMIO::IOMMU_MMIO_PPR_B_BASE_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x000000F0; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x000000F0; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x000F0; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x000F0; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x000F0; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x000F0; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:12 **PPR_B_BASE_LO**. Read-write. Reset: Cold,0_0000h. Specifies bits [31:12] of the base address of the PPR log B. The base address programmed must be aligned to 4K bytes.

11:0 Reserved.

IOMMUMMIO[0...3]x000000F4 (IOMMUMMIO::IOMMU_MMIO_PPR_B_BASE_1)

Read-write. Reset: Cold,0800_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x000000F4; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x000000F4; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x000F4; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x000F4; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x000F4; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x000F4; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:28 Reserved.

27:24 **PPR_B_LEN**. Read-write. Reset: Cold,8h.**Description:** Specifies the length of the PPR log B in power of two increments. The minimum size is 256 entries (4K bytes); values less than 1000b are reserved.

0000b-0111b = Reserved

1000b = 256 entries (4K bytes)

1001b = 512 entries (8K bytes)

...

1111b = 32768 entries (512K bytes)

23:20 Reserved.

19:0 **PPR_B_BASE_HI**. Read-write. Reset: Cold,0_0000h. Specifies bits [51:32] of the base address of the PPR log B. The base address programmed must be aligned to 4K bytes.**IOMMUMMIO[0...3]x000000F8 (IOMMUMMIO::IOMMU_MMIO_EVENT_B_BASE_0)**

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x000000F8; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x000000F8; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x000F8; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x000F8; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x000F8; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x000F8; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31:12 **EVENT_B_BASE_LO**. Read-write. Reset: Cold,0_0000h. Specifies address bits 31:12 of the base address of the event log B. The base address programmed must be aligned to 4K bytes.

11:0 Reserved.

IOMMUMMIO[0...3]x000000FC (IOMMUMMIO::IOMMU_MMIO_EVENT_B_BASE_1)

Read-write. Reset: Cold,0800_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x000000FC; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x000000FC; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x000FC; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x000FC; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x000FC; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x000FC; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:28 Reserved.

27:24 **EVENT_B_LEN**. Read-write. Reset: Cold,8h.**Description:** Specifies the length of the event log B in power of 2 increments. The minimum size is 256 entries (4K bytes); values less than 1000b are reserved.

0000b - 0111b = Reserved

1000b = 256 entries (4K bytes)

1001b = 512 entries (8K bytes)

...

1111b = 32768 entries (512K bytes)

23:20 Reserved.

19:0 **EVENT_B_BASE_HI**. Read-write. Reset: Cold,0_0000h. Specifies address bits 51:32 of the base address of the event log B. The base address programmed must be aligned to 4K bytes.**IOMMUMMIO[0...3]x00000100 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_1_BASE_0)**

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000100; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000100; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00100; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00100; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00100; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00100; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31:12 **DEV_TBL_1_BASE_LO**. Read-write. Reset: 0_0000h. Specifies address bits 31:12 of the 4Kbyte-aligned base address of the specific segment of the first level device table.

11:9 Reserved.

8:0 **DEV_TBL_1_SIZE**. Read-write. Reset: 000h. This field contains 1 less than the length of the device table, in multiples of 4K bytes. A minimum size of 0 corresponds to a 4K byte device table and a maximum size of 1FFh corresponds to a 2M byte device table.

IOMMUMMIO[0...3]x00000104 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_1_BASE_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000104; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000104; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00104; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00104; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00104; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00104; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:20	Reserved.
19:0	DEV_TBL_1_BASE_HI. Read-write. Reset: 0_0000h. Specifies address bits 51:32 of the 4Kbyte-aligned base address of the first level device table.

IOMMUMMIO[0...3]x00000108 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_2_BASE_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000108; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000108; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00108; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00108; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00108; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00108; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:12	DEV_TBL_2_BASE_LO. Read-write. Reset: 0_0000h. Specifies address bits 31:12 of the 4Kbyte-aligned base address of the specific segment of the first level device table.
11:9	Reserved.
8:0	DEV_TBL_2_SIZE. Read-write. Reset: 000h. This field contains 1 less than the length of the device table, in multiples of 4K bytes. A minimum size of 0 corresponds to a 4K byte device table and a maximum size of 1FFh corresponds to a 2M byte device table.

IOMMUMMIO[0...3]x0000010C (IOMMUMMIO::IOMMU_MMIO_DEVTBL_2_BASE_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000010C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000010C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x0010C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x0010C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x0010C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x0010C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:20	Reserved.
19:0	DEV_TBL_2_BASE_HI. Read-write. Reset: 0_0000h. Specifies address bits 51:32 of the 4Kbyte-aligned base address of the first level device table.

IOMMUMMIO[0...3]x00000110 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_3_BASE_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000110; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000110; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00110; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00110; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00110; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00110; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:12	DEV_TBL_3_BASE_LO. Read-write. Reset: 0_0000h. Specifies address bits 31:12 of the 4Kbyte-aligned base address of the specific segment of the first level device table.
11:9	Reserved.
8:0	DEV_TBL_3_SIZE. Read-write. Reset: 000h. This field contains 1 less than the length of the device table, in multiples of 4K bytes. A minimum size of 0 corresponds to a 4K byte device table and a maximum size of 1FFh corresponds to a 2M byte device table.

IOMMUMMIO[0...3]x00000114 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_3_BASE_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000114; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000114; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00114; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00114; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00114; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00114; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:20	Reserved.
19:0	DEV_TBL_3_BASE_HI. Read-write. Reset: 0_0000h. Specifies address bits 51:32 of the 4Kbyte-aligned base address of the first level device table.

IOMMUMMIO[0...3]x00000118 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_4_BASE_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000118; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000118; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00118; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00118; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00118; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00118; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:12	DEV_TBL_4_BASE_LO. Read-write. Reset: 0_0000h. Specifies address bits 31:12 of the 4Kbyte-aligned base address of the specific segment of the first level device table.
11:9	Reserved.
8:0	DEV_TBL_4_SIZE. Read-write. Reset: 000h. This field contains 1 less than the length of the device table, in multiples of 4K bytes. A minimum size of 0 corresponds to a 4K byte device table and a maximum size of 1FFh corresponds to a 2M byte device table.

IOMMUMMIO[0...3]x0000011C (IOMMUMMIO::IOMMU_MMIO_DEVTBL_4_BASE_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000011C; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000011C; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x0011C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x0011C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x0011C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x0011C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:20	Reserved.
19:0	DEV_TBL_4_BASE_HI. Read-write. Reset: 0_0000h. Specifies address bits 51:32 of the 4Kbyte-aligned base address of the first level device table.

IOMMUMMIO[0...3]x00000120 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_5_BASE_0)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000120; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000120; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00120; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00120; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00120; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00120; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:12	DEV_TBL_5_BASE_LO. Read-write. Reset: 0_0000h. Specifies address bits 31:12 of the 4Kbyte-aligned base address of the specific segment of the first level device table.
11:9	Reserved.
8:0	DEV_TBL_5_SIZE. Read-write. Reset: 000h. This field contains 1 less than the length of the device table, in multiples of 4K bytes. A minimum size of 0 corresponds to a 4K byte device table and a maximum size of 1FFh corresponds to a 2M byte device table.

IOMMUMMIO[0...3]x00000124 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_5_BASE_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000124; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000124; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00124; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00124; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00124; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00124; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:20	Reserved.
19:0	DEV_TBL_5_BASE_HI. Read-write. Reset: 0_0000h. Specifies address bits 51:32 of the 4Kbyte-aligned base address of the first level device table.

IOMMUMMIO[0...3]x00000128 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_6_BASE_0)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000128; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000128; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00128; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00128; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00128; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00128; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:12	DEV_TBL_6_BASE_LO. Read-write. Reset: 0_0000h. Specifies address bits 31:12 of the 4Kbyte-aligned base address of the specific segment of the first level device table.
11:9	Reserved.
8:0	DEV_TBL_6_SIZE. Read-write. Reset: 000h. This field contains 1 less than the length of the device table, in multiples of 4K bytes. A minimum size of 0 corresponds to a 4K byte device table and a maximum size of 1FFh corresponds to a 2M byte device table.

IOMMUMMIO[0...3]x0000012C (IOMMUMMIO::IOMMU_MMIO_DEVTBL_6_BASE_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000012C; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000012C; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x0012C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x0012C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x0012C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x0012C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:20	Reserved.
19:0	DEV_TBL_6_BASE_HI. Read-write. Reset: 0_0000h. Specifies address bits 51:32 of the 4Kbyte-aligned base address of the first level device table.

IOMMUMMIO[0...3]x00000130 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_7_BASE_0)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000130; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000130; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00130; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00130; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00130; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00130; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:12	DEV_TBL_7_BASE_LO. Read-write. Reset: 0_0000h. Specifies address bits 31:12 of the 4Kbyte-aligned base address of the specific segment of the first level device table.
11:9	Reserved.
8:0	DEV_TBL_7_SIZE. Read-write. Reset: 000h. This field contains 1 less than the length of the device table, in multiples of 4K bytes. A minimum size of 0 corresponds to a 4K byte device table and a maximum size of 1FFh corresponds to a 2M byte device table.

IOMMUMMIO[0...3]x00000134 (IOMMUMMIO::IOMMU_MMIO_DEVTBL_7_BASE_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000134; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000134; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00134; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00134; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00134; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00134; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:20	Reserved.
19:0	DEV_TBL_7_BASE_HI. Read-write. Reset: 0_0000h. Specifies address bits 51:32 of the 4Kbyte-aligned base address of the first level device table.

IOMMUMMIO[0...3]x00000138 (IOMMUMMIO::IOMMU_MMIO_DSFX)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000138; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000138; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00138; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00138; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00138; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00138; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:28	REVISION_MAJOR. Read-only. Reset: 0h. Specifies the major revision.
27:24	REVISION_MINOR. Read-only. Reset: 0h. Specifies the minor revision.
23:0	DSFXSup. Read-only. Reset: 00_0000h. Specifies to software which feature(bit n) is supported.

IOMMUMMIO[0...3]x00000140 (IOMMUMMIO::IOMMU_MMIO_DSCX)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000140; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000140; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00140; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00140; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00140; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00140; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:28	REVISION_MAJOR. Read-only. Reset: 0h. Specifies the major revision.
27:24	REVISION_MINOR. Read-only. Reset: 0h. Specifies the minor revision.
23:0	DSCX_CNTRL. Read-write. Reset: 00_0000h. Register bits to be used in Hardware as controls for features. If the corresponding DSFX support bit is low the register bit in DSCX_CNTRL should be read only.

IOMMUMMIO[0...3]x00000148 (IOMMUMMIO::IOMMU_MMIO_DSSX)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000148; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000148; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00148; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00148; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00148; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00148; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:28	REVISION_MAJOR. Read-only. Reset: 0h. Specifies the major revision.
27:24	REVISION_MINOR. Read-only. Reset: 0h. Specifies the minor revision.
23:0	DSSX_status. Write-1-to-clear. Reset: 00_0000h. Status bits used to report hardware status to software.

IOMMUMMIO[0...3]x00000150 (IOMMUMMIO::IOMMU_MMIO_CAP_MISC)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000150; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000150; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00150; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00150; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00150; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00150; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:27	IOMMU_MSI_NUM_PPR. Read-only. Reset: 00h. This field must indicate which MSI vector is used for the interrupt message generated by the IOMMU for the peripheral page service request log when IOMMUMMIO::IOMMU_MMIO_EFR_0[PPR_SUP] = 1. IOMMU_MSI_NUM_PPR must be 0 when PPR_SUP = 0. For MSI there can be only one IOMMU so this field must be 0. This interrupt is not remapped by the IOMMU.
26:5	Reserved.
4:0	IOMMU_MSI_NUM. Read-only. Reset: 00h. Indicates the MSI vector used for interrupt messages generated by the IOMMU

IOMMUMMIO[0...3]x00000154 (IOMMUMMIO::IOMMU_MMIO_CAP_MISC_1)

Read-only. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000154; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000154; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00154; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00154; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00154; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00154; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:5	Reserved.
4:0	IOMMU_MSI_NUM_GA. Read-only. Reset: 00h. This field must indicate which MSI vector is used for the interrupt message generated by the IOMMU.

IOMMUMMIO[0...3]x00000158 (IOMMUMMIO::IOMMU_MMIO_MSI_CAP)

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000158; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000158; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00158; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00158; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00158; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00158; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:24	Reserved.
23	MSI_64_EN. Read-only. Reset: Fixed,1. Set to indicate that a 64-bit MSI address is supported.
22:20	MSI_MULT_MESS_EN. Read-write. Reset: Cold,0h. Sets the number of MSI messages assigned to this function.
19:17	MSI_MULT_MESS_CAP. Read-only. Reset: 2h. Indicates the number of MSI messages requested by this function.
16	MSI_EN. Read-write. Reset: Cold,0. Enables MSI for this function and causes legacy interrupts to be disabled.
15:8	MSI_CAP_PTR. Read-only. Reset: Fixed,74h. Pointer to the next configuration space capability.
7:0	MSI_CAP_ID. Read-only. Reset: Fixed,05h. Indicates that this is the MSI capability.

IOMMUMMIO[0...3]x0000015C (IOMMUMMIO::IOMMU_MMIO_MSI_ADDR_LO)

Read-write. Reset: Cold,0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000015C; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000015C; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x0015C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x0015C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x0015C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x0015C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:2	MSI_ADDR_LO. Read-write. Reset: Cold,0000_0000h. This register sets address bits 31:2 used to issue MSI messages.
1:0	Reserved.

IOMMUMMIO[0...3]x00000160 (IOMMUMMIO::IOMMU_MMIO_MSI_ADDR_HI)

Read-write. Reset: Cold,0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000160; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000160; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00160; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00160; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00160; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00160; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:0	MSI_ADDR_HI. Read-write. Reset: Cold,0000_0000h. This register sets address bits 63:32 used to issue MSI messages.

IOMMUMMIO[0...3]x00000164 (IOMMUMMIO::IOMMU_MMIO_MSI_DATA)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000164; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000164; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00164; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00164; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00164; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00164; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	MSI_DATA . Read-write. Reset: Cold,0000h. This register sets the data issued with MSI messages.

IOMMUMMIO[0...3]x00000168 (IOMMUMMIO::IOMMU_MMIO_MSI_MAPPING_CAP)

Read-only. Reset: Fixed,A803_C808h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000168; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000168; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00168; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00168; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00168; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00168; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:27	MSI_MAP_CAP_TYPE . Read-only. Reset: Fixed,15h. Indicates the MSI Mapping Capability.
26:18	Reserved.
17	MSI_MAP_FIXD . Read-only. Reset: Fixed,1. Always set to 1 to indicate that this device only maps MSI interrupts with address 0xFEEX_XXXX onto HyperTransport(TM) interrupts and that the mapping range is not programmable
16	MSI_MAP_EN . Read-only. Reset: Fixed,1. Always set to 1 to indicate that the MSI Mapping Capability is always enabled
15:8	MSI_MAP_CAP_PTR . Read-only. Reset: Fixed,C8h. Points to the next capability list item.
7:0	MSI_MAP_CAP_ID . Read-only. Reset: Fixed,08h. Indicates a HyperTransport(TM) capability list item

IOMMUMMIO[0...3]x00000170 (IOMMUMMIO::IOMMU_MMIO_XTInt_LO)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000170; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000170; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00170; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00170; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00170; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00170; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:8	XTInt_DEST_LO . Read-write. Reset: 00_0000h. Destination Field bits [23:0] for IOMMU generated HT interrupt.
7:3	Reserved.
2	XTInt_DEST_MODE . Read-write. Reset: 0. Destination Mode (0=physical, 1=logical) for IOMMU generated HT interrupt.
1:0	Reserved.

IOMMUMMIO[0...3]x00000174 (IOMMUMMIO::IOMMU_MMIO_XTInt_HI)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000174; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000174; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00174; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00174; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00174; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00174; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:24	XTInt_DEST_HI . Read-write. Reset: 00h. Destination Field bits [31:24] for IOMMU generated interrupt.
23:9	Reserved.
8	XTInt_DLVR_MODE . Read-write. Reset: 0. Deliver Mode (0=Fixed, 1=Lowest Priority) for IOMMU generated interrupt.
7:0	XTInt_VECTOR . Read-write. Reset: 00h. Vector Field for IOMMU generated interrupt.

IOMMUMMIO[0...3]x00000178 (IOMMUMMIO::IOMMU_MMIO_XTIntPPR_LO)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000178; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000178; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00178; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00178; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00178; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00178; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:8	XTIntPPR_DEST_LO . Read-write. Reset: 00_0000h. Destination Field bits [23:0] for PPR IOMMU generated HT interrupt.
7:3	Reserved.
2	XTIntPPR_DEST_MODE . Read-write. Reset: 0. Destination Mode (0=physical, 1=logical) for PPR IOMMU generated HT interrupt.
1:0	Reserved.

IOMMUMMIO[0...3]x0000017C (IOMMUMMIO::IOMMU_MMIO_XTIntPPR_HI)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000017C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000017C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x0017C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x0017C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x0017C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x0017C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:24	XTIntPPR_DEST_HI . Read-write. Reset: 00h. Destination Field bits [31:24] for PPR IOMMU generated interrupt.
23:9	Reserved.
8	XTIntPPR_DLVR_MODE . Read-write. Reset: 0. Deliver Mode (0=Fixed, 1=Lowest Priority) for PPR IOMMU generated interrupt.
7:0	XTIntPPR_VECTOR . Read-write. Reset: 00h. Vector Field for PPR IOMMU generated interrupt.

IOMMUMMIO[0...3]x00000180 (IOMMUMMIO::IOMMU_MMIO_XTIntGA_LO)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000180; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000180; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00180; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00180; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00180; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00180; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:8	XTIntGA_DEST_LO. Read-write. Reset: 00_0000h. Destination Field bits [23:0] for Guest Avic IOMMU generated HT interrupt.
7:3	Reserved.
2	XTIntGA_DEST_MODE. Read-write. Reset: 0. Destination Mode (0=physical, 1=logical) for Guest Avic IOMMU generated HT interrupt.
1:0	Reserved.

IOMMUMMIO[0...3]x00000184 (IOMMUMMIO::IOMMU_MMIO_XTIntGA_HI)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000184; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000184; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00184; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00184; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00184; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00184; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:24	XTIntGA_DEST_HI. Read-write. Reset: 00h. Destination Field bits [31:24] for Guest Avic IOMMU generated interrupt.
23:9	Reserved.
8	XTIntGA_DLVR_MODE. Read-write. Reset: 0. Deliver Mode (0=Fixed, 1=Lowest Priority) for Guest Avic IOMMU generated interrupt.
7:0	XTIntGA_VECTOR. Read-write. Reset: 00h. Vector Field for IOMMU generated interrupt.

IOMMUMMIO[0...3]x00000190 (IOMMUMMIO::VIOMMU_MMIO_STATUS_0)

Read-only.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000190; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000190; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00190; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00190; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00190; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00190; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:2	Reserved.
1	vCmdRun. Read-only. Reset: 0. 1=vIOMMU Guest Commands processed normally. 0=IOMMU halts all fetching of vIOMMU Guest Commands from the Guest Command Buffers.
0	vIommuRun. Read-only. Reset: 0. 1=vIOMMU commands, event and ppr logs processed normally. 0=IOMMU halts all fetching of vIOMMU Guest Commands from the Guest Command Buffers, and halts logging of all guest event and PPR logs.

IOMMUMMIO[0...3]x00000198 (IOMMUMMIO::VIOMMU_MMIO_CNTRL_0)

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000198; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000198; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x00198; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x00198; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x00198; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x00198; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	MaxGuestID. Read-write. Reset: FFFFh. Specifies the maximum guest ID allocated in the system.

IOMMUMMIO[0...3]x000001A0 (IOMMUMMIO::IOMMU_MMIO_EFR_2)

Read-only. Reset: 0000_001Dh.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x000001A0; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x000001A0; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x001A0; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x001A0; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x001A0; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x001A0; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:8	Reserved.
7:5	SNPAVICSup. Read-only. Reset: 0h. 000b = No advanced interrupt features supported (interrupt remapping only) when the system is SNP-enabled. All other encodings reserved.
4	GAPPIDISup. Read-only. Reset: 1. 1 = HW supports masking Guest APIC Physical Processor Interrupt based on IRTE[GAPPIDIS] when Interrupt Virtualization is enabled.
3	GCR3TRPModeSup. Read-only. Reset: 1. 0x1=Hardware supports handli TRP of GCR3 in GPA space inside DTE.
2	PageMigrationSup. Read-only. Reset: 1. Description: 0x0=Hardware support Hypervisor Page Migration. 0x1 = Hardware support Hypervisor Page Migration.
1	Reserved.
0	CXLIO_SUP. Read-only. Reset: 1. Description: 1=Hardware supports Memory Type indication on ATS completion for CXL™ Device. 0=Hardware does not support Memory Type indication on ATS completion for CXL™ Device.

IOMMUMMIO[0...3]x00000230 (IOMMUMMIO::IOMMU_MARC_BASE_LO_2)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00000230; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00000230; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x00230; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x00230; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x00230; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x00230; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:12	MARCBASEADDR_L_2. Read-write. Reset: 0_0000h. MARC aperture base address. Specifies bits [31:12] of the 4 Kbyte aligned base address of a MARC memory aperture in the devie's address space.
11:0	Reserved.

IOMMUMMIO[0...3]x00002000 (IOMMUMMIO::IOMMU_MMIO_CMD_BUF_HDPTR_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002000; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002000; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x02000; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x02000; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x02000; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x02000; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:19 Reserved.

18:4 **CMD_HDPTR**. Read-write. Reset: 0000h. Specifies the 128-bit aligned offset from the command buffer base address register of the next command to be fetched by the IOMMU. The IOMMU increments this register, rolling over to zero at the end of the buffer, after fetching and validating the command in the command buffer. After incrementing this register, the IOMMU cannot re-fetch the command from the buffer. If this register is written to by software while CmdBufRun=1b, the IOMMU behavior is undefined. If this register is set by software to a value outside the length specified by IOMMUMMIO::IOMMU_MMIO_CMD_BASE_1[COM_LEN], the IOMMU behavior is undefined.

3:0 Reserved.

IOMMUMMIO[0...3]x00002004 (IOMMUMMIO::IOMMU_MMIO_CMD_BUF_HDPTR_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002004; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002004; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x02004; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x02004; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x02004; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x02004; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:0 Reserved.

IOMMUMMIO[0...3]x00002008 (IOMMUMMIO::IOMMU_MMIO_CMD_BUF_TAILPTR_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002008; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002008; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x02008; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x02008; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x02008; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x02008; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	

Bits	Description
31:19	Reserved.
18:4	CMD_TAILPTR. Read-write. Reset: 0000h. Specifies the 128-bit aligned offset from the command buffer base address register of the next command to be written by the software. Software must increment this field, rolling over to zero at the end of the buffer, after writing a command to the command buffer. If software advances the tail pointer equal to or beyond the head pointer after adding one or more commands to the buffer, the IOMMU behavior is undefined. If software sets the command buffer tail pointer to an offset beyond the length of the command buffer, the IOMMU behavior is undefined.
3:0	Reserved.

IOMMUMMIO[0...3]x0000200C (IOMMUMMIO::IOMMU_MMIO_CMD_BUF_TAILPTR_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000200C; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000200C; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x0200C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x0200C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x0200C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x0200C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00002010 (IOMMUMMIO::IOMMU_MMIO_EVENT_BUF_HDPTR_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002010; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002010; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x02010; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x02010; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x02010; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x02010; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	

Bits	Description
31:19	Reserved.
18:4	EVENT_HDPTR. Read-write. Reset: 0000h. Specifies the 128 bit aligned offset from the event log base address register that is read next by software. Software must increment this field, rolling over at the end of the buffer, after reading an event from the event log. If software advances the head pointer beyond the tail pointer, the IOMMU behavior is undefined. If software sets the event log head pointer to an offset beyond the length of the event log, the IOMMU behavior is undefined.
3:0	Reserved.

IOMMUMMIO[0...3]x00002014 (IOMMUMMIO::IOMMU_MMIO_EVENT_BUF_HDPTR_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002014; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002014; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02014; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02014; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02014; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02014; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00002018 (IOMMUMMIO::IOMMU_MMIO_EVENT_BUF_TAILPTR_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002018; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002018; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02018; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02018; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02018; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02018; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:19	Reserved.
18:4	EVENT_TAILPTR. Read-write. Reset: 0000h. Specifies the 128-bit aligned offset from the event log base address register that is written next by the IOMMU when an event is detected. The IOMMU increments this register, rolling over at the end of the buffer, after writing an event to the event log. If this register is written while EventLogRun=1, the IOMMU behavior is undefined. If this register is set by software to a value outside the length specified by IOMMUMMIO::IOMMU_MMIO_EVENT_BASE_1[EVENT_LEN], the IOMMU behavior is undefined.
3:0	Reserved.

IOMMUMMIO[0...3]x0000201C (IOMMUMMIO::IOMMU_MMIO_EVENT_BUF_TAILPTR_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000201C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000201C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x0201C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x0201C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x0201C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x0201C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00002020 (IOMMUMMIO::IOMMU_MMIO_STATUS_0)

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002020; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002020; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x02020; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x02020; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x02020; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x02020; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:19	Reserved.
18	PPR_OVERFLOW_EARLY. Write-1-to-clear. Reset: Cold,0. 1=IOMMU event log A has reached early overflow threshold. This bit is set when the respected PPR log has reached the programmable threshold and when Overflow_early_en=1. When Auto_resp_en=1, hardware generates auto responses for the last PPR request and let Stop marker PPR msg through the log.
17	PPR_B_OVERFLOW_EARLY. Write-1-to-clear. Reset: Cold,0. 1=IOMMU event log B has reached early overflow threshold. This bit is set when the respected PPR log has reached the programmable threshold and when Overflow_early_en=1. When Auto_resp_en=1, hardware will generates auto responses for the last PPR request and let Stop marker PPR msg through the log.
16	EVENT_BUF_ACTIVE. Read-only. Reset: 0. 0=EVENT default Buf being used by hardware, 1=EVENT Buf B being used by hardware.
15	EVENT_B_OVERFLOW. Write-1-to-clear. Reset: Cold,0. Description: 1=IOMMU event log B overflow has occurred. This bit is set when a new event is to be written to the event log and there is no usable entry in the event log, causing the new event information to be discarded. An interrupt is generated when EventOverflow=1b and IOMMUMMIO::IOMMU_MMIO_CNTRL_0[EVENT_INT_EN]=1b. No new event log entries are written while this bit is set.
14:13	Reserved.
12	PPR_BUF_ACTIVE. Read-only. Reset: 0. 0=PPR default Buf being used by hardware, 1=PPR Buf B being used by hardware.
11	PPR_B_OVERFLOW. Write-1-to-clear. Reset: Cold,0. Description: 1=IOMMU PPR log B overflow has occurred. This bit is set when a new peripheral page service request is to be written to the PPR log and there is no usable entry in the PPR log, causing the new information to be discarded. 0=There is no IOMMU PPR log overflow. An interrupt is generated when PPR_OVERFLOW=1b and [MMIO Offset 0018h[PPR_INT_EN]]=1b. No new PPR log entries are written while this bit is set.
10	GA_INT. Write-1-to-clear. Reset: Cold,0. Description: 1=GA request entry written to the GA log by the IOMMU. 0=No GA entry written to the GA log by the IOMMU. An interrupt is generated when GA_INT=1b and [MMIO Offset 0018h[GA_INT_EN]]=1b.
9	GA_OVERFLOW. Write-1-to-clear. Reset: Cold,0. Description: 1=IOMMU GA log overflow has occurred. This bit is set when a new peripheral page service request is to be written to the GA log and there is no usable entry in the GA log, causing the new information to be discarded. 0=There is no IOMMU GA log overflow. An interrupt is generated when GA_OVERFLOW=1b and [MMIO Offset 0018h[GA_INT_EN]]=1b. No new GA log entries are written while this bit is set.
8	GA_RUN. Read-only. Reset: 0.

	Description: 1=GA requests are logged as they occur. 0=GA requests are discarded without logging. When GA_OVERFLOW=1b, the IOMMU does not write new GA log entries even when GA_RUN=1b. When halted, GA request logging is restarted by using IOMMUMMIO::IOMMU_MMIO_CNTRL_0[GA_LOG_EN].
7	PPR_RUN. Read-only. Reset: 0. Description: 1=PPR requests are logged as they occur. 0=PPR requests are discarded without logging. When PPR_OVERFLOW=1b, the IOMMU does not write new PPR log entries even when PPR_RUN=1b. When halted, PPR request logging is restarted by using IOMMUMMIO::IOMMU_MMIO_CNTRL_0[PPR_LOG_EN].
6	PPR_INT. Write-1-to-clear. Reset: Cold,0. Description: 1=PPR request entry written to the PPR log by the IOMMU. 0=No PPR entry written to the PPR log by the IOMMU. An interrupt is generated when PPR_INT=1b and IOMMUMMIO::IOMMU_MMIO_CNTRL_0[PPR_INT_EN]=1b.
5	PPR_OVERFLOW. Write-1-to-clear. Reset: Cold,0. Description: 1=IOMMU PPR log overflow has occurred. This bit is set when a new peripheral page service request is to be written to the PPR log and there is no usable entry in the PPR log, causing the new information to be discarded. 0=There is no IOMMU PPR log overflow. An interrupt is generated when PPR_OVERFLOW=1b and [MMIO Offset 0018h[PPR_INT_EN]]=1b. No new PPR log entries are written while this bit is set.
4	CMD_BUFRUN. Read-only. Reset: 0. Description: 1=commands may be fetched from the command buffer. 0=IOMMU has stopped fetching new commands. The IOMMU freezes command processing after COMMAND_HARDWARE_ERROR or ILLEGAL_COMMAND_ERROR errors. When frozen, command fetching is restarted by using IOMMUMMIO::IOMMU_MMIO_CNTRL_0[CMD_BUF_EN].
3	EVENT_LOGRUN. Read-only. Reset: 0. Description: 1=events are logged as they occur. 0=event reports are discarded without logging. When EventOverflow=1b, the IOMMU does not write new event log entries even when EventLogRun=1b. When halted, event logging is restarted by using MMIO Offset 0018h[EventLogEn].
2	COMWAIT_INT. Write-1-to-clear. Reset: Cold,0. Description: 1=COMPLETION_WAIT command completed. This bit is only set if the i bit is set in the COMPLETION_WAIT command. An interrupt is generated when ComWaitInt=1b and MMIO Offset 0018h[ComWaitIntEn]=1b.
1	EVENT_LOGINT. Write-1-to-clear. Reset: Cold,0. Description: 1=Event entry written to the event log by the IOMMU. 0=No event entry written to the event log by the IOMMU. An interrupt is generated when EventLogInt=1b and IOMMUMMIO::IOMMU_MMIO_CNTRL_0[EVENT_INT_EN]=1b.
0	EVENT_OVERFLOW. Write-1-to-clear. Reset: Cold,0. Description: 1=IOMMU event log overflow has occurred. This bit is set when a new event is to be written to the event log and there is no usable entry in the event log, causing the new event information to be discarded. An interrupt is generated when EventOverflow=1b and IOMMUMMIO::IOMMU_MMIO_CNTRL_0[EVENT_INT_EN]=1b. No new event log entries are written while this bit is set.

IOMMUMMIO[0...3]x00002024 (IOMMUMMIO::IOMMU_MMIO_STATUS_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002024; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002024; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02024; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02024; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02024; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02024; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:0 Reserved.

IOMMUMMIO[0...3]x00002030 (IOMMUMMIO::IOMMU_MMIO_PPR_BUF_HDPTR_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002030; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002030; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02030; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02030; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02030; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02030; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:19 Reserved.

18:4 **PPR_HDPTR.** Read-write. Reset: 0000h. Specifies the 128-bit aligned offset from the PPR log base address register that is read next by software. Software must increment this field, rolling over at the end of the buffer, after reading a PPR request entry from the PPR event log. If software advances the head pointer beyond the tail pointer, the IOMMU behavior is undefined. If software sets the PPR log head pointer to an offset beyond the length of the PPR log, the IOMMU behavior is undefined.

3:0 Reserved.

IOMMUMMIO[0...3]x00002034 (IOMMUMMIO::IOMMU_MMIO_PPR_BUF_HDPTR_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002034; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002034; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02034; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02034; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02034; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02034; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:0 Reserved.

IOMMUMMIO[0...3]x00002038 (IOMMUMMIO::IOMMU_MMIO_PPR_BUF_TAILPTR_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002038; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002038; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02038; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02038; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02038; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02038; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:19	Reserved.
18:4	PPR_TAILPTR. Read-write. Reset: 0000h. Specifies the 128-bit aligned offset from the PPR log base address register that is written next by the IOMMU when a PPR request is detected. The IOMMU increments this register, rolling over at the end of the buffer, after writing a PPR request to the PPR log. If this register is written while PPR_RUN=1, the IOMMU behavior is undefined. If software sets the PPR log tail pointer to an offset beyond the length of the PPR log, defined by [MMIO Offset 0038h[PPR_LEN]], the IOMMU behavior is undefined.
3:0	Reserved.

IOMMUMMIO[0...3]x0000203C (IOMMUMMIO::IOMMU_MMIO_PPR_BUF_TAILPTR_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000203C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000203C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x0203C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x0203C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x0203C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x0203C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00002040 (IOMMUMMIO::IOMMU_MMIO_GA_BUF_HDPTR_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002040; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002040; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02040; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02040; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02040; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02040; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:3	GA_HDPTR. Read-write. Reset: 0000h. Specifies the 128-bit aligned offset from the GA log base address register that is read next by software. Software must increment this field, rolling over at the end of the buffer, after reading a GA request entry from the GA event log. If software advances the head pointer beyond the tail pointer, the IOMMU behavior is undefined. If software sets the GA log head pointer to an offset beyond the length of the GA log, the IOMMU behavior is undefined.
2:0	Reserved.

IOMMUMMIO[0...3]x00002044 (IOMMUMMIO::IOMMU_MMIO_GA_BUF_HDPTR_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002044; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002044; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02044; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02044; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02044; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02044; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

IOMMUMMIO[0...3]x00002048 (IOMMUMMIO::IOMMU_MMIO_GA_BUF_TAILPTR_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002048; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002048; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02048; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02048; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02048; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02048; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
------	-------------

31:16	Reserved.
-------	-----------

15:3	GA_TAILPTR. Read-write. Reset: 0000h. Guest virtual APIC log tail pointer. Specifies the 8-byte aligned offset from the Guest Virtual APIC Log Base Address Register that is written next by the IOMMU when an undelivered virtual interrupt request needs to be entered into the log. The IOMMU increments this register, rolling over at the end of the buffer, after writing an entry into the log.
------	---

2:0	Reserved.
-----	-----------

IOMMUMMIO[0...3]x0000204C (IOMMUMMIO::IOMMU_MMIO_GA_BUF_TAILPTR_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000204C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000204C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x0204C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x0204C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x0204C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x0204C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

IOMMUMMIO[0...3]x00002050 (IOMMUMMIO::IOMMU_MMIO_PPR_B_BUF_HDPTR_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002050; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002050; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02050; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02050; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02050; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02050; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:19	Reserved.
18:4	PPR_B_HDPTR. Read-write. Reset: 0000h. Specifies the 128-bit aligned offset from the PPR log base address register that is read next by software. Software must increment this field, rolling over at the end of the buffer, after reading a PPR request entry from the PPR event log. If software advances the head pointer beyond the tail pointer, the IOMMU behavior is undefined. If software sets the PPR log head pointer to an offset beyond the length of the PPR log, the IOMMU behavior is undefined.
3:0	Reserved.

IOMMUMMIO[0...3]x00002054 (IOMMUMMIO::IOMMU_MMIO_PPR_B_BUF_HDPTR_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002054; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002054; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02054; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02054; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02054; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02054; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00002058 (IOMMUMMIO::IOMMU_MMIO_PPR_B_BUF_TAILPTR_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002058; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002058; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02058; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02058; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02058; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02058; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:19	Reserved.
18:4	PPR_B_TAILPTR. Read-write. Reset: 0000h. Specifies the 128-bit aligned offset from the PPR log base address register that is written next by the IOMMU when a PPR request is detected. The IOMMU increments this register, rolling over at the end of the buffer, after writing a PPR request to the PPR log. If this register is written while PPR_RUN=1, the IOMMU behavior is undefined. If software sets the PPR log tail pointer to an offset beyond the length of the PPR log, defined by IOMMUMMIO::IOMMU_MMIO_PPR_BASE_1[PPR_LEN], the IOMMU behavior is undefined.
3:0	Reserved.

IOMMUMMIO[0...3]x0000205C (IOMMUMMIO::IOMMU_MMIO_PPR_B_BUF_TAILPTR_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000205C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000205C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x0205C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x0205C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x0205C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x0205C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00002070 (IOMMUMMIO::IOMMU_MMIO_EVENT_B_BUF_HDPTR_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002070; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002070; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02070; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02070; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02070; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02070; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:19	Reserved.
18:4	EVENT_B_HDPTR. Read-write. Reset: 0000h. Specifies the 128 bit aligned offset from the event log B base address register that is read next by software. Software must increment this field, rolling over at the end of the buffer, after reading an event from the event log. If software advances the head pointer beyond the tail pointer, the IOMMU behavior is undefined. If software sets the event log head pointer to an offset beyond the length of the event log, the IOMMU behavior is undefined.
3:0	Reserved.

IOMMUMMIO[0...3]x00002074 (IOMMUMMIO::IOMMU_MMIO_EVENT_B_BUF_HDPTR_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002074; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002074; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x02074; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x02074; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x02074; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x02074; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00002078 (IOMMUMMIO::IOMMU_MMIO_EVENT_B_BUF_TAILPTR_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002078; IOMMUMMIO[1:0]=02[5:4]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002078; IOMMUMMIO[3:2]=02[7:6]0_0000h
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x02078; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x02078; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x02078; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x02078; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:19	Reserved.
18:4	EVENT_B_TAILPTR. Read-write. Reset: 0000h. Specifies the 128-bit aligned offset from the event log B base address register that is written next by the IOMMU when an event is detected. The IOMMU increments this register, rolling over at the end of the buffer, after writing an event to the event log. If this register is written while EventLogRun=1, the IOMMU behavior is undefined. If this register is set by software to a value outside the length specified by IOMMUMMIO::IOMMU_MMIO_EVENT_BASE_1[EVENT_LEN], the IOMMU behavior is undefined.
3:0	Reserved.

IOMMUMMIO[0...3]x0000207C (IOMMUMMIO::IOMMU_MMIO_EVENT_B_BUF_TAILPTR_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000207C; IOMMUMMIO[1:0]=02[5:4]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000207C; IOMMUMMIO[3:2]=02[7:6]0_0000h
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x0207C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x0207C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x0207C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x0207C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00002080 (IOMMUMMIO::IOMMU_MMIO_PPR_AUTORESP_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002080; IOMMUMMIO[1:0]=02[5:4]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002080; IOMMUMMIO[3:2]=02[7:6]0_0000h
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x02080; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x02080; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x02080; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x02080; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:5	Reserved.
4	PPR_Auto_resp_mask_gn. Read-write. Reset: 0. 1=Mask GN bit and PASID to '0' for Auto Resp, or else return fields from PPR request.
3:0	PPR_Auto_resp_code. Read-write. Reset: 0h. Description: Programmable PPR code for Auto Resp, 0x0 - SUCCESSFUL on Default.

IOMMUMMIO[0...3]x00002088 (IOMMUMMIO::IOMMU_MMIO_PPR_OVERFLOW_EARLY_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002088; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002088; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x02088; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x02088; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x02088; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x02088; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	PPR_Overflow_early_en. Read-write. Reset: 0. Enable PPR early overflow mechanism in hardware.
30	PPR_Overflow_early_int_en. Read-write. Reset: 0. Enable PPR early overflow interrupt.
29:15	Reserved.
14:0	PPR_Overflow_early_threshold. Read-write. Reset: 0000h. Number of entries prior to overflow that hardware should signal early overflow.

IOMMUMMIO[0...3]x00002090 (IOMMUMMIO::IOMMU_MMIO_PPR_B_OVERFLOW_EARLY_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00002090; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00002090; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x02090; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x02090; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x02090; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x02090; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	PPR_B_Overflow_early_en. Read-write. Reset: 0. Enable PPR early overflow mechanism in hardware.
30	PPR_B_Overflow_early_int_en. Read-write. Reset: 0. Enable PPR early overflow interrupt.
29:15	Reserved.
14:0	PPR_B_Overflow_early_threshold. Read-write. Reset: 0000h. Number of entries prior to overflow that hardware should signal early overflow.

IOMMUMMIO[0...3]x00004000 (IOMMUMMIO::IOMMU_MMIO_COUNTER_CONFIG_0)

Read-only. Reset: Fixed,0000_2200h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00004000; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00004000; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x04000; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x04000; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x04000; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x04000; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:18	Reserved.
17:12	N_COUNTER_BANKS. Read-only. Reset: Fixed,02h. Description: The number of counter banks supported by the IOMMU. Each bank contains two or more counter and control registers as specified by NCounter. For each counter bank, a corresponding control bit is in IOMMU Counter PASID Bank-Lock Register IOMMUMMIO::IOMMU_MMIO_COUNTER_PASID_BANK_LOCK_0, IOMMU Counter Domain Bank-Lock Register IOMMUMMIO::IOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_0 and IOMMU Counter DeviceID Bank-Lock Register [MMIO Offset 4018h]. Each supported event counter bank is in a distinct, consecutive 4K byte page. The limit of 63 counter banks is architectural and an implementation may set a lower value. 0=No event counter banks supported. 1-63=The number of event counter banks supported. Note: IOMMU event counter banks are numbered starting with 0.
11	Reserved.
10:7	N_COUNTER. Read-only. Reset: Fixed,4h. Description: Reports the number of individual counters in each IOMMU counter bank. Each counter bank contains the same number of counters. 0=No counters supported. 1=Reserved 2-15=number of counters in each counter bank.
6:0	Reserved.

IOMMUMMIO[0...3]x00004004 (IOMMUMMIO::IOMMU_MMIO_COUNTER_CONFIG_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00004004; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00004004; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x04004; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x04004; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x04004; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x04004; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00004008 (IOMMUMMIO::IOMMU_MMIO_COUNTER_PASID_BANK_LOCK_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00004008; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00004008; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x04008; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x04008; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x04008; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x04008; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description**31:0 PASID_LOCK_LO.** Read-write. Reset: 0000_0000h.

Description: PASID lock enable. 0=Corresponding counter bank of PASID-match registers is unlocked. 1=locked (writes are ignored). For each bit in PASID_LOCK_LO, the corresponding PASID-match registers in an IOMMU counter bank may be changed. See IOMMU PASID Match Register [[MMIO](#) Offset [40-7F][0-F]10h]. Bit positions above the value reported in MMIO Offset

IOMMUMMIO::IOMMU_MMIO_COUNTER_CONFIG_0[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with zero; 4000h[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with zero; PASID_LOCK_LO[0] controls bank 0, etc.

Software note: this register should be managed by trusted software.

IOMMUMMIO[0...3]x0000400C (IOMMUMMIO::IOMMU_MMIO_COUNTER_PASID_BANK_LOCK_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000400C; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000400C; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x0400C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x0400C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x0400C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x0400C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description**31:0 PASID_LOCK_HI.** Read-write. Reset: 0000_0000h.

Description: PASID lock enable. 0=Corresponding counter bank of PASID-match registers is unlocked. 1=locked (writes are ignored). For each bit in PASID_LOCK_HI, the corresponding PASID-match registers in an IOMMU counter bank may be changed. See IOMMU PASID Match Register [[MMIO](#) Offset [40-7F][0-F]10h]. Bit positions above the value reported in

IOMMUMMIO::IOMMU_MMIO_COUNTER_CONFIG_0[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with 32; 4000h[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with 32; PASID_LOCK_HI[0] controls bank 32, etc.

Software note: this register should be managed by trusted software.

IOMMUMMIO[0...3]x00004010 (IOMMUMMIO::IOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00004010; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00004010; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x04010; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x04010; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x04010; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x04010; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	DOMAIN_LOCK_LO. Read-write. Reset: 0000_0000h. Description: Domain lock enable. 0=Corresponding counter bank of Domain-match registers is unlocked. 1=locked (writes are ignored). For each bit in DOMAIN_LOCK_LO, the corresponding Domain-match registers in an IOMMU counter bank may be changed. See IOMMU Domain Match Register [MMIO Offset [40-7F][0-F]18h]. Bit positions above the value reported in IOMMUMMIO::IOMMU_MMIO_COUNTER_CONFIG_0[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with zero; IOMMUMMIO::IOMMU_MMIO_COUNTER_CONFIG_0[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with zero; DOMAIN_LOCK_LO[0] controls bank 0, etc. Software note: this register should be managed by trusted software.

IOMMUMMIO[0...3]x00004014 (IOMMUMMIO::IOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00004014; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00004014; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x04014; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x04014; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x04014; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x04014; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	DOMAIN_LOCK_HI. Read-write. Reset: 0000_0000h. Description: Domain lock enable. 0=Corresponding counter bank of Domain-match registers is unlocked. 1=locked (writes are ignored). For each bit in DOMAIN_LOCK_HI, the corresponding Domain-match registers in an IOMMU counter bank may be changed. See IOMMU Domain Match Register [MMIO Offset [40-7F][0-F]18h]. Bit positions above the value reported in IOMMUMMIO::IOMMU_MMIO_COUNTER_CONFIG_0[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with 32; IOMMUMMIO::IOMMU_MMIO_COUNTER_CONFIG_0[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with 32; DOMAIN_LOCK_HI[0] controls bank 32, etc. Software note: this register should be managed by trusted software.

IOMMUMMIO[0...3]x00004018 (IOMMUMMIO::IOMMU_MMIO_COUNTER_DEVID_BANK_LOCK_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00004018; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00004018; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x04018; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x04018; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x04018; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x04018; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}

Bits	Description
31:0	DEVID_LOCK_LO. Read-write. Reset: 0000_0000h. Description: DeviceID lock enable. 0=Corresponding counter bank of DeviceID-match registers is unlocked. 1=locked (writes are ignored). For each bit in DEVID_LOCK_LO, the corresponding DeviceID-match registers in an IOMMU counter bank may be changed. See IOMMU DeviceID Match Register [MMIO Offset [40-7F][0-F]20h]. Bit positions above the value reported in IOMMUMMIO::IOMMU_MMIO_COUNTER_CONFIG_0[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with zero; IOMMUMMIO::IOMMU_MMIO_COUNTER_CONFIG_0[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with zero; DEVID_LOCK_LO[0] controls bank 0, etc. Software note: this register should be managed by trusted software.

IOMMUMMIO[0...3]x0000401C (IOMMUMMIO::IOMMU_MMIO_COUNTER_DEVID_BANK_LOCK_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0000401C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0000401C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x0401C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x0401C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x0401C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x0401C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}

Bits	Description
31:0	DEVID_LOCK_HI. Read-write. Reset: 0000_0000h. Description: DeviceID lock enable. 0=Corresponding counter bank of DeviceID-match registers is unlocked. 1=locked (writes are ignored). For each bit in DEVID_LOCK_HI, the corresponding DeviceID-match registers in an IOMMU counter bank may be changed. See IOMMU Domain Match Register [MMIO Offset [40-7F][0-F]20h]. Bit positions above the value reported in IOMMUMMIO::IOMMU_MMIO_COUNTER_CONFIG_0[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with 32; IOMMUMMIO::IOMMU_MMIO_COUNTER_CONFIG_0[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with 32; DEVID_LOCK_HI[0] controls bank 32, etc. Software note: this register should be managed by trusted software.

IOMMUMMIO[0...3]x00004020 (IOMMUMMIO::IOMMU_MMIO_COUNTER_HVGUEST_BANK_LOCK_0)

Read-write. Reset: 0000_0000h.

_johub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00004020; IO MMUMMIO[1:0]=02[5:4]0_0000h
_johub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00004020; IO MMUMMIO[3:2]=02[7:6]0_0000h
_johub0_nbio0_aliasHOST; IO MMUMMIO0x04020; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_johub1_nbio0_aliasHOST; IO MMUMMIO1x04020; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_johub0_nbio1_aliasHOST; IO MMUMMIO2x04020; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_johub1_nbio1_aliasHOST; IO MMUMMIO3x04020; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	HVGUEST_LOCK_LO. Read-write. Reset: 0000_0000h. Description: Hypervisor or Guest indicator. 0=Corresponding counter bank is locked by HV. 1=Corresponding counter bank is locked by Guest. Bit positions above the value reported in MMIO Offset 4000h[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with zero; 4000h[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with zero; HVGUEST_LOCK_LO[0] controls bank 0, etc. Software note: this register should be managed by trusted software.

IOMMUMMIO[0...3]x00004024 (IOMMUMMIO::IOMMU_MMIO_COUNTER_HVGUEST_BANK_LOCK_1)

Read-write. Reset: 0000_0000h.

_johub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00004024; IO MMUMMIO[1:0]=02[5:4]0_0000h
_johub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00004024; IO MMUMMIO[3:2]=02[7:6]0_0000h
_johub0_nbio0_aliasHOST; IO MMUMMIO0x04024; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_johub1_nbio0_aliasHOST; IO MMUMMIO1x04024; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_johub0_nbio1_aliasHOST; IO MMUMMIO2x04024; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_johub1_nbio1_aliasHOST; IO MMUMMIO3x04024; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	HVGUEST_LOCK_HI. Read-write. Reset: 0000_0000h. Description: Hypervisor or Guest indicator. 0=Corresponding counter bank is locked by HV. 1=Corresponding counter bank is locked by Guest. Bit positions above the value reported in MMIO Offset 4000h[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with 32; 4000h[N_COUNTER_BANKS] are ignored when written and return zero when read. The counter banks are numbered starting with 32; HVGUEST_LOCK_HI[0] controls bank 0, etc. Software note: this register should be managed by trusted software.

IOMMUMMIO[0...3]x00040000 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_0_CNT_0_0)

Read-write. Reset: 0000_0000h.

_johub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00040000; IO MMUMMIO[1:0]=02[5:4]0_0000h
_johub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00040000; IO MMUMMIO[3:2]=02[7:6]0_0000h
_johub0_nbio0_aliasHOST; IO MMUMMIO0x40000; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_johub1_nbio0_aliasHOST; IO MMUMMIO1x40000; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_johub0_nbio1_aliasHOST; IO MMUMMIO2x40000; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_johub1_nbio1_aliasHOST; IO MMUMMIO3x40000; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	ICOUNTER_0_0_LO. Read-write. Reset: 0000_0000h. Reports the counter value (bits 31:0). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00040004 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_0_CNT_0_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040004; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040004; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x40004; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x40004; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x40004; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x40004; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	ICOUNTER_0_0_HI . Read-write. Reset: 0000h. Reports the counter value (bits 47:32). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00040008 (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_0_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040008; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040008; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x40008; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x40008; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x40008; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x40008; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	CAC_0_0 . Read-write. Reset: 0. Description: Counter source architectural or custom. 0=architectural counter input group. 1=custom input group.
30	COUNT_UNITS_0_0 . Read-write. Reset: 0. Count Units. 0=Counter counts events (level). 1=Counter counts clocks (edges).
29:8	Reserved.
7:0	CSOURCE_0_0 . Read-write. Reset: 00h. Counter source. Selects event counter input from the choices provided.

IOMMUMMIO[0...3]x0004000C (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_0_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004000C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004000C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x4000C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x4000C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x4000C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x4000C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00040010 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_0_CNT_0_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040010; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040010; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40010; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40010; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40010; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40010; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	PASMEN_0_0. Read-write. Reset: Cold,0. PASID Match enable. 0=PASID is ignored. 1=Filtered PASID must match to count an event. An event with no PASID tag is only counted when PASMEN=0.
30:16	Reserved.
15:0	PASID_MATCH_0_0. Read-write. Reset: Cold,0000h. PASID Match. This value is compared with the masked (filtered) value of the incoming PASID of the transaction to decide to count the corresponding event. The event is counted if PASID_MATCH is exactly equal to the masked incoming PASID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00040014 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_0_CNT_0_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040014; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040014; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40014; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40014; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40014; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40014; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	PASID_MASK_0_0. Read-write. Reset: Cold,0000h. Description: PASID Mask. This bit-mask is ANDed with the PASID of the transaction to decide to count the corresponding event. 0=count events for all values of incoming PASID. 0001h-FFFFh= bit-wise mask ANDed with incoming PASID.

IOMMUMMIO[0...3]x00040018 (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_0_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040018; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040018; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40018; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40018; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40018; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40018; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	DOMMEN_0_0. Read-write. Reset: Cold,0. Domain Match enable. 0=Domain is ignored. 1=Filtered Domain must match to count an event.
30:16	Reserved.
15:0	DOMAIN_MATCH_0_0. Read-write. Reset: Cold,0000h. Domain Match. This value is compared with the masked (filtered) value of the incoming Domain of the transaction to decide to count the corresponding event. The event is counted if DOMAIN_MATCH is exactly equal to the masked incoming Domain; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x0004001C (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_0_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004001C; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004001C; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4001C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4001C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4001C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4001C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	DOMAIN_MASK_0_0. Read-write. Reset: Cold,0000h. Description: Domain Mask. This bit-mask is ANDed with the Domain of the transaction to decide to count the corresponding event. 0=count events for all values of incoming Domain. 0001h-FFFFh= bit-wise mask ANDed with incoming Domain.

IOMMUMMIO[0...3]x00040020 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_0_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00040020; IO MMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00040020; IO MMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x40020; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x40020; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x40020; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x40020; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	

Bits	Description
31	DIDMEN_0_0. Read-write. Reset: Cold,0. DeviceID Match enable. 0=DeviceID is ignored. 1=Filtered DeviceID must match to count an event.
30:16	Reserved.
15:0	DEVICEID_MATCH_0_0. Read-write. Reset: Cold,0000h. DeviceID Match. This value is compared with the masked (filtered) value of the incoming DeviceID of the transaction to decide to count the corresponding event. The event is counted if DEVICEID_MATCH is exactly equal to the masked incoming DeviceID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00040024 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_0_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00040024; IO MMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00040024; IO MMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x40024; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x40024; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x40024; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x40024; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	

Bits	Description
31:16	Reserved.
15:0	DEVICEID_MASK_0_0. Read-write. Reset: Cold,0000h. Description: DeviceID Mask. This bit-mask is ANDed with the DeviceID of the transaction to decide to count the corresponding event. 0=count events for all values of incoming DeviceID. 0001h-FFFFh= bit-wise mask ANDed with incoming DeviceID.

IOMMUMMIO[0...3]x00040028 (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_0_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00040028; IO MMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00040028; IO MMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x40028; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x40028; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x40028; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x40028; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	

Bits	Description
31:0	EVENT_NOTE_0_0_LO. Read-write. Reset: 0000_0000h. Event Note (bits 31:0). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x0004002C (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_0_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004002C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004002C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x4002C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x4002C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x4002C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x4002C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	CERE_0_0. Read-write. Reset: 0. Description: Counter Event Report Enable. 0=no event report when counter wraps to zero. 1=IOMMU writes an EVENT_COUNTER_ZERO event log entry when the counter wraps to zero. The counter-wrap event is treated like any other event. Software note: the counter-wrap event is delivered promptly but there is no defined latency expectation.
30:20	Reserved.
19:0	EVENT_NOTE_0_0_HI. Read-write. Reset: 0_0000h. Event Note (bits 51:32). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x00040100 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_0_CNT_1_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040100; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040100; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x40100; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x40100; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x40100; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x40100; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	ICOUNTER_0_1_LO. Read-write. Reset: 0000_0000h. Reports the counter value (bits 31:0). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00040104 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_0_CNT_1_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040104; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040104; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x40104; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x40104; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x40104; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x40104; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	ICOUNTER_0_1_HI. Read-write. Reset: 0000h. Reports the counter value (bits 47:32). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00040108 (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_1_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00040108; IO MMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00040108; IO MMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IO MMUMMIO0x40108; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IO MMUMMIO1x40108; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IO MMUMMIO2x40108; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IO MMUMMIO3x40108; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}

Bits	Description
31	CAC_0_1. Read-write. Reset: 0. Description: Counter source architectural or custom. 0=architectural counter input group. 1=custom input group.
30	COUNT_UNITS_0_1. Read-write. Reset: 0. Count Units. 0=Counter counts events (level). 1=Counter counts clocks (edges).
29:8	Reserved.
7:0	CSOURCE_0_1. Read-write. Reset: 00h. Counter source. Selects event counter input from the choices provided.

IOMMUMMIO[0...3]x0004010C (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_1_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x0004010C; IO MMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x0004010C; IO MMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IO MMUMMIO0x4010C; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IO MMUMMIO1x4010C; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IO MMUMMIO2x4010C; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IO MMUMMIO3x4010C; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00040110 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_0_CNT_1_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00040110; IO MMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00040110; IO MMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IO MMUMMIO0x40110; IO MMUMMIO0={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IO MMUMMIO1x40110; IO MMUMMIO1={IO MMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IO MMUMMIO2x40110; IO MMUMMIO2={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IO MMUMMIO3x40110; IO MMUMMIO3={IO MMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IO MMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}

Bits	Description
31	PASMEN_0_1. Read-write. Reset: Cold,0. PASID Match enable. 0=PASID is ignored. 1=Filtered PASID must match to count an event. An event with no PASID tag is only counted when PASMEN=0.
30:16	Reserved.
15:0	PASID_MATCH_0_1. Read-write. Reset: Cold,0000h. PASID Match. This value is compared with the masked (filtered) value of the incoming PASID of the transaction to decide to count the corresponding event. The event is counted if PASID_MATCH is exactly equal to the masked incoming PASID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00040114 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_0_CNT_1_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040114; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040114; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40114; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40114; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40114; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40114; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:16 Reserved.

15:0 **PASID_MASK_0_1.** Read-write. Reset: Cold,0000h.**Description:** PASID Mask. This bit-mask is ANDed with the PASID of the transaction to decide to count the corresponding event.

0=count events for all values of incoming PASID.

0001h-FFFFh= bit-wise mask ANDed with incoming PASID.

IOMMUMMIO[0...3]x00040118 (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_1_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040118; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040118; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40118; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40118; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40118; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40118; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31 **DOMMEN_0_1.** Read-write. Reset: Cold,0. Domain Match enable. 0=Domain is ignored. 1=Filtered Domain must match to count an event.

30:16 Reserved.

15:0 **DOMAIN_MATCH_0_1.** Read-write. Reset: Cold,0000h. Domain Match. This value is compared with the masked (filtered) value of the incoming Domain of the transaction to decide to count the corresponding event. The event is counted if DOMAIN_MATCH is exactly equal to the masked incoming Domain; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x0004011C (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_1_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004011C; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004011C; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4011C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4011C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4011C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4011C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	DOMAIN_MASK_0_1. Read-write. Reset: Cold,0000h. Description: Domain Mask. This bit-mask is ANDed with the Domain of the transaction to decide to count the corresponding event. 0=count events for all values of incoming Domain. 0001h-FFFFh= bit-wise mask ANDed with incoming Domain.

IOMMUMMIO[0...3]x00040120 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_1_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040120; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040120; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40120; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40120; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40120; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40120; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	DIDMEN_0_1. Read-write. Reset: Cold,0. DeviceID Match enable. 0=DeviceID is ignored. 1=Filtered DeviceID must match to count an event.
30:16	Reserved.
15:0	DEVICEID_MATCH_0_1. Read-write. Reset: Cold,0000h. DeviceID Match. This value is compared with the masked (filtered) value of the incoming DeviceID of the transaction to decide to count the corresponding event. The event is counted if DEVICEID_MATCH is exactly equal to the masked incoming DeviceID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00040124 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_1_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040124; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040124; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40124; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40124; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40124; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40124; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:16 Reserved.

15:0 **DEVICEID_MASK_0_1.** Read-write. Reset: Cold,0000h.**Description:** DeviceID Mask. This bit-mask is ANDed with the DeviceID of the transaction to decide to count the corresponding event.

0=count events for all values of incoming DeviceID.

0001h-FFFFh= bit-wise mask ANDed with incoming DeviceID.

IOMMUMMIO[0...3]x00040128 (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_1_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040128; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040128; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40128; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40128; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40128; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40128; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31:0 **EVENT_NOTE_0_1_LO.** Read-write. Reset: 0000_0000h. Event Note (bits 31:0). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x0004012C (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_1_1)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004012C; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004012C; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4012C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4012C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4012C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4012C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description**31** **CERE_0_1.** Read-write. Reset: 0.**Description:** Counter Event Report Enable. 0=no event report when counter wraps to zero. 1=IOMMU writes an EVENT_COUNTER_ZERO event log entry when the counter wraps to zero. The counter-wrap event is treated like any other event.

Software note: the counter-wrap event is delivered promptly but there is no defined latency expectation.

30:20 Reserved.**19:0** **EVENT_NOTE_0_1_HI.** Read-write. Reset: 0_0000h. Event Note (bits 51:32). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.**IOMMUMMIO[0...3]x00040200 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_0_CNT_2_0)**

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040200; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040200; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40200; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40200; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40200; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40200; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description**31:0** **ICOUNTER_0_2_LO.** Read-write. Reset: 0000_0000h. Reports the counter value (bits 31:0). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.**IOMMUMMIO[0...3]x00040204 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_0_CNT_2_1)**

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040204; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040204; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40204; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40204; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40204; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40204; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description**31:16** Reserved.**15:0** **ICOUNTER_0_2_HI.** Read-write. Reset: 0000h. Reports the counter value (bits 47:32). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00040208 (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_2_0)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040208; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040208; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40208; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40208; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40208; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40208; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31	CAC_0_2. Read-write. Reset: 0. Description: Counter source architectural or custom. 0=Architectural counter input group. 1=Custom input group.
30	COUNT_UNITS_0_2. Read-write. Reset: 0. Count Units. 0=Counter counts events (level). 1=Counter counts clocks (edges).
29:8	Reserved.
7:0	CSOURCE_0_2. Read-write. Reset: 00h. Counter source. Selects event counter input from the choices provided.

IOMMUMMIO[0...3]x0004020C (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_2_1)

Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004020C; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004020C; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4020C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4020C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4020C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4020C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00040210 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_0_CNT_2_0)

Read-write. Reset: Cold,0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040210; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040210; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40210; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40210; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40210; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40210; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31	PASMEN_0_2. Read-write. Reset: Cold,0. PASID Match enable. 0=PASID is ignored. 1=Filtered PASID must match to count an event. An event with no PASID tag is only counted when PASMEN=0.
30:16	Reserved.
15:0	PASID_MATCH_0_2. Read-write. Reset: Cold,0000h. PASID Match. This value is compared with the masked (filtered) value of the incoming PASID of the transaction to decide to count the corresponding event. The event is counted if PASID_MATCH is exactly equal to the masked incoming PASID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00040214 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_0_CNT_2_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040214; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040214; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40214; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40214; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40214; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40214; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:16 Reserved.

15:0 **PASID_MASK_0_2.** Read-write. Reset: Cold,0000h.**Description:** PASID Mask. This bit-mask is ANDed with the PASID of the transaction to decide to count the corresponding event.

0=Count events for all values of incoming PASID.

0001h-FFFFh= bit-wise mask ANDed with incoming PASID.

IOMMUMMIO[0...3]x00040218 (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_2_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040218; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040218; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40218; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40218; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40218; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40218; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31 **DOMMEN_0_2.** Read-write. Reset: Cold,0. Domain Match enable. 0=Domain is ignored. 1=Filtered Domain must match to count an event.

30:16 Reserved.

15:0 **DOMAIN_MATCH_0_2.** Read-write. Reset: Cold,0000h. Domain Match. This value is compared with the masked (filtered) value of the incoming Domain of the transaction to decide to count the corresponding event. The event is counted if DOMAIN_MATCH is exactly equal to the masked incoming Domain; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x0004021C (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_2_1)

Read-write. Reset: Cold,0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004021C; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004021C; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4021C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4021C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4021C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4021C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:16	Reserved.
15:0	DOMAIN_MASK_0_2. Read-write. Reset: Cold,0000h. Description: Domain Mask. This bit-mask is ANDed with the Domain of the transaction to decide to count the corresponding event. 0=Count events for all values of incoming Domain. 0001h-FFFFh= bit-wise mask ANDed with incoming Domain.

IOMMUMMIO[0...3]x00040220 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_2_0)

Read-write. Reset: Cold,0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040220; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040220; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40220; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40220; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40220; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40220; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31	DIDMEN_0_2. Read-write. Reset: Cold,0. DeviceID Match enable. 0=DeviceID is ignored. 1=Filtered DeviceID must match to count an event.
30:16	Reserved.
15:0	DEVICEID_MATCH_0_2. Read-write. Reset: Cold,0000h. DeviceID Match. This value is compared with the masked (filtered) value of the incoming DeviceID of the transaction to decide to count the corresponding event. The event is counted if DEVICEID_MATCH is exactly equal to the masked incoming DeviceID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00040224 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_2_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040224; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040224; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40224; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40224; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40224; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40224; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	DEVICEID_MASK_0_2. Read-write. Reset: Cold,0000h. Description: DeviceID Mask. This bit-mask is ANDed with the DeviceID of the transaction to decide to count the corresponding event. 0=count events for all values of incoming DeviceID. 0001h-FFFFh= bit-wise mask ANDed with incoming DeviceID.

IOMMUMMIO[0...3]x00040228 (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_2_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040228; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040228; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40228; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40228; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40228; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40228; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	EVENT_NOTE_0_2_LO. Read-write. Reset: 0000_0000h. Event Note (bits 31:0). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x0004022C (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_2_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004022C; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004022C; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4022C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4022C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4022C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4022C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31	CERE_0_2. Read-write. Reset: 0. Description: Counter Event Report Enable. 0=no event report when counter wraps to zero. 1=IOMMU writes an EVENT_COUNTER_ZERO event log entry when the counter wraps to zero. The counter-wrap event is treated like any other event. Software note: the counter-wrap event is delivered promptly but there is no defined latency expectation.
30:20	Reserved.
19:0	EVENT_NOTE_0_2_HI. Read-write. Reset: 0_0000h. Event Note (bits 51:32). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x00040300 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_0_CNT_3_0)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040300; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040300; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40300; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40300; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40300; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40300; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:0	ICOUNTER_0_3_LO. Read-write. Reset: 0000_0000h. Reports the counter value (bits 31:0). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00040304 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_0_CNT_3_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040304; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040304; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40304; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40304; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40304; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40304; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:16	Reserved.
15:0	ICOUNTER_0_3_HI. Read-write. Reset: 0000h. Reports the counter value (bits 47:32). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00040308 (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_3_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00040308; IO MMUMMIO[1:0]=02[5:4]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00040308; IO MMUMMIO[3:2]=02[7:6]0_0000h
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x40308; IO MMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x40308; IO MMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x40308; IO MMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x40308; IO MMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	CAC_0_3. Read-write. Reset: 0. Description: Counter source architectural or custom. 0=architectural counter input group. 1=custom input group.
30	COUNT_UNITS_0_3. Read-write. Reset: 0. Count Units. 0=Counter counts events (level). 1=Counter counts clocks (edges).
29:8	Reserved.
7:0	CSOURCE_0_3. Read-write. Reset: 00h. Counter source. Selects event counter input from the choices provided.

IOMMUMMIO[0...3]x0004030C (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_3_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x0004030C; IO MMUMMIO[1:0]=02[5:4]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x0004030C; IO MMUMMIO[3:2]=02[7:6]0_0000h
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x4030C; IO MMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x4030C; IO MMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x4030C; IO MMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x4030C; IO MMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00040310 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_0_CNT_3_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00040310; IO MMUMMIO[1:0]=02[5:4]0_0000h
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00040310; IO MMUMMIO[3:2]=02[7:6]0_0000h
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x40310; IO MMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x40310; IO MMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x40310; IO MMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x40310; IO MMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	PASMEN_0_3. Read-write. Reset: Cold,0. PASID Match enable. 0=PASID is ignored. 1=Filtered PASID must match to count an event. An event with no PASID tag is only counted when PASMEN=0.
30:16	Reserved.
15:0	PASID_MATCH_0_3. Read-write. Reset: Cold,0000h. PASID Match. This value is compared with the masked (filtered) value of the incoming PASID of the transaction to decide to count the corresponding event. The event is counted if PASID_MATCH is exactly equal to the masked incoming PASID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00040314 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_0_CNT_3_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040314; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040314; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40314; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40314; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40314; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40314; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:16 Reserved.

15:0 **PASID_MASK_0_3.** Read-write. Reset: Cold,0000h.**Description:** PASID Mask. This bit-mask is ANDed with the PASID of the transaction to decide to count the corresponding event.

0=count events for all values of incoming PASID.

0001h-FFFFh= bit-wise mask ANDed with incoming PASID.

IOMMUMMIO[0...3]x00040318 (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_3_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040318; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040318; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40318; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40318; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40318; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40318; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31 **DOMMEN_0_3.** Read-write. Reset: Cold,0. Domain Match enable. 0=Domain is ignored. 1=Filtered Domain must match to count an event.

30:16 Reserved.

15:0 **DOMAIN_MATCH_0_3.** Read-write. Reset: Cold,0000h. Domain Match. This value is compared with the masked (filtered) value of the incoming Domain of the transaction to decide to count the corresponding event. The event is counted if DOMAIN_MATCH is exactly equal to the masked incoming Domain; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x0004031C (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_3_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004031C; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004031C; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4031C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4031C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4031C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4031C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:16 Reserved.

15:0 **DOMAIN_MASK_0_3.** Read-write. Reset: Cold,0000h.**Description:** Domain Mask. This bit-mask is ANDed with the Domain of the transaction to decide to count the corresponding event.

0=count events for all values of incoming Domain.

0001h-FFFFh= bit-wise mask ANDed with incoming Domain.

IOMMUMMIO[0...3]x00040320 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_3_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040320; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040320; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40320; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40320; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40320; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40320; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31 **DIDMEN_0_3.** Read-write. Reset: Cold,0. DeviceID Match enable. 0=DeviceID is ignored. 1=Filtered DeviceID must match to count an event.

30:16 Reserved.

15:0 **DEVICEID_MATCH_0_3.** Read-write. Reset: Cold,0000h. DeviceID Match. This value is compared with the masked (filtered) value of the incoming DeviceID of the transaction to decide to count the corresponding event. The event is counted if DEVICEID_MATCH is exactly equal to the masked incoming DeviceID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00040324 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_3_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040324; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040324; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40324; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40324; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40324; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40324; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	DEVICEID_MASK_0_3. Read-write. Reset: Cold,0000h. Description: DeviceID Mask. This bit-mask is ANDed with the DeviceID of the transaction to decide to count the corresponding event. 0=count events for all values of incoming DeviceID. 0001h-FFFFh= bit-wise mask ANDed with incoming DeviceID.

IOMMUMMIO[0...3]x00040328 (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_3_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00040328; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00040328; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x40328; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x40328; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x40328; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x40328; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	EVENT_NOTE_0_3_LO. Read-write. Reset: 0000_0000h. Event Note (bits 31:0). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x0004032C (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_3_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004032C; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004032C; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4032C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4032C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4032C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4032C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31	CERE_0_3. Read-write. Reset: 0. Description: Counter Event Report Enable. 0=no event report when counter wraps to zero. 1=IOMMU writes an EVENT_COUNTER_ZERO event log entry when the counter wraps to zero. The counter-wrap event is treated like any other event. Software note: the counter-wrap event is delivered promptly but there is no defined latency expectation.
30:20	Reserved.
19:0	EVENT_NOTE_0_3_HI. Read-write. Reset: 0_0000h. Event Note (bits 51:32). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x00041000 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_1_CNT_0_0)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041000; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041000; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41000; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41000; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41000; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41000; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:0	ICOUNTER_1_0_LO. Read-write. Reset: 0000_0000h. Reports the counter value (bits 31:0). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00041004 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_1_CNT_0_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041004; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041004; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41004; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41004; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41004; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41004; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:16	Reserved.
15:0	ICOUNTER_1_0_HI. Read-write. Reset: 0000h. Reports the counter value (bits 47:32). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00041008 (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_0_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00041008; IO MMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00041008; IO MMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IO MMUMMIO0x41008; IO MMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] ,
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IO MMUMMIO1x41008; IO MMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] ,
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IO MMUMMIO2x41008; IO MMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] ,
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IO MMUMMIO3x41008; IO MMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] ,
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}

Bits	Description
31	CAC_1_0. Read-write. Reset: 0. Description: Counter source architectural or custom. 0=architectural counter input group. 1=custom input group.
30	COUNT_UNITS_1_0. Read-write. Reset: 0. Count Units. 0=Counter counts events (level). 1=Counter counts clocks (edges).
29:8	Reserved.
7:0	CSOURCE_1_0. Read-write. Reset: 00h. Counter source. Selects event counter input from the choices provided.

IOMMUMMIO[0...3]x0004100C (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_0_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x0004100C; IO MMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x0004100C; IO MMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IO MMUMMIO0x4100C; IO MMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] ,
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IO MMUMMIO1x4100C; IO MMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] ,
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IO MMUMMIO2x4100C; IO MMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] ,
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IO MMUMMIO3x4100C; IO MMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] ,
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00041010 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_1_CNT_0_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x00041010; IO MMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x00041010; IO MMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IO MMUMMIO0x41010; IO MMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] ,
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IO MMUMMIO1x41010; IO MMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] ,
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IO MMUMMIO2x41010; IO MMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] ,
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IO MMUMMIO3x41010; IO MMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] ,
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}

Bits	Description
31	PASMEN_1_0. Read-write. Reset: Cold,0. PASID Match enable. 0=PASID is ignored. 1=Filtered PASID must match to count an event. An event with no PASID tag is only counted when PASMEN=0.
30:16	Reserved.
15:0	PASID_MATCH_1_0. Read-write. Reset: Cold,0000h. PASID Match. This value is compared with the masked (filtered) value of the incoming PASID of the transaction to decide to count the corresponding event. The event is counted if PASID_MATCH is exactly equal to the masked incoming PASID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00041014 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_1_CNT_0_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041014; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041014; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41014; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41014; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41014; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41014; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:16 Reserved.

15:0 **PASID_MASK_1_0.** Read-write. Reset: Cold,0000h.**Description:** PASID Mask. This bit-mask is ANDed with the PASID of the transaction to decide to count the corresponding event.

0=count events for all values of incoming PASID.

0001h-FFFFh= bit-wise mask ANDed with incoming PASID.

IOMMUMMIO[0...3]x00041018 (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_0_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041018; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041018; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41018; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41018; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41018; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41018; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31 **DOMMEN_1_0.** Read-write. Reset: Cold,0. Domain Match enable. 0=Domain is ignored. 1=Filtered Domain must match to count an event.

30:16 Reserved.

15:0 **DOMAIN_MATCH_1_0.** Read-write. Reset: Cold,0000h. Domain Match. This value is compared with the masked (filtered) value of the incoming Domain of the transaction to decide to count the corresponding event. The event is counted if DOMAIN_MATCH is exactly equal to the masked incoming Domain; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x0004101C (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_0_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004101C; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004101C; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4101C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4101C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4101C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4101C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	DOMAIN_MASK_1_0. Read-write. Reset: Cold,0000h. Description: Domain Mask. This bit-mask is ANDed with the Domain of the transaction to decide to count the corresponding event. 0=count events for all values of incoming Domain. 0001h-FFFFh= bit-wise mask ANDed with incoming Domain.

IOMMUMMIO[0...3]x00041020 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_0_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041020; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041020; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41020; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41020; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41020; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41020; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	DIDMEN_1_0. Read-write. Reset: Cold,0. DeviceID Match enable. 0=DeviceID is ignored. 1=Filtered DeviceID must match to count an event.
30:16	Reserved.
15:0	DEVICEID_MATCH_1_0. Read-write. Reset: Cold,0000h. DeviceID Match. This value is compared with the masked (filtered) value of the incoming DeviceID of the transaction to decide to count the corresponding event. The event is counted if DEVICEID_MATCH is exactly equal to the masked incoming DeviceID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00041024 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_0_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041024; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041024; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41024; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41024; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41024; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41024; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:16 Reserved.

15:0 **DEVICEID_MASK_1_0.** Read-write. Reset: Cold,0000h.**Description:** DeviceID Mask. This bit-mask is ANDed with the DeviceID of the transaction to decide to count the corresponding event.

0=count events for all values of incoming DeviceID.

0001h-FFFFh= bit-wise mask ANDed with incoming DeviceID.

IOMMUMMIO[0...3]x00041028 (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_0_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041028; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041028; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41028; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41028; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41028; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41028; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31:0 **EVENT_NOTE_1_0_LO.** Read-write. Reset: 0000_0000h. Event Note (bits 31:0). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x0004102C (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_0_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004102C; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004102C; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4102C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4102C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4102C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4102C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31	CERE_1_0. Read-write. Reset: 0. Description: Counter Event Report Enable. 0=no event report when counter wraps to zero. 1=IOMMU writes an EVENT_COUNTER_ZERO event log entry when the counter wraps to zero. The counter-wrap event is treated like any other event. Software note: the counter-wrap event is delivered promptly but there is no defined latency expectation.
30:20	Reserved.
19:0	EVENT_NOTE_1_0_HI. Read-write. Reset: 0_0000h. Event Note (bits 51:32). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x00041100 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_1_CNT_1_0)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041100; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041100; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41100; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41100; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41100; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41100; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:0	ICOUNTER_1_1_LO. Read-write. Reset: 0000_0000h. Reports the counter value (bits 31:0). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00041104 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_1_CNT_1_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041104; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041104; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41104; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41104; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41104; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41104; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:16	Reserved.
15:0	ICOUNTER_1_1_HI. Read-write. Reset: 0000h. Reports the counter value (bits 47:32). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00041108 (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_1_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041108; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041108; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x41108; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x41108; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x41108; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x41108; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	CAC_1_1. Read-write. Reset: 0. Description: Counter source architectural or custom. 0=architectural counter input group. 1=custom input group.
30	COUNT_UNITS_1_1. Read-write. Reset: 0. Count Units. 0=Counter counts events (level). 1=Counter counts clocks (edges).
29:8	Reserved.
7:0	CSOURCE_1_1. Read-write. Reset: 00h. Counter source. Selects event counter input from the choices provided.

IOMMUMMIO[0...3]x0004110C (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_1_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004110C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004110C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x4110C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x4110C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x4110C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x4110C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00041110 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_1_CNT_1_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041110; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041110; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x41110; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x41110; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x41110; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x41110; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	PASMEN_1_1. Read-write. Reset: Cold,0. PASID Match enable. 0=PASID is ignored. 1=Filtered PASID must match to count an event. An event with no PASID tag is only counted when PASMEN=0.
30:16	Reserved.
15:0	PASID_MATCH_1_1. Read-write. Reset: Cold,0000h. PASID Match. This value is compared with the masked (filtered) value of the incoming PASID of the transaction to decide to count the corresponding event. The event is counted if PASID_MATCH is exactly equal to the masked incoming PASID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00041114 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_1_CNT_1_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041114; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041114; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41114; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41114; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41114; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41114; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:16 Reserved.

15:0 **PASID_MASK_1_1.** Read-write. Reset: Cold,0000h.**Description:** PASID Mask. This bit-mask is ANDed with the PASID of the transaction to decide to count the corresponding event.

0=count events for all values of incoming PASID.

0001h-FFFFh= bit-wise mask ANDed with incoming PASID.

IOMMUMMIO[0...3]x00041118 (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_1_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041118; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041118; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41118; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41118; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41118; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41118; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31 **DOMMEN_1_1.** Read-write. Reset: Cold,0. Domain Match enable. 0=Domain is ignored. 1=Filtered Domain must match to count an event.

30:16 Reserved.

15:0 **DOMAIN_MATCH_1_1.** Read-write. Reset: Cold,0000h. Domain Match. This value is compared with the masked (filtered) value of the incoming Domain of the transaction to decide to count the corresponding event. The event is counted if DOMAIN_MATCH is exactly equal to the masked incoming Domain; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x0004111C (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_1_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004111C; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004111C; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4111C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4111C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4111C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4111C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	DOMAIN_MASK_1_1. Read-write. Reset: Cold,0000h. Description: Domain Mask. This bit-mask is ANDed with the Domain of the transaction to decide to count the corresponding event. 0=count events for all values of incoming Domain. 0001h-FFFFh= bit-wise mask ANDed with incoming Domain.

IOMMUMMIO[0...3]x00041120 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_1_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041120; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041120; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41120; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41120; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41120; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41120; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	DIDMEN_1_1. Read-write. Reset: Cold,0. DeviceID Match enable. 0=DeviceID is ignored. 1=Filtered DeviceID must match to count an event.
30:16	Reserved.
15:0	DEVICEID_MATCH_1_1. Read-write. Reset: Cold,0000h. DeviceID Match. This value is compared with the masked (filtered) value of the incoming DeviceID of the transaction to decide to count the corresponding event. The event is counted if DEVICEID_MATCH is exactly equal to the masked incoming DeviceID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00041124 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_1_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041124; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041124; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41124; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41124; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41124; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41124; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	DEVICEID_MASK_1_1. Read-write. Reset: Cold,0000h. Description: DeviceID Mask. This bit-mask is ANDed with the DeviceID of the transaction to decide to count the corresponding event. 0=count events for all values of incoming DeviceID. 0001h-FFFFh= bit-wise mask ANDed with incoming DeviceID.

IOMMUMMIO[0...3]x00041128 (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_1_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041128; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041128; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41128; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41128; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41128; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41128; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	EVENT_NOTE_1_1_LO. Read-write. Reset: 0000_0000h. Event Note (bits 31:0). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x0004112C (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_1_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004112C; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004112C; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4112C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4112C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4112C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4112C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31	CERE_1_1. Read-write. Reset: 0. Description: Counter Event Report Enable. 0=no event report when counter wraps to zero. 1=IOMMU writes an EVENT_COUNTER_ZERO event log entry when the counter wraps to zero. The counter-wrap event is treated like any other event. Software note: the counter-wrap event is delivered promptly but there is no defined latency expectation.
30:20	Reserved.
19:0	EVENT_NOTE_1_1_HI. Read-write. Reset: 0_0000h. Event Note (bits 51:32). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x00041200 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_1_CNT_2_0)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041200; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041200; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41200; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41200; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41200; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41200; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:0	ICOUNTER_1_2_LO. Read-write. Reset: 0000_0000h. Reports the counter value (bits 31:0). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00041204 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_1_CNT_2_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041204; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041204; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41204; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41204; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41204; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41204; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:16	Reserved.
15:0	ICOUNTER_1_2_HI. Read-write. Reset: 0000h. Reports the counter value (bits 47:32). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00041208 (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_2_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041208; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041208; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x41208; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x41208; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x41208; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x41208; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	CAC_1_2. Read-write. Reset: 0. Description: Counter source architectural or custom. 0=architectural counter input group. 1=custom input group.
30	COUNT_UNITS_1_2. Read-write. Reset: 0. Count Units. 0=Counter counts events (level). 1=Counter counts clocks (edges).
29:8	Reserved.
7:0	CSOURCE_1_2. Read-write. Reset: 00h. Counter source. Selects event counter input from the choices provided.

IOMMUMMIO[0...3]x0004120C (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_2_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004120C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004120C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x4120C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x4120C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x4120C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x4120C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00041210 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_1_CNT_2_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041210; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041210; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x41210; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x41210; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x41210; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x41210; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI],
 IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	PASMEN_1_2. Read-write. Reset: Cold,0. PASID Match enable. 0=PASID is ignored. 1=Filtered PASID must match to count an event. An event with no PASID tag is only counted when PASMEN=0.
30:16	Reserved.
15:0	PASID_MATCH_1_2. Read-write. Reset: Cold,0000h. PASID Match. This value is compared with the masked (filtered) value of the incoming PASID of the transaction to decide to count the corresponding event. The event is counted if PASID_MATCH is exactly equal to the masked incoming PASID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00041214 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_1_CNT_2_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041214; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041214; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41214; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41214; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41214; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41214; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:16 Reserved.

15:0 **PASID_MASK_1_2.** Read-write. Reset: Cold,0000h.**Description:** PASID Mask. This bit-mask is ANDed with the PASID of the transaction to decide to count the corresponding event.

0=count events for all values of incoming PASID.

0001h-FFFFh= bit-wise mask ANDed with incoming PASID.

IOMMUMMIO[0...3]x00041218 (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_2_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041218; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041218; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41218; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41218; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41218; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41218; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31 **DOMMEN_1_2.** Read-write. Reset: Cold,0. Domain Match enable. 0=Domain is ignored. 1=Filtered Domain must match to count an event.

30:16 Reserved.

15:0 **DOMAIN_MATCH_1_2.** Read-write. Reset: Cold,0000h. Domain Match. This value is compared with the masked (filtered) value of the incoming Domain of the transaction to decide to count the corresponding event. The event is counted if DOMAIN_MATCH is exactly equal to the masked incoming Domain; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x0004121C (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_2_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004121C; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004121C; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4121C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4121C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4121C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4121C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:16 Reserved.

15:0 **DOMAIN_MASK_1_2.** Read-write. Reset: Cold,0000h.**Description:** Domain Mask. This bit-mask is ANDed with the Domain of the transaction to decide to count the corresponding event.

0=count events for all values of incoming Domain.

0001h-FFFFh= bit-wise mask ANDed with incoming Domain.

IOMMUMMIO[0...3]x00041220 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_2_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041220; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041220; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41220; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41220; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41220; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41220; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31 **DIDMEN_1_2.** Read-write. Reset: Cold,0. DeviceID Match enable. 0=DeviceID is ignored. 1=Filtered DeviceID must match to count an event.

30:16 Reserved.

15:0 **DEVICEID_MATCH_1_2.** Read-write. Reset: Cold,0000h. DeviceID Match. This value is compared with the masked (filtered) value of the incoming DeviceID of the transaction to decide to count the corresponding event. The event is counted if DEVICEID_MATCH is exactly equal to the masked incoming DeviceID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00041224 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_2_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041224; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041224; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41224; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41224; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41224; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41224; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	

Bits	Description
31:16	Reserved.
15:0	DEVICEID_MASK_1_2. Read-write. Reset: Cold,0000h. Description: DeviceID Mask. This bit-mask is ANDed with the DeviceID of the transaction to decide to count the corresponding event. 0=count events for all values of incoming DeviceID. 0001h-FFFFh= bit-wise mask ANDed with incoming DeviceID.

IOMMUMMIO[0...3]x00041228 (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_2_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041228; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041228; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41228; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41228; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41228; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41228; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	

Bits	Description
31:0	EVENT_NOTE_1_2_LO. Read-write. Reset: 0000_0000h. Event Note (bits 31:0). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x0004122C (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_2_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004122C; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004122C; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4122C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4122C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4122C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4122C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31	CERE_1_2. Read-write. Reset: 0. Description: Counter Event Report Enable. 0=no event report when counter wraps to zero. 1=IOMMU writes an EVENT_COUNTER_ZERO event log entry when the counter wraps to zero. The counter-wrap event is treated like any other event. Software note: the counter-wrap event is delivered promptly but there is no defined latency expectation.
30:20	Reserved.
19:0	EVENT_NOTE_1_2_HI. Read-write. Reset: 0_0000h. Event Note (bits 51:32). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x00041300 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_1_CNT_3_0)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041300; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041300; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41300; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41300; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41300; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41300; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:0	ICOUNTER_1_3_LO. Read-write. Reset: 0000_0000h. Reports the counter value (bits 31:0). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00041304 (IOMMUMMIO::IOMMU_MMIO_COUNTER_BANK_1_CNT_3_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041304; IOMMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041304; IOMMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41304; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41304; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41304; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41304; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}	
Bits	Description
31:16	Reserved.
15:0	ICOUNTER_1_3_HI. Read-write. Reset: 0000h. Reports the counter value (bits 47:32). The counter counts up continuously, wrapping at the maximum value. There is no overflow indicator.

IOMMUMMIO[0...3]x00041308 (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_3_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041308; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041308; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x41308; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x41308; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x41308; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x41308; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	CAC_1_3. Read-write. Reset: 0. Description: Counter source architectural or custom. 0=architectural counter input group. 1=custom input group.
30	COUNT_UNITS_1_3. Read-write. Reset: 0. Count Units. 0=Counter counts events (level). 1=Counter counts clocks (edges).
29:8	Reserved.
7:0	CSOURCE_1_3. Read-write. Reset: 00h. Counter source. Selects event counter input from the choices provided.

IOMMUMMIO[0...3]x0004130C (IOMMUMMIO::IOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_3_1)

Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004130C; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004130C; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x4130C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x4130C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x4130C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x4130C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	Reserved.

IOMMUMMIO[0...3]x00041310 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_1_CNT_3_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041310; IOMMUMMIO[1:0]=02[5:4]0_0000h
 _iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041310; IOMMUMMIO[3:2]=02[7:6]0_0000h
 _iohub0_nbio0_aliasHOST; IOMMUMMIO0x41310; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio0_aliasHOST; IOMMUMMIO1x41310; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub0_nbio1_aliasHOST; IOMMUMMIO2x41310; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}
 _iohub1_nbio1_aliasHOST; IOMMUMMIO3x41310; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	PASMEN_1_3. Read-write. Reset: Cold,0. PASID Match enable. 0=PASID is ignored. 1=Filtered PASID must match to count an event. An event with no PASID tag is only counted when PASMEN=0.
30:16	Reserved.
15:0	PASID_MATCH_1_3. Read-write. Reset: Cold,0000h. PASID Match. This value is compared with the masked (filtered) value of the incoming PASID of the transaction to decide to count the corresponding event. The event is counted if PASID_MATCH is exactly equal to the masked incoming PASID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00041314 (IOMMUMMIO::IOMMU_MMIO_PASID_MATCH_BANK_1_CNT_3_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041314; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041314; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41314; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41314; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41314; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41314; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description

31:16 Reserved.

15:0 **PASID_MASK_1_3.** Read-write. Reset: Cold,0000h.**Description:** PASID Mask. This bit-mask is ANDed with the PASID of the transaction to decide to count the corresponding event.

0=count events for all values of incoming PASID.

0001h-FFFFh= bit-wise mask ANDed with incoming PASID.

IOMMUMMIO[0...3]x00041318 (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_3_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041318; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041318; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41318; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41318; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41318; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41318; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits Description31 **DOMMEN_1_3.** Read-write. Reset: Cold,0. Domain Match enable. 0=Domain is ignored. 1=Filtered Domain must match to count an event.

30:16 Reserved.

15:0 **DOMAIN_MATCH_1_3.** Read-write. Reset: Cold,0000h. Domain Match. This value is compared with the masked (filtered) value of the incoming Domain of the transaction to decide to count the corresponding event. The event is counted if DOMAIN_MATCH is exactly equal to the masked incoming Domain; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x0004131C (IOMMUMMIO::IOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_3_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x0004131C; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x0004131C; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x4131C; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x4131C; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x4131C; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x4131C; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	DOMAIN_MASK_1_3. Read-write. Reset: Cold,0000h. Description: Domain Mask. This bit-mask is ANDed with the Domain of the transaction to decide to count the corresponding event. 0=count events for all values of incoming Domain. 0001h-FFFFh= bit-wise mask ANDed with incoming Domain.

IOMMUMMIO[0...3]x00041320 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_3_0)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041320; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041320; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41320; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41320; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41320; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41320; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31	DIDMEN_1_3. Read-write. Reset: Cold,0. DeviceID Match enable. 0=DeviceID is ignored. 1=Filtered DeviceID must match to count an event.
30:16	Reserved.
15:0	DEVICEID_MATCH_1_3. Read-write. Reset: Cold,0000h. DeviceID Match. This value is compared with the masked (filtered) value of the incoming DeviceID of the transaction to decide to count the corresponding event. The event is counted if DEVICEID_MATCH is exactly equal to the masked incoming DeviceID; the event is not counted if they are not equal.

IOMMUMMIO[0...3]x00041324 (IOMMUMMIO::IOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_3_1)

Read-write. Reset: Cold,0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041324; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041324; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41324; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41324; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41324; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41324; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:16	Reserved.
15:0	DEVICEID_MASK_1_3. Read-write. Reset: Cold,0000h. Description: DeviceID Mask. This bit-mask is ANDed with the DeviceID of the transaction to decide to count the corresponding event. 0=count events for all values of incoming DeviceID. 0001h-FFFFh= bit-wise mask ANDed with incoming DeviceID.

IOMMUMMIO[0...3]x00041328 (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_3_0)

Read-write. Reset: 0000_0000h.

_iohub[1:0]_nbio0_aliasSMN; IOMMUMMIO[1:0]x00041328; IOMMUMMIO[1:0]=02[5:4]0_0000h

_iohub[1:0]_nbio1_aliasSMN; IOMMUMMIO[3:2]x00041328; IOMMUMMIO[3:2]=02[7:6]0_0000h

_iohub0_nbio0_aliasHOST; IOMMUMMIO0x41328; IOMMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio0_aliasHOST; IOMMUMMIO1x41328; IOMMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub0_nbio1_aliasHOST; IOMMUMMIO2x41328; IOMMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

_iohub1_nbio1_aliasHOST; IOMMUMMIO3x41328; IOMMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI], IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO], 19'h0_0000}

Bits	Description
31:0	EVENT_NOTE_1_3_LO. Read-write. Reset: 0000_0000h. Event Note (bits 31:0). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

IOMMUMMIO[0...3]x0004132C (IOMMUMMIO::IOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_3_1)

Read-write. Reset: 0000_0000h.	
_iohub[1:0]_nbio0_aliasSMN; IO MMUMMIO[1:0]x0004132C; IO MMUMMIO[1:0]=02[5:4]0_0000h	
_iohub[1:0]_nbio1_aliasSMN; IO MMUMMIO[3:2]x0004132C; IO MMUMMIO[3:2]=02[7:6]0_0000h	
_iohub0_nbio0_aliasHOST; IO MMUMMIO0x4132C; IO MMUMMIO0={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
_iohub1_nbio0_aliasHOST; IO MMUMMIO1x4132C; IO MMUMMIO1={IOMMUL2::IOMMU_CAP_BASE_HI_nbio0_aliasHOST[IOMMU_BASE_ADDR_HI] , IOMMUL2::IOMMU_CAP_BASE_LO_nbio0_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
_iohub0_nbio1_aliasHOST; IO MMUMMIO2x4132C; IO MMUMMIO2={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
_iohub1_nbio1_aliasHOST; IO MMUMMIO3x4132C; IO MMUMMIO3={IOMMUL2::IOMMU_CAP_BASE_HI_nbio1_aliasHOST[IOMMU_BASE_ADDR_HI] , IOMMUL2::IOMMU_CAP_BASE_LO_nbio1_aliasHOST[IOMMU_BASE_ADDR_LO] , 19'h0_0000}	
Bits	Description
31	CERE_1_3. Read-write. Reset: 0. Description: Counter Event Report Enable. 0=no event report when counter wraps to zero. 1=IOMMU writes an EVENT_COUNTER_ZERO event log entry when the counter wraps to zero. The counter-wrap event is treated like any other event. Software note: the counter-wrap event is delivered promptly but there is no defined latency expectation.
30:20	Reserved.
19:0	EVENT_NOTE_1_3_HI. Read-write. Reset: 0_0000h. Event Note (bits 51:32). When CERE=1 and the corresponding counter is incremented and wraps to zero, EVENT_NOTE[51:0] is reported in the EVENT_COUNTER_ZERO event log entry.

13.6 Non-Transparent Bridge

The [PCIe](#) non-transparent bridge (NTB) feature is only supported by processor orderable part numbers (OPN) targeted for the embedded market segment.

13.6.1 Definitions

Table 234: Link Definitions

Term	Description
NTB	Non-transparent bridge. A device that links the memory space of two separate systems together. The processor implements a NTB that connects two systems together using the PCIe interface.

13.6.2 Architecture

The processor contains a single [PCIe](#) non-transparent bridge (NTB) device per node. A non-transparent bridge may be used to link two systems together using a PCIe interface. Conceptually, the NTB looks like a PCIe device with two endpoint interfaces and allows memory requests to cross between the two interfaces with translation logic used to keep the two system address spaces separate.

From a functional standpoint, the NTB device itself is symmetric in nature but the connection paths to the endpoints are asymmetric. The primary side of the NTB connects to one of the processor's internal root-complex ports. This side sends DMA traffic to local system memory and receives [MMIO](#) and peer-to-peer traffic from the local system.

The secondary side of the NTB is tied to a physical PCIe interface and connects to an external system. Port A of either PCIe controller on the same node may be programmed to change from a normal root-complex port to a switch upstream port. The switch upstream port supports up to x16 width. Additional internal logic exposes a switch downstream port and the secondary side NTB endpoint configuration space behind the externally facing switch upstream port.

13.6.2.1 NTB BAR Layout

Each side of the NTB appears as a [PCIe](#) endpoint device. Each endpoint exposes 4 BARs. BAR0 contains control registers. MSI-X interrupt controls are located inside BAR0. The MSI-X table starts at BAR0+8K while the MSI-X pending bit array table starts at BAR0+12K.

BAR1 is used to store look-up-table translation entries for LUT translation mode. BAR23 and BAR45 are 64-bit BARs used to pass requests to the opposite side of the NTB.

13.6.2.2 NTB BAR Sizing

The NTB supports the [PCIe](#)-defined resizable [BAR](#) capability to configure the BAR size. BAR23 and BAR45 each support sizes up to 2PB. An initial BAR size may be set by SBIOS before PCI enumeration using the procedure described below. An OS which supports resizable BAR may subsequently choose to resize the BAR based on OS-specific criteria.

Each side of the NTB may be configured separately. The controls to expose the resizable BAR capability are located in nBIF0 for the primary side NTB endpoint function and nBIF2 for the secondary side NTB endpoint function.

Once the resizable BAR capability is exposed, the BAR size may then be set using the following registers:

```
NBIFEPFNCFG::PCIE_BAR2_CNTL[BAR_SIZE]
NBIFEPFNCFG::PCIE_BAR3_CNTL[BAR_SIZE]
```

13.6.2.3 NTB Initialization

The following table describes the programming instructions needed to configure the node to connect the NTB to one of the [PCIe](#) ports or to disconnect the NTB. Additional programming is needed to configure the PCIe controller between the root complex mode and the switch mode needed for NTB.

13.6.2.4 Back-to-Back Initialization

In some usage models, two identical systems may be connected together using the NTB either through a backplane connection or a cable. The processor does not support data transfers when the [PCIe](#) link is trained in a cross-link configuration (ie. 2 downstream ports connected together or 2 upstream ports connected together). This can occur if both systems expose a normal root port to the connecting link, or both systems expose a switch upstream port behind the NTB to the connecting link.

Systems may use jumpers or switches to configure one of the systems to enable its NTB while the other system disables its NTB and exposes a normal root port. If such indicators are not available, more complex dynamic negotiation is possible to create a connection that avoids a cross-link condition. During link training, each system must check for a possible cross-link condition. If one is detected, each side may randomly change the system between 2 possible NTB configurations, and then retrain the link. This process must be repeated until the cross-link condition is eliminated.

The table below summarizes the 2 NTB configurations that the system may be configured as to resolve the cross-link condition. In both cases, the internal path to primary side of the NTB is active, so both systems see a local NTB. Only configuration B connects the secondary side of the NTB to a physical PCIe interface. This creates 2 logical NTB paths to connect the systems together but only one of the paths is active at any one time.

Table 235: NTB System Configurations to avoid Cross-Link

NTB Configuration A	NTB Configuration B
PCIe Port A is configured as a root port	PCIe Port A is configured as a switch upstream port
NTB secondary side is disconnected from PCIe	NTB secondary side is connected to PCIe port A
PCIe Port H is hidden	PCIe Port H is exposed and remapped to the bus/device/function used by PCIe Port A when it is used as a root port in configuration A. This port is disconnected from the PHY and cannot train.
Signal OS-level software using standard PCIe RC hot-plug mechanisms to connect or disconnect the external NTB.	No OS-visible hot-plug. MP1 firmware signals both the primary and secondary side NTB drivers of link up/down conditions using the FW<->Driver mailbox mechanism.




Figure 53: Processor NTB Configurations

13.6.2.4.1 Back-to-Back Hot-Add

The use of NTB configurations A and B is designed to facilitate hot-plug support for the [PCIe](#) link connecting the 2 systems together. When in configuration A, PCIe port A reports hot-add using the standard OS-visible PCIe hot-plug facilities. When in configuration B, [MP1](#) firmware managing the link training process reports link-up to both the primary and secondary side NTB drivers using the NTB to firmware mailbox.

After successful link training, the system in configuration A operates as if a new device has been connected to its root port. This should look like a normal PCIe root port hot-add. The OS on the configuration A system should load the NTB driver for the external secondary side NTB. The system in configuration B does not see a PCIe hot-add event because the connected NTB was already connected on the primary side to its internal root port. It does not see a change in PCI topology.

13.6.2.4.2 Back-to-Back Hot-Remove

In a hot-remove scenario, the [MP1](#) firmware is responsible for placing the [PCIe](#) interface into a low power state and preparing for a future hot-add. The system in configuration A sees the external NTB connected to its root port undergo a standard PCIe hot-remove operation. The NTB driver running on this system is unloaded. The MP1 firmware running on the system in configuration B signals link-down to the local NTB primary side driver.

13.6.2.4.3 Link-Up/Link-Down Signaling to Driver

Link-Up is signaled to the primary side driver via NTB::PINTSTA[PMISC0_INTSTA][0]. Similarly, link-down is signaled to the primary side driver via NTB::PINTSTA[PMISC0_INTSTA][1]. These generate an interrupt to the primary side driver if interrupts for the corresponding event are not masked.

Link-Up is signaled to the secondary side driver via NTB::SINTSTA[SMISC0_INTSTA][0]. Similarly, link-down is signaled to the primary side driver via NTB::SINTSTA[SMISC0_INTSTA][1]. These generate an interrupt to the secondary side driver if interrupts for the corresponding event are not masked.

The secondary side driver does not see link-down on a hot-remove event. The OS should signal the driver to unload when the NTB is removed from the system.

13.6.2.5 vNTB

vNTB allows looping back downstream VC0/VC1 reads/writes into upstream VC6. This feature could be used for some use case like PIO mode for lower latency signaling between Hypervisor and Storage VM.

The [PCIe](#) ordering shall be maintained by software in vNTB mode. Hardware provides the Flush operation to assist the software for the ordering and software could program the Flush registers to trigger it.

SBIOS should program the register fields below to enable this feature.

```
NTB::NTB_SMU_VMODE[NTB_SMU_VMODEEN] =0x1
NTB::PFLUSH_MOD[PFLUSH_MOD] =0x1
NTB::SFLUSH_MOD[SFLUSH_MOD] =0x1
NTB::NTB_SMU_SDPPTEN =0x3
```

13.6.2.6 VCO Write

vNTB supports downstream SDP VC0 writes and loop these back into upper VC0.

SBIOS should program the register field below to enable this feature.

```
NTB::NTB_SMU_VC0WREN[VC0WREN_VMOD] =0x1
```

13.6.3 NTB Registers

NBIO0NTB0x00000000...NBIO1NTB1x00000000 (NTB::NTB_SMU_PCTRL0)	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000000; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000000; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:24	Reserved.
23:16	PMISC1_NOTICE . Write-only. Reset: 00h. For each bit, SMU/ PSP Write 1 to this bit allow NTB set corresponding PMISC1_INTSTA bit for the driver at the primary system.
15:5	PMISC0_NOTICE . Write-only. Reset: 000h. For each bit, SMU/ PSP Write 1 to this bit allow NTB set corresponding PMISC0_INTSTA bit for the driver at the primary system.
4	PD0_NOTICE . Write-only. Reset: 0. SMU/ PSP Write 1 to this bit allow NTB set PD0NOTICE_INTSTA for the driver at the primary system. It's used for synch for D status change from D3 to D0 on the secondary side of NTB.
3	PPMETO_NOTICE . Write-only. Reset: 0. SMU/ PSP Write 1 to this bit allow NTB set PPMETONOTICE_INTSTA for the driver at the primary system. It's used for synch for PME_TO on the secondary side of NTB.
2	PD3_NOTICE . Write-only. Reset: 0. SMU/ PSP Write 1 to this bit allow NTB set PD3NOTICE_INTSTA for the driver at the primary system. It's used for synch for D status change from D0 to D3 on the secondary side of NTB.
1	PRESET_NOTICE . Write-only. Reset: 0. When the secondary side of NTB need to reset, SMU/ PSP Write 1 to this bit allow NTB set PRESETNOTICE_INTSTA for the driver at the primary system. It's used for synch for reset on the secondary side of NTB.
0	Reserved.

NBIO0NTB0x00000008...NBIO1NTB1x00000008 (NTB::NTB_SMU_PINTMASK)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000008; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000008; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:24	Reserved.
23:16	PMISC1_ACK_INTMASK. Read-write. Reset: 00h. Description: For each bit, Mask the interrupt status PMISC1_ACK_INTSTA generated by the primary side. 0 = Allow the interrupt; 1 = Mask the interrupt.
15:5	PMISC0_ACK_INTMASK. Read-write. Reset: 000h. Description: For each bit, Mask the interrupt status PMISC0_ACK_INTSTA generated by the primary side. 0 = Allow the interrupt; 1 = Mask the interrupt.
4	PD0_ACK_INTMASK. Read-write. Reset: 0. Description: For each bit, Mask the interrupt status PD0_ACK_INTSTA generated by the primary side. 0 = Allow the interrupt; 1 = Mask the interrupt.
3	PPMETO_ACK_INTMASK. Read-write. Reset: 0. Description: For each bit, Mask the interrupt status PPMETO_ACK_INTSTA generated by the primary side. 0 = Allow the interrupt; 1 = Mask the interrupt.
2	PD3_ACK_INTMASK. Read-write. Reset: 0. Description: For each bit, Mask the interrupt status PD3_ACK_INTSTA generated by the primary side. 0 = Allow the interrupt; 1 = Mask the interrupt.
1	PRESET_ACK_INTMASK. Read-write. Reset: 0. Description: For each bit, Mask the interrupt status PRST_ACK_INTSTA generated by the primary side. 0 = Allow the interrupt; 1 = Mask the interrupt.
0	PLTR_UPDATE_INTMASK. Read-write. Reset: 0. Description: For each bit, Mask the interrupt status PLTR_UPDATE_INTSTA generated by the primary side. 0 = Allow the interrupt; 1 = Mask the interrupt.

NBIO0NTB0x0000000C...NBIO1NTB1x0000000C (NTB::NTB_SMU_PINTSTA)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000000C; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000000C; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:24	Reserved.
23:16	PMISC1_ACK_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 00h. Description: RW1C. For each bit, indicating the driver on the primary side has acknowledge to SMU firmware PMISC1_NOTICE. 0 = the interrupt status is not set. 1 = the interrupt status is set
15:5	PMISC0_ACK_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 000h. Description: RW1C. For each bit, indicating the driver on the primary side has acknowledge to SMU firmware PMISC0_NOTICE. 0 = the interrupt status is not set. 1 = the interrupt status is set
4	PD0_ACK_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: RW1C. indicating the driver on the primary side has acknowledge to the notice from SMU firmware that the secondary side is repairing to D0 status. 0 = the interrupt status is not set. 1 = the interrupt status is set
3	PPMETO_ACK_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: RW1C. indicating the driver on the primary side has acknowledge to the notice from SMU firmware that the secondary side is repairing to turn off the power. 0 = the interrupt status is not set. 1 = the interrupt status is set
2	PD3_ACK_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: RW1C. indicating the driver on the primary side has acknowledge to the notice from SMU firmware that the secondary side is repairing to D3 status. 0 = the interrupt status is not set. 1 = the interrupt status is set
1	PRESET_ACK_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: RW1C. Indicating the driver on the primary side has acknowledge to the notice from SMU firmware that the secondary side is in reset. 0 = the interrupt status is not set. 1 = the interrupt status is set
0	PLTR_UPDATE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: RW1C. Indicating the LTR value has changed on the primary side of NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set

NBIO0NTB0x00000010...NBIO1NTB1x00000010 (NTB::NTB_SMU_SCTRL0)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000010; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000010; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:24	Reserved.
23:16	SMISC1_NOTICE . Write-only. Reset: 00h. For each bit, SMU/ PSP Write 1 to this bit allow NTB set corresponding SMISC1_INTSTA bit for the driver at the secondary system.
15:5	SMISC0_NOTICE . Write-only. Reset: 000h. For each bit, SMU/ PSP Write 1 to this bit allow NTB set corresponding SMISC0_INTSTA bit for the driver at the secondary system.
4	SD0_NOTICE . Write-only. Reset: 0. SMU/ PSP Write 1 to this bit allow NTB set SD0NOTICE_INTSTA for the driver at the secondary system. It's used for synch for D status change from D3 to D0 on the primary side of NTB.
3	SPMETO_NOTICE . Write-only. Reset: 0. SMU/ PSP Write 1 to this bit allow NTB set SPMETONOTICE_INTSTA for the driver at the secondary system. It's used for synch for PME_TO on the primary side of NTB.
2	SD3_NOTICE . Write-only. Reset: 0. SMU/ PSP Write 1 to this bit allow NTB set SD3NOTICE_INTSTA for the driver at the secondary system. It's used for synch for D status change from D0 to D3 on the primary side of NTB.
1	SRESET_NOTICE . Write-only. Reset: 0. When the primary side of NTB need to reset, SMU/ PSP Write 1 to this bit allow NTB set SRESETNOTICE_INTSTA for the driver at the secondary system. It's used for synch for reset on the primary side of NTB.
0	Reserved.

NBIO0NTB0x00000018...NBIO1NTB1x00000018 (NTB::NTB_SMU_SINTMASK)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000018; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000018; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:24	Reserved.
23:16	SMISC1_ACK_INTMASK. Read-write. Reset: 00h. Description: For each bit, Mask the interrupt status SMISC1_ACK_INTSTA generated by the secondary side. 0 = Allow the interrupt; 1 = Mask the interrupt.
15:5	SMISC0_ACK_INTMASK. Read-write. Reset: 000h. Description: For each bit, Mask the interrupt status SMISC0_ACK_INTSTA generated by the secondary side. 0 = Allow the interrupt; 1 = Mask the interrupt.
4	SD0_ACK_INTMASK. Read-write. Reset: 0. Description: For each bit, Mask the interrupt status SD0_ACK_INTSTA generated by the secondary side. 0 = Allow the interrupt; 1 = Mask the interrupt.
3	SPMETO_ACK_INTMASK. Read-write. Reset: 0. Description: For each bit, Mask the interrupt status SPMETO_ACK_INTSTA generated by the secondary side. 0 = Allow the interrupt; 1 = Mask the interrupt.
2	SD3_ACK_INTMASK. Read-write. Reset: 0. Description: For each bit, Mask the interrupt status SD3_ACK_INTSTA generated by the secondary side. 0 = Allow the interrupt; 1 = Mask the interrupt.
1	SRESET_ACK_INTMASK. Read-write. Reset: 0. Description: For each bit, Mask the interrupt status SRST_ACK_INTSTA generated by the secondary side. 0 = Allow the interrupt; 1 = Mask the interrupt.
0	SLTR_UPDATE_INTMASK. Read-write. Reset: 0. Description: For each bit, Mask the interrupt status SLTR_UPDATE_INTSTA generated by the secondary side. 0 = Allow the interrupt; 1 = Mask the interrupt.

NBIO0NTB0x0000001C...NBIO1NTB1x0000001C (NTB::NTB_SMU_SINTSTA)

_inst[NB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000001C; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000001C; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:24	Reserved.
23:16	SMISC1_ACK_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 00h. Description: RW1C. For each bit, indicating the driver on the secondary side has acknowledge to SMU firmware SMISC1_NOTICE. 0 = the interrupt status is not set. 1 = the interrupt status is set
15:5	SMISC0_ACK_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 000h. Description: RW1C. For each bit, indicating the driver on the secondary side has acknowledge to SMU firmware SMISC0_NOTICE. 0 = the interrupt status is not set. 1 = the interrupt status is set
4	SD0_ACK_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: RW1C. indicating the driver on the secondary side has acknowledge to the notice from SMU firmware that the primary side is repairing to D0 status. 0 = the interrupt status is not set. 1 = the interrupt status is set
3	SPMETO_ACK_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: RW1C. indicating the driver on the secondary side has acknowledge to the notice from SMU firmware that the primary side is repairing to turn off the power. 0 = the interrupt status is not set. 1 = the interrupt status is set
2	SD3_ACK_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: RW1C. indicating the driver on the secondary side has acknowledge to the notice from SMU firmware that the primary side is repairing to D3 status. 0 = the interrupt status is not set. 1 = the interrupt status is set
1	SRESET_ACK_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: RW1C. Indicating the driver on the secondary side has acknowledge to the notice from SMU firmware that the primary side is in reset. 0 = the interrupt status is not set. 1 = the interrupt status is set
0	SLTR_UPDATE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: RW1C. Indicating the LTR value has changed on the secondary side of NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set

NBIO0NTB0x00000020...NBIO1NTB1x00000020 (NTB::NTB_SMU_PPOLLSTA)

Read-only.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000020; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000020; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:24	Reserved.
23:16	PMISC1_ACK_POLLSTA. Read-only. Reset: 00h. RO. For each bit, When PMISC1_ACK_INTSTA[n]=1 and PRDRSP_NUM=0, PWRRSP_NUM=0, SRDRSP_NUM=0, SWRRSP_NUM=0, this status is 1.
15:5	PMISC0_ACK_POLLSTA. Read-only. Reset: 000h. RO. For each bit, When PMISC0_ACK_INTSTA[n]=1 and PRDRSP_NUM=0, PWRRSP_NUM=0, SRDRSP_NUM=0, SWRRSP_NUM=0, this status is 1.
4	PD0_ACK_POLLSTA. Read-only. Reset: 0. RO. When PD0_ACK_INTSTA=1 and PRDRSP_NUM=0, PWRRSP_NUM=0, SRDRSP_NUM=0, SWRRSP_NUM=0, this status is 1.
3	PPMETO_ACK_POLLSTA. Read-only. Reset: 0. RO. When PPMETO_ACK_INTSTA=1 and PRDRSP_NUM=0, PWRRSP_NUM=0, SRDRSP_NUM=0, SWRRSP_NUM=0, this status is 1.
2	PD3_ACK_POLLSTA. Read-only. Reset: 0. RO. When PD3_ACK_INTSTA=1 and PRDRSP_NUM=0, PWRRSP_NUM=0, SRDRSP_NUM=0, SWRRSP_NUM=0, this status is 1.
1	PRESET_ACK_POLLSTA. Read-only. Reset: 0. RO. When PRST_ACK_INTSTA=1 and PRDRSP_NUM=0, PWRRSP_NUM=0, SRDRSP_NUM=0, SWRRSP_NUM=0, this status is 1.
0	Reserved.

NBIO0NTB0x00000030...NBIO1NTB1x00000030 (NTB::NTB_SMU_SPOLLSTA)

Read-only.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000030; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000030; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:24	Reserved.
23:16	SMISC1_ACK_POLLSTA. Read-only. Reset: 00h. For each bit, When SMISC1_ACK_INTSTA[n]=1 and PRDRSP_NUM=0, PWRRSP_NUM=0, SRDRSP_NUM=0, SWRRSP_NUM=0, this status is 1.
15:5	SMISC0_ACK_POLLSTA. Read-only. Reset: 000h. For each bit, When SMISC0_ACK_INTSTA[n]=1 and PRDRSP_NUM=0, PWRRSP_NUM=0, SRDRSP_NUM=0, SWRRSP_NUM=0, this status is 1.
4	SD0_ACK_POLLSTA. Read-only. Reset: 0. When SD0_ACK_INTSTA=1 and PRDRSP_NUM=0, PWRRSP_NUM=0, SRDRSP_NUM=0, SWRRSP_NUM=0, this status is 1.
3	SPMETO_ACK_POLLSTA. Read-only. Reset: 0. When SPMETO_ACK_INTSTA=1 and PRDRSP_NUM=0, PWRRSP_NUM=0, SRDRSP_NUM=0, SWRRSP_NUM=0, this status is 1.
2	SD3_ACK_POLLSTA. Read-only. Reset: 0. When SD3_ACK_INTSTA=1 and PRDRSP_NUM=0, PWRRSP_NUM=0, SRDRSP_NUM=0, SWRRSP_NUM=0, this status is 1.
1	SRESET_ACK_POLLSTA. Read-only. Reset: 0. When SRST_ACK_INTSTA=1 and PRDRSP_NUM=0, PWRRSP_NUM=0, SRDRSP_NUM=0, SWRRSP_NUM=0, this status is 1.
0	Reserved.

NBIO0NTB0x00000040...NBIO1NTB1x00000040 (NTB::NVME_SMU_RSTINTSTA)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000040; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000040; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:2	Reserved.
1	NVME_TRAP_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: RW1C. Indicating NVME MMIO register access need trap to SMN . 0 = the interrupt status is not set 1 = the interrupt status is set NTB hardware set this bit to 1 when received transaction to the CSR need to trap to SMN. The corresponding RSMU interrupt line is NTB_RSMU_pwrmtg_intr_15. RW1C to clear this bit.
0	NVME_NSSR_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: RW1C. Indicating NVMECSW requires an NVME Subsystem reset. 0 = the interrupt status is not set 1 = the interrupt status is set NTB hardware set this bit to 1 when NVMECSW write 1 to NVMECSW_NSSR_REQ. The corresponding RSMU interrupt line is NTB_RSMU_pwrmtg_intr_14. RW1C to clear this bit.

NBIO0NTB0x00000044...NBIO1NTB1x00000044 (NTB::NVME_SMU_RSTINTMASK)

Read-write.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000044; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000044; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:2	Reserved.
1	NVME_TRAP_INTMASK. Read-write. Reset: 0. Description: Mask the interrupt status NVME_TRAP_INTSTA. 0 = Allow the interrupt 1 = Mask the interrupt
0	NVME_NSSR_INTMASK. Read-write. Reset: 0. Description: Mask the interrupt status NVME_NSSR_INTSTA. 0 = Allow the interrupt 1 = Mask the interrupt

NBIO0NTB0x00000060...NBIO1NTB1x00000060 (NTB::NTB_SMU_VMODE)

Read-write.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000060; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000060; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:1	Reserved.
0	NTB_SMU_VMODEEN. Read-write. Reset: 0. Description: Virtual NTB mode enable. 0 = Legacy mode 1 = Virtual mode

NBIO0NTB0x00000064...NBIO1NTB1x00000064 (NTB::NTB_SMU_VCMAPEN)

Read-write.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000064; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000064; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:2	Reserved.
1	VCMAPEN_LMOD. Read-write. Reset: 0. Description: VC0/1 mapping to VC7 enable in legacy NTB mode. 0 = Disable 1 = Enable
0	VCMAPEN_VMOD. Read-write. Reset: 1. Description: VC0/1 mapping to VC7 enable in virtual NTB mode. 0 = Disable 1 = Enable

NBIO0NTB0x00000068...NBIO1NTB1x00000068 (NTB::NTB_SMU_RSVTAGNUM_VC1)

Read-write.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000068; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000068; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:4	Reserved.
3:0	RSVTAGNUM_VC1. Read-write. Reset: 2h. Description: Number of reserved tags for posted requests in virtual NTB mode. The value may be 0-15.

NBIO0NTB0x0000006C...NBIO1NTB1x0000006C (NTB::NTB_SMU_SDPporten)

Read-write.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000006C; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000006C; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:4	Reserved.
3	SEC_CMPEN. Read-write. Reset: 0. Description: Secondary completer SDP port enable. 0 = Disable 1 = Enable
2	SEC_ORGEN. Read-write. Reset: 0. Description: Secondary originator SDP port enable. 0 = Disable 1 = Enable
1	PRI_CMPEN. Read-write. Reset: 0. Description: Primary completer SDP port enable. 0 = Disable 1 = Enable
0	PRI_ORGEN. Read-write. Reset: 0. Description: Primary originator SDP port enable. 0 = Disable 1 = Enable

NBIO0NTB0x00000070...NBIO1NTB1x00000070 (NTB::NTB_SMU_VC0WREN)

Read-write.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000070; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000070; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:2	Reserved.
1	VC0WREN_LMOD. Read-write. Reset: 0. Description: Write requests go VC0 enable in legacy NTB mode. 0 = Disable 1 = Enable
0	VC0WREN_VMOD. Read-write. Reset: 1. Description: Write requests go VC0 enable in virtual NTB mode. 0 = Disable 1 = Enable

NBIO0NTB0x00000074...NBIO1NTB1x00000074 (NTB::NTB_SMU_RCHAINCTRL)

Read-write.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000074; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000074; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:3	Reserved.
2	RCHAIN_OUT_KEEP_VMOD. Read-write. Reset: 0. Description: In virtual mode, whether keep the requests of a group(grouped by ReqChain==1) together without interting requests from other side. 0 = Not keep 1 = Keep
1	SRCHAIN_IN_FORCE. Read-write. Reset: 1. Description: Force ReqChain from secondary side to zero at the input port of NTB. 0 = Not force 1 = Force
0	PRCHAIN_IN_FORCE. Read-write. Reset: 1. Description: Force ReqChain from primary side to zero at the input port of NTB. 0 = Not force 1 = Force

NBIO0NTB0x00000078...NBIO1NTB1x00000078 (NTB::NTB_SMU_CLKOFFCTRL)

Read-write.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000078; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000078; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:24	Reserved.
23:16	CORECLKOFF_HYST. Read-write. Reset: 00h. Core clocks off hysteresis
15:8	CSRCLKOFF_HYST. Read-write. Reset: 0Fh. CSR clock off hysteresis
7:2	Reserved.
1	CORECLKOFF_EN. Read-write. Reset: 0. Description: Core clock enable(PRI_CLK,SEC_CLK,NTB_CLK and SION CLKs) 0 = Disable 1 = Enable
0	CSRCLKOFF_EN. Read-write. Reset: 0. Description: Gating CSR_CLK. 0 = Disable 1 = Enable

NBIO0NTB0x0000007C...NBIO1NTB1x0000007C (NTB::NTB_SMU_LCLKCTL_OVERRIDE)

Read-write.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000007C; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000007C; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:2	Reserved.
1	LCLKCTL_OVERRIDE_EN. Read-write. Reset: 0. Description: NTB_lclk_ctrl override enable 0 = Disable 1 = Enable
0	LCLKCTL_OVERRIDE_VAL. Read-write. Reset: 1. Description: NTB_lclk_ctrl override value 0 or 1

NBIO0NTB0x0000020C...NBIO1NTB1x0000020C (NTB::SPADMUTEX)

Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000020C; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000020C; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31	SPADMUTEXCLEAR. Write-only. Reset: 0. Write Only. scratch pad register clear to 0. Write Only. Write 1 to this bit clears the entire 32-bit register to 0.
30:0	SPADMUTEXID. Read-write. Reset: 0000_0000h. Scratch pad master ID. 0 = it means that the mutex is free. When it is non-zero, it means that the mutex is owned by the master which ID is the value of this register field. Only can be written when the entire 32-bit register is 0.

NBIO0NTB0x00000210...NBIO1NTB1x0000024C (NTB::SPADREG)

Read-write. Reset: 0000_0000h.

`_instNTB0_n[15:0]_nbio0_aliasSMN; NBIO0NTB0x0000_02[4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]; NBIO0NTB0=0400_0000h``_instNTB1_n[15:0]_nbio0_aliasSMN; NBIO0NTB1x0000_02[4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]; NBIO0NTB1=0410_0000h``_instNTB0_n[15:0]_nbio1_aliasSMN; NBIO1NTB0x0000_02[4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]; NBIO1NTB0=0420_0000h``_instNTB1_n[15:0]_nbio1_aliasSMN; NBIO1NTB1x0000_02[4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10]; NBIO1NTB1=0430_0000h`

Bits	Description
31:0	SPADREG. Read-write. Reset: 0000_0000h. Description: This is one of the 16 scratch pad registers. Synchronization is provided with a hardware semaphore (SPADMUTEX). There are 16 indexes (0 ~ 15), index number corresponds to "_n*" in register_instance. For example: <code>_instNTB0_n15_nbio0_aliasSMN, _instNTB0_n15_nbio1_aliasSMN, _instNTB1_n15_nbio0_aliasSMN and _instNTB1_n15_nbio1_aliasSMN</code> means "This is one of the 16 scratch pad registers which index is 15"

NBIO0NTB0x00000408...NBIO1NTB1x00000408 (NTB::PSIDE_INFO)`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000408; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000408; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:2	Reserved.
1	PSIDE_EN. Read-write. Reset: 0. 1 means that the driver on the primary side is ready. Used for drivers on both sides to sync if necessary.
0	PSIDE_INFO. Read-only. Reset: Fixed,0. It means that the register is for the primary side.

NBIO0NTB0x00000410...NBIO1NTB1x00000410 (NTB::PROMBARLMT)

Read-write. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000410; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000410; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:0	PROMBARLMT . Read-write. Reset: 0000_0000h. The offset value limit the size of the memory window exposed by expansion ROM BAR for the primary system.

NBIO0NTB0x00000414...NBIO1NTB1x00000414 (NTB::PBAR1LMT)`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000414; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000414; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:12	PBAR1LMT . Read-write. Reset: 0_0000h. The offset value limit the size of the memory window exposed by BAR1 at the primary side.
11:0	Reserved.

NBIO0NTB0x00000418...NBIO1NTB1x00000418 (NTB::PBAR23LMT_LO)`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000418; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000418; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:12	PBAR23LMT_LO . Read-write. Reset: 0_0000h. The offset value limit the size (Low part) of the memory window exposed by BAR2/3 at the primary side.
11:0	Reserved.

NBIO0NTB0x0000041C...NBIO1NTB1x0000041C (NTB::PBAR23LMT_HI)

Read-write. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000041C; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000041C; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:0	PBAR23LMT_HI . Read-write. Reset: 0000_0000h. The offset value limit the size (High part) of the memory window exposed by BAR2/3 at the primary side.

NBIO0NTB0x00000420...NBIO1NTB1x00000420 (NTB::PBAR45LMT_LO)`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000420; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000420; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:12	PBAR45LMT_LO . Read-write. Reset: 0_0000h. The offset value limit the size (Low part) of the memory window exposed by BAR4/5 at the primary side.
11:0	Reserved.

NBIO0NTB0x00000424...NBIO1NTB1x00000424 (NTB::PBAR45LMT_HI)

Read-write. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000424; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000424; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:0	PBAR45LMT_HI . Read-write. Reset: 0000_0000h. The offset value limit the size (High part) of the memory window exposed by BAR4/5 at the primary side.

NBIO0NTB0x00000428...NBIO1NTB1x00000428 (NTB::PROMBARXLAT_LO)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000428; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000428; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:5	PROMBARXLAT_LO . Read-write. Reset: 000_0000h. The base address (Low part) of the secondary memory window. It is used to translate the address from the Option ROM BAR window at the primary side.
4:0	Reserved.

NBIO0NTB0x0000042C...NBIO1NTB1x0000042C (NTB::PROMBARXLAT_HI)

Read-write. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000042C; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000042C; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:0	PROMBARXLAT_HI . Read-write. Reset: 0000_0000h. The base address (High part) of the secondary memory window. It is used to translate the address from the Option ROM BAR window at the primary side.

NBIO0NTB0x00000430...NBIO1NTB1x00000430 (NTB::PBAR1XLAT_LO)

Read-write. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000430; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000430; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:12	PBAR1XLAT_LO . Read-write. Reset: 0_0000h. The base address (Low part) of the secondary memory window. It is used to translate the address from the BAR1 window at the primary side.
11:4	TPH_ST . Read-write. Reset: 00h. When override the steering tag, this field provides the ST Lower for this translation window.
3:2	TPH_CTRL . Read-write. Reset: 0h. Description: This field controls the TPH attributes within a request when it is passing through this translation window. 00h: Keep the original TH (or Steering) and Steering Tag. 01h: Keep the original TH (or Steering) and Steering Tag. 2h: Force the TH (or Steering) to 1 while keep the Steering Tag. 3h: Force the TH (or Steering) to 1 and override the Steering Tag.
1:0	NS_CTRL . Read-write. Reset: 0h. Description: This field controls the no-snoop attributes within a request when it is passing through this translation window. 00h: Keep the original No Snoop attribute. 01h: Reserved 2h: Force Snoop: Override the No Snoop bit to 0. 3h: Force No-Snoop: Override No Snoop bit to 1.

NBIO0NTB0x00000434...NBIO1NTB1x00000434 (NTB::PBAR1XLAT_HI)

Read-write. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000434; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000434; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:0	PBAR1XLAT_HI . Read-write. Reset: 0000_0000h. The base address (High part) of the secondary memory window. It is used to translate the address from the BAR1 window at the primary side.

NBIO0NTB0x00000438...NBIO1NTB1x00000438 (NTB::PBAR23XLAT_LO)

Read-write. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000438; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000438; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:12	PBAR23XLAT_LO. Read-write. Reset: 0_0000h. The base address (Low part) of the secondary memory window. It is used to translate the address from the BAR23 window at the primary side.
11:4	TPH_ST. Read-write. Reset: 00h. When override the steering tag, this field provides the ST Lower for this translation window.
3:2	TPH_CTRL. Read-write. Reset: 0h. Description: This field controls the TPH attributes within a request when it is passing through this translation window. 00h: Keep the original TH (or Steering) and Steering Tag. 01h: Keep the original TH (or Steering) and Steering Tag. 2h: Force the TH (or Steering) to 1 while keep the Steering Tag. 3h: Force the TH (or Steering) to 1 and override the Steering Tag.
1:0	NS_CTRL. Read-write. Reset: 0h. Description: This field controls the no-snoop attributes within a request when it is passing through this translation window. 00h: Keep the original No Snoop attribute. 01h: Reserved 2h: Force Snoop: Override the No Snoop bit to 0. 3h: Force No-Snoop: Override No Snoop bit to 1.

NBIO0NTB0x0000043C...NBIO1NTB1x0000043C (NTB::PBAR23XLAT_HI)

Read-write. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000043C; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000043C; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:0	PBAR23XLAT_HI. Read-write. Reset: 0000_0000h. The base address (High part) of the secondary memory window. It is used to translate the address from the BAR23 window at the primary side.

NBIO0NTB0x00000440...NBIO1NTB1x00000440 (NTB::PBAR45XLAT_LO)

Read-write. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000440; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000440; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:12	PBAR45XLAT_LO . Read-write. Reset: 0_0000h. The base address (Low part) of the secondary memory window. It is used to translate the address from the BAR45 window at the primary side.
11:4	TPH_ST . Read-write. Reset: 00h. When override the steering tag, this field provides the ST Lower for this translation window.
3:2	TPH_CTRL . Read-write. Reset: 0h. Description: This field controls the TPH attributes within a request when it is passing through this translation window. 00h: Keep the original TH (or Steering) and Steering Tag. 01h: Keep the original TH (or Steering) and Steering Tag. 2h: Force the TH (or Steering) to 1 while keep the Steering Tag. 3h: Force the TH (or Steering) to 1 and override the Steering Tag.
1:0	NS_CTRL . Read-write. Reset: 0h. Description: This field controls the no-snoop attributes within a request when it is passing through this translation window. 00h: Keep the original No Snoop attribute. 01h: Reserved 2h: Force Snoop: Override the No Snoop bit to 0. 3h: Force No-Snoop: Override No Snoop bit to 1.

NBIO0NTB0x00000444...NBIO1NTB1x00000444 (NTB::PBAR45XLAT_HI)

Read-write. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000444; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000444; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:0	PBAR45XLAT_HI . Read-write. Reset: 0000_0000h. The base address (High part) of the secondary memory window. It is used to translate the address from the BAR45 window at the primary side.

NBIO0NTB0x00000450...NBIO1NTB1x00000450 (NTB::PDBFM)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000450; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000450; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:16	Reserved.
15:0	PDBFM . Read-write. Reset: 0000h. Description: For each doorbell interrupt status on the secondary system, there is a corresponding PDBFM bit to control when to set this status: 0 = Set the interrupt status when all previous write requests have been forwarded to the secondary side. 1 = Set the interrupt status when all responses for previous write requests have returned from the secondary side

NBIO0NTB0x00000454...NBIO1NTB1x00000454 (NTB::PDBREQ)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000454; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000454; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:16	Reserved.
15:0	PDBREQ . Write-only. Reset: 0000h. For each bit, write 1 by the primary side causes a secondary side doorbell interrupt status asserting.

NBIO0NTB0x00000458...NBIO1NTB1x00000458 (NTB::PMIRR_SDBSTA)

Read-only.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000458; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000458; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:16	Reserved.
15:0	PMIRR_SDBSTA. Read-only. Reset: 0000h. Description: Each bit indicating a doorbell interrupt status at the system on the secondary side of the NTB. 0 = the doorbell interrupt status is not set. 1 = the doorbell interrupt status is set

NBIO0NTB0x0000045C...NBIO1NTB1x0000045C (NTB::PDBMASK)`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000045C; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000045C; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:16	Reserved.
15:0	PDBMASK. Read-write. Reset: FFFFh. Description: Mask the doorbell interrupts to the system on the Primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt

NBIO0NTB0x00000460...NBIO1NTB1x00000460 (NTB::PDBSTA)`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000460; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000460; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:16	Reserved.
15:0	PDBSTA. Read-write,Read,Write-1-to-clear. Reset: 0000h. Description: Each bit indicating a doorbell interrupt status at the system on the primary side of the NTB. 0 = the doorbell interrupt status is not set. 1 = the doorbell interrupt status is set

NBIO0NTB0x00000470...NBIO1NTB1x00000470 (NTB::PINTMASK)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000470; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000470; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31	Reserved.
30	PLUT_INTMASK. Read-write. Reset: 1. Description: This bit is used to mask the primary side lookup table PLUT_INTSTA to the system on the primary side of the NTB. 0 = Allow the interrupt 1 = Mask the interrupt.
29	PECCDE_INTMASK. Read-write. Reset: 1. Description: This bit is used to mask the primary side lookup table ECC single error interrupt (PECCDE_INTSTA) to the system on the primary side of the NTB. 0 = Allow the interrupt 1 = Mask the interrupt.
28	PECCSE_INTMASK. Read-write. Reset: 1. Description: This bit is used to mask the primary side lookup table ECC single error interrupt (PECCSE_INTSTA) to the system on the primary side of the NTB. 0 = Allow the interrupt 1 = Mask the interrupt.
27:24	PSDPERR_INTMASK. Read-write. Reset: Fh. Description: For each bit, mask the corresponding SDP Error interrupt (PSDPERR_INTSTA) to the system on the primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt.
23:16	PMISC1_INTMASK. Read-write. Reset: FFh. Description: For each bit, mask the corresponding MISC1 interrupt to the system on the primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt.
15:5	PMISC0_INTMASK. Read-write. Reset: 7FFh. Description: For each bit, mask the corresponding MISC0 interrupt to the system on the primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt.
4	PD0NOTICE_INTMASK. Read-write. Reset: 1. Description: Mask the D0 notice interrupt to the system on the primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt.
3	PPMETONOTICE_INTMASK. Read-write. Reset: 1. Description: Mask the PME_TO notice interrupt to the system on the primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt.
2	PD3NOTICE_INTMASK. Read-write. Reset: 1. Description: Mask the D3 notice interrupt to the system on the primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt.
1	PRESETNOTICE_INTMASK. Read-write. Reset: 1. Description: Mask the reset notice interrupt to the system on the primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt.

0	PFLUSH_INTMASK. Read-write. Reset: 1.
	Description: Mask the flush interrupt to the system on the primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt.

NBIO0NTB0x00000474...NBIO1NTB1x00000474 (NTB::PINTSTA)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000474; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000474; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31	Reserved.
30	PLUT_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: This bit indicating there is transaction accessed the lookup table through BAR1 on the primary side with data parity error or origin data error. 0 = the interrupt status is not set 1 the interrupt status is set.
29	PECCDE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: This bit indicating the lookup table double error interrupt status to the system on the primary side of the NTB. When lookup table double error occurred, NTB will assert the related interrupt status to the primary side. 0 = the interrupt status is not set 1 the interrupt status is set.
28	PECCSE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: This bit indicating the lookup table single error interrupt status to the system on the primary side of the NTB. When lookup table single error occurred, NTB will assert the related interrupt status to the primary side. 0 = the interrupt status is not set 1 the interrupt status is set.
27:24	PSDPERR_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0h. Description: For each bit, indicating the a special SDP interface error interrupt status to the system on the primary side of the NTB. When a SDP transaction from the primary side is error, NTB will assert the related interrupt status to the primary side. 0 = the interrupt status is not set. 1 = the interrupt status is set.
23:16	PMISC1_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 00h. Description: For each bit, indicating the a PMISC1_NOTICE notice interrupt status to the system on the primary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set.
15:5	PMISC0_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 000h. Description: For each bit, indicating the a PMISC0_NOTICE notice interrupt status to the system on the primary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set.
4	PD0NOTICE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: Indicating the D0 notice interrupt status to the system on the primary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set.
3	PPMETONOTICE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: Indicating the PME TO notice interrupt status to the system on the primary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set.
2	PD3NOTICE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: Indicating the D3 notice interrupt status to the system on the primary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set.
1	PRESETNOTICE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0.

	Description: Indicating the reset notice interrupt status to the system on the primary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set.
0	PFLUSH_INTSTA. Read-write, Read, Write-1-to-clear. Reset: 0.
	Description: Indicating the flush interrupt status to the system on the primary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set.

NBIO0NTB0x00000478...NBIO1NTB1x00000478 (NTB::PINTMASK1)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000478; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000478; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:4	Reserved.
3	PCTXRAM_ECCDE_INTMASK. Read-write. Reset: 1.
	Description: Mask the CTXRAM ECC double error interrupt (PCTXRAM_ECCDE_INTSTA) to the system on the primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt.
2	PCTXRAM_ECCSE_INTMASK. Read-write. Reset: 1.
	Description: Mask the CTXRAM ECC single error interrupt (PCTXRAM_ECCSE_INTSTA) to the system on the primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt.
1	PTAGRAM_ECCDE_INTMASK. Read-write. Reset: 1.
	Description: Mask the TAGRAM ECC double error interrupt (PTAGRAM_ECCDE_INTSTA) to the system on the primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt.
0	PTAGRAM_ECCSE_INTMASK. Read-write. Reset: 1.
	Description: Mask the TAGRAM ECC single error interrupt (PTAGRAM_ECCSE_INTSTA) to the system on the primary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt.

NBIO0NTB0x0000047C...NBIO1NTB1x0000047C (NTB::PINTSTA1)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000047C; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000047C; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:4	Reserved.
3	PCTXRAM_ECCDE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: This bit indicating the CTXRAM double error interrupt status to the system on the primary side of the NTB. 0 = the interrupt status is not set 1 the interrupt status is set.
2	PCTXRAM_ECCSE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: This bit indicating the CTXRAM single error interrupt status to the system on the primary side of the NTB. 0 = the interrupt status is not set 1 the interrupt status is set.
1	PTAGRAM_ECCDE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: This bit indicating the TAGRAM double error interrupt status to the system on the primary side of the NTB. 0 = the interrupt status is not set 1 the interrupt status is set.
0	PTAGRAM_ECCSE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: This bit indicating the TAGRAM single error interrupt status to the system on the primary side of the NTB. 0 = the interrupt status is not set 1 the interrupt status is set.

NBIO0NTB0x00000480...NBIO1NTB1x00000480 (NTB::PPME_STA)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000480; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000480; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:1	Reserved.
0	PPME_STA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: Indicating the PME status at the primary side of the NTB. 0 = the PME status is not set. 1 = the PME status is set.

NBIO0NTB0x00000494...NBIO1NTB1x00000494 (NTB::PLTR_LATENCY)

Read-write. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000494; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000494; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:16	PLTR_SNP_LTNCY. Read-write. Reset: 0000h. Snoop latency for the secondary side.
15:0	PLTR_NSNP_LTNCY. Read-write. Reset: 0000h. Non Snoop latency for the secondary side.

NBIO0NTB0x00000498...NBIO1NTB1x00000498 (NTB::PFLUSH_TRIG)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000498; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000498; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:1	Reserved.
0	PFLUSH_TRIG. Write-only. Reset: 0. Write 1 to this bit causes NTB to insert a zero-length read to the secondary side of NTB.

NBIO0NTB0x0000049C...NBIO1NTB1x0000049C (NTB::PFLUSH_MOD)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000049C; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000049C; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:1	Reserved.
0	PFLUSH_MOD . Read-write. Reset: 0. Flush mode control on the primary system.

NBIO0NTB0x000004A0...NBIO1NTB1x000004A0 (NTB::P_SMU_ACK)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000004A0; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000004A0; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:24	Reserved.
23:16	PMISC1_ACK . Write-only. Reset: 00h. For each bit, Writing 1 to this bit allows NTB to set the corresponding status bit of PMISC1_INTSTA at the primary system.
15:5	PMISC0_ACK . Write-only. Reset: 000h. For each bit, Writing 1 to this bit allows NTB to set the corresponding status bit of PMISC0_INTSTA at the primary system.
4	PD0_ACK . Write-only. Reset: 0. Writing 1 to this bit allows NTB to set PD0_ACK_INTSTA the primary system.
3	PPMETO_ACK . Write-only. Reset: 0. Writing 1 to this bit allows NTB to set PPMETO_ACK_INTSTA the primary system.
2	PD3_ACK . Write-only. Reset: 0. Writing 1 to this bit allows NTB to set PD3_ACK_INTSTA at the primary system.
1	PRST_ACK . Write-only. Reset: 0. Writing 1 to this bit allows NTB to set PRST_ACK_INTSTA at the primary system.
0	Reserved.

NBIO0NTB0x000004A4...NBIO1NTB1x000004A4 (NTB::P_SINRST)

Read-only.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000004A4; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000004A4; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:1	Reserved.
0	P_SINRST . Read-only. Reset: 0. Description: The reset status of secondary side. 0 = The secondary side of NTB is not in reset status. 1 = The secondary side of NTB is in reset status.

NBIO0NTB0x000004A8...NBIO1NTB1x000004A8 (NTB::P_RSPNUM)

Read-only. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000004A8; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000004A8; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:16	PRDRSP_NUM . Read-only. Reset: 0000h. The counter recording the remaining read responses should be returned to the primary side of NTB and the read responses should be returned to NTB for the inserted read request to the secondary side.
15:0	PWRRSP_NUM . Read-only. Reset: 0000h. The counter recording the remaining read responses should be returned to the primary side of NTB .

NBIO0NTB0x000004B0...NBIO1NTB1x000004B0 (NTB::PSMU_SPADMUTEX)

Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000004B0; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000004B0; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31	PSMU_SPADMUTEXCLEAR. Write-only. Reset: 0. 1 = clear the entire 32-bit register to 0.
30:0	PSMU_SPADMUTEXID. Read-write. Reset: 0000_0000h. 0 = the mutex is free. When it's not zero, the mutex is owned by the master which ID is the value of this register field.

NBIO0NTB0x000004B4...NBIO1NTB1x000004C0 (NTB::PSMU_SPADREG)

Read-write. Reset: 0000_0000h.

`_instNTB0_n[3:0]_nbio0_aliasSMN; NBIO0NTB0x0000_04[C0,BC,B8,B4]; NBIO0NTB0=0400_0000h``_instNTB1_n[3:0]_nbio0_aliasSMN; NBIO0NTB1x0000_04[C0,BC,B8,B4]; NBIO0NTB1=0410_0000h``_instNTB0_n[3:0]_nbio1_aliasSMN; NBIO1NTB0x0000_04[C0,BC,B8,B4]; NBIO1NTB0=0420_0000h``_instNTB1_n[3:0]_nbio1_aliasSMN; NBIO1NTB1x0000_04[C0,BC,B8,B4]; NBIO1NTB1=0430_0000h`

Bits	Description
31:0	PSMU_SPADREG. Read-write. Reset: 0000_0000h. Description: This is one of the Primary-SMU scratch pad registers. Synchronization is provided with a hardware semaphore (PSMU_SPADMUTEX). There are 4 indexes (0 ~ 3), index number corresponds to "_n*" in register_instance. For example: <code>_instNTB0_n3_nbio0_aliasSMN, _instNTB0_n3_nbio1_aliasSMN, _instNTB1_n3_nbio0_aliasSMN</code> and <code>_instNTB1_n3_nbio1_aliasSMN</code> means "This is one of the Primary-SMU scratch pad registers which index is 3"

NBIO0NTB0x000004F0...NBIO1NTB1x000004F0 (NTB::PLUT_CTRL)`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000004F0; NBIO0NTB[1:0]=04[1:0]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000004F0; NBIO1NTB[1:0]=04[3:2]0_0000h`

Bits	Description
31:16	Reserved.
15:8	PLUT_SIZEUNIT. Read-write. Reset: 00h. The translated granularity of the look-up-table translation window on the primary side. The granularity is a value of power-of-2 sizes starting from 4KB, it can be calculated by $4KB * (2^{PLUT_SIZEUNIT})$. 0 = 4KB; 1 = 8KB; 2 = 16KB; 3 = 32KB; 4 = 64KB; 5 = 128KB; Software should take the responsibility to program a correct value.
7:2	Reserved.
1	PLUT_ALLOC. Read-write. Reset: 0. Description: When the look-up-table resource on the primary side is enable, this field allocates the entire look-up-table resource on the primary side to one of the BARs (BAR1, BAR2/3, BAR4/5) on the primary side, all the other BARs on the primary side use the direct address translations. 0 = It is allocated for PBAR2/3. 1 = It is allocated for PBAR4/5.
0	PLUT_EN. Read-write. Reset: 0. Description: 1 = Enable the look-up-table resource on the primary side. It can be used for one of the BARs (BAR1, BAR2/3 and BAR4/5) on the primary side. 0 = Disable the look-up-table resource on the primary side.

NBIO0NTB0x000004F4...NBIO1NTB1x000004F4 (NTB::PLUT_TOTAL_ENTRY)

Read-only. Reset: Fixed,0000_000Bh.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000004F4; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000004F4; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:4	Reserved.
3:0	PLUT_TOTAL_ENTRY . Read-only. Reset: Fixed,Bh. This field records the total number of the Lookup table entries provide by Hardware on the primary side system, it can be calculated by $2^{(PLUT_TOTAL_ENTRY+1)}$. The value is implementation specific for projects.

NBIO0NTB0x000004F8...NBIO1NTB1x000004F8 (NTB::PLUT_STRIDE)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000004F8; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000004F8; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:8	Reserved.
7:0	PLUT_STRIDE . Read-write. Reset: 00h. Each LUT entry is 128-bits in size. This register indicates the stride between PLUT entries. The stride is a value of power-of-2 sizes starting from 4KB, is specified as $4KB \cdot (2^{PLUT_STRIDE})$. A value of 0h indicates a stride of 4K bytes, where the LUT entries are spaced 4k apart in PBAR1.

NBIO0NTB0x000004FC...NBIO1NTB1x000004FC (NTB::PLUT_ECC_ERRCNT)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000004FC; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000004FC; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:21	Reserved.
20	NTB_PLUT_ECCDEI_WAY . Read-write. Reset: 0. Description: This bit is only useful when NTB_PLUT_ECCDEI_EN is one and it is used to configure the way to inject double error. 1: inject error during writing to memory 0: inject error during reading from memory
19	NTB_PLUT_ECC_ERREVT_EN . Read-write. Reset: 0. Primary side lookup table ECC ERREVENT enable
18	NTB_PLUT_ECCDEI_EN . Read-write. Reset: 0. Primary side lookup table ECC double error injection enable. HW will inject one double error on each write 1'b1 to this bit. Please notice that NTB_PRI_LUT_ECCSEI_EN and NTB_PRI_LUT_ECCDEI_EN should be one hot, cannot be written to 1'b1 at the same time.
17	NTB_PLUT_ECCSEI_EN . Read-write. Reset: 0. Primary side lookup table ECC single error injection enable. HW will inject one single error on each write 1'b1 to this bit. Please notice that NTB_PRI_LUT_ECCSEI_EN and NTB_PRI_LUT_ECCDEI_EN should be one hot, cannot be written to 1'b1 at the same time.
16	PLUT_ECCERR_DROP_EN . Read-write. Reset: 0. Description: 1 = stop all the transactions from primary side when detect primary SDP parity error. Stop all the transactions from secondary side when detect secondary SDP parity error. 0 = continue transactions and only discard the error command.
15:8	PLUT_ECC_DECNT . Read-write. Reset: 01h. This field records the Lookup table ECC double error occur times provide by Hardware on the primary side system.
7:0	PLUT_ECC_SECNT . Read-write. Reset: 01h. This field records the Lookup table ECC single error occur times provide by Hardware on the primary side system.

NBIO0NTB0x00000500...NBIO1NTB1x00000500 (NTB::PTAGRAM_ECC_ERRCNT)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000500; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000500; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:21	Reserved.
20	PTAGRAM_ECCDEI_WAY. Read-write. Reset: 0. Description: This bit is only useful when PTAGRAM_ECCDEI_EN is one and it is used to configure the way to inject double error. 1: inject error during writing to memory 0: inject error during reading from memory
19	PTAGRAM_ECC_ERREVT_EN. Read-only. Reset: 1. TAGRAM ECC ERREVENT enable
18	PTAGRAM_ECCDEI_EN. Read-write. Reset: 0. Description: TAGRAM ECC double error injection enable. The way to inject error is configured by NTB_TAGRAM_ECCDEI_WAY. . Please notice that PTAGRAM_ECCSEI_EN and PTAGRAM_ECCDEI_EN should be one hot, cannot be written to 1'b1 at the same time.
17	PTAGRAM_ECCSEI_EN. Read-write. Reset: 0. Description: TAGRAM ECC single error injection enable. When this bit is one, the single error flags from memory will be set while reading from memory. Single error injection may only be done while reading, so it has no injection way register. Please notice that PTAGRAM_ECCSEI_EN and PTAGRAM_ECCDEI_EN should be one hot, can't be written to 1'b1 at the same time.
16	Reserved.
15:8	PTAGRAM_ECC_DECNT. Read-only. Reset: 01h. This field records the TAGRAM ECC double error occur times provide by Hardware.
7:0	PTAGRAM_ECC_SECNT. Read-write. Reset: 01h. This field records the TAGRAM ECC single error occur times provide by Hardware.

NBIO0NTB0x00000504...NBIO1NTB1x00000504 (NTB::PCTXRAM_ECC_ERRCNT)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000504; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000504; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:21	Reserved.
20	PCTXRAM_ECCDEI_WAY. Read-write. Reset: 0. Description: This bit is only useful when PCTXRAM_ECCDEI_EN is one and it is used to configure the way to inject double error. 1: inject error during writing to memory 0: inject error during reading from memory
19	PCTXRAM_ECC_ERREVT_EN. Read-only. Reset: 1. CTXRAM ECC ERREVENT enable
18	PCTXRAM_ECCDEI_EN. Read-write. Reset: 0. Description: CTXRAM ECC double error injection enable. The way to inject error is configured by NTB_CTXRAM_ECCDEI_WAY. . Please notice that PCTXRAM_ECCSEI_EN and PCTXRAM_ECCDEI_EN should be one hot, cannot be written to 1'b1 at the same time.
17	PCTXRAM_ECCSEI_EN. Read-write. Reset: 0. Description: CTXRAM ECC single error injection enable. When this bit is one, the single error flags from memory will be set while reading from memory. Single error injection may only be done while reading, so it has no injection way register. Please notice that PCTXRAM_ECCSEI_EN and PCTXRAM_ECCDEI_EN should be one hot, can't be written to 1'b1 at the same time.
16	Reserved.
15:8	PCTXRAM_ECC_DECNT. Read-only. Reset: 01h. This field records the CTXRAM ECC double error occur times provide by Hardware.
7:0	PCTXRAM_ECC_SECNT. Read-write. Reset: 01h. This field records the CTXRAM ECC single error occur times provide by Hardware.

NBIO0NTB0x00000508...NBIO1NTB1x00000508 (NTB::PRDECERR_CTRL)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000508; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000508; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:1	Reserved.
0	NTB_PLUT_WdataPchk_ERREVT_EN. Read-write. Reset: 0. Primary side Lookup table wdata parity check fail ERREVENT enable

NBIO0NTB0x00000808...NBIO1NTB1x00000808 (NTB::SSIDE_INFO)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000808; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000808; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:2	Reserved.
1	SSIDE_EN. Read-write. Reset: 0. 1 means that the driver on the secondary side is ready. Used for drivers on both sides to sync if necessary.
0	SSIDE_INFO. Read-only. Reset: Fixed,1. The register is for the secondary side.

NBIO0NTB0x00000810...NBIO1NTB1x00000810 (NTB::SROMBARLMT)

Read-write. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000810; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000810; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:0	SROMBARLMT. Read-write. Reset: 0000_0000h. The offset value limit the size of the memory window exposed by expansion ROM BAR for the secondary system.

NBIO0NTB0x00000814...NBIO1NTB1x00000814 (NTB::SBAR1LMT)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000814; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000814; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:12	SBAR1LMT . Read-write. Reset: 0_0000h. The offset value limit the size of the memory window exposed by BAR1 at the secondary side.
11:0	Reserved.

NBIO0NTB0x00000818...NBIO1NTB1x00000818 (NTB::SBAR23LMT_LO)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000818; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000818; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:12	SBAR23LMT_LO . Read-write. Reset: 0_0000h. The offset value limit the size (Low part) of the memory window exposed by BAR2/3 at the secondary side.
11:0	Reserved.

NBIO0NTB0x0000081C...NBIO1NTB1x0000081C (NTB::SBAR23LMT_HI)

Read-write. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000081C; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000081C; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:0	SBAR23LMT_HI . Read-write. Reset: 0000_0000h. The offset value limit the size (High part)of the memory window exposed by BAR2/3 at the secondary side.

NBIO0NTB0x00000820...NBIO1NTB1x00000820 (NTB::SBAR45LMT_LO)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000820; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000820; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:12	SBAR45LMT_LO . Read-write. Reset: 0_0000h. The offset value limit the size (Low part)of the memory window exposed by BAR4/5 at the secondary side.
11:0	Reserved.

NBIO0NTB0x00000824...NBIO1NTB1x00000824 (NTB::SBAR45LMT_HI)

Read-write. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000824; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000824; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:0	SBAR45LMT_HI . Read-write. Reset: 0000_0000h. The offset value limit the size (High part)of the memory window exposed by BAR4/5 at the secondary side.

NBIO0NTB0x00000828...NBIO1NTB1x00000828 (NTB::SROMBARXLAT_LO)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000828; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000828; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:5	SROMBARXLAT_LO . Read-write. Reset: 000_0000h. The base address (Low part) of the secondary memory window. It is used to translate the address from the Option ROM BAR window at the secondary side.
4:0	Reserved.

NBIO0NTB0x0000082C...NBIO1NTB1x0000082C (NTB::SROMBARXLAT_HI)

Read-write. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000082C; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000082C; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:0	SROMBARXLAT_HI . Read-write. Reset: 0000_0000h. The base address (High part) of the primary memory window. It is used to translate the address from the Option ROM BAR window at the secondary side.

NBIO0NTB0x00000830...NBIO1NTB1x00000830 (NTB::SBAR1XLAT_LO)

Read-write. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000830; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000830; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:12	SBAR1XLAT_LO . Read-write. Reset: 0_0000h. The base address (Low part) of the primary memory window. It is used to translate the address from the BAR1 window at the secondary side.
11:4	TPH_ST . Read-write. Reset: 00h. When override the steering tag, this field provides the ST Lower for this translation window.
3:2	TPH_CTRL . Read-write. Reset: 0h. Description: This field controls the TPH attributes within a request when it is passing through this translation window. 00h: Keep the original TH (or Steering) and Steering Tag. 01h: Keep the original TH (or Steering) and Steering Tag. 2h: Force the TH (or Steering) to 1 while keep the Steering Tag. 3h: Force the TH (or Steering) to 1 and override the Steering Tag.
1:0	NS_CTRL . Read-write. Reset: 0h. Description: This field controls the no-snoop attributes within a request when it is passing through this translation window. 00h: Keep the original No Snoop attribute. 01h: Reserved 2h: Force Snoop: Override the No Snoop bit to 0. 3h: Force No-Snoop: Override No Snoop bit to 1.

NBIO0NTB0x00000834...NBIO1NTB1x00000834 (NTB::SBAR1XLAT_HI)

Read-write. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000834; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000834; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:0	SBAR1XLAT_HI . Read-write. Reset: 0000_0000h. The base address (High part) of the primary memory window. It is used to translate the address from the BAR1 window at the secondary side.

NBIO0NTB0x00000838...NBIO1NTB1x00000838 (NTB::SBAR23XLAT_LO)

Read-write. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000838; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000838; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:12	SBAR23XLAT_LO. Read-write. Reset: 0_0000h. The base address (Low part) of the primary memory window. It is used to translate the address from the BAR23 window at the secondary side.
11:4	TPH_ST. Read-write. Reset: 00h. When override the steering tag, this field provides the ST Lower for this translation window.
3:2	TPH_CTRL. Read-write. Reset: 0h. Description: This field controls the TPH attributes within a request when it is passing through this translation window. 00h: Keep the original TH (or Steering) and Steering Tag. 01h: Keep the original TH (or Steering) and Steering Tag. 2h: Force the TH (or Steering) to 1 while keep the Steering Tag. 3h: Force the TH (or Steering) to 1 and override the Steering Tag.
1:0	NS_CTRL. Read-write. Reset: 0h. Description: This field controls the no-snoop attributes within a request when it is passing through this translation window. 00h: Keep the original No Snoop attribute. 01h: Reserved 2h: Force Snoop: Override the No Snoop bit to 0. 3h: Force No-Snoop: Override No Snoop bit to 1.

NBIO0NTB0x0000083C...NBIO1NTB1x0000083C (NTB::SBAR23XLAT_HI)

Read-write. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000083C; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000083C; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:0	SBAR23XLAT_HI. Read-write. Reset: 0000_0000h. The base address (High part) of the primary memory window. It is used to translate the address from the BAR23 window at the secondary side.

NBIO0NTB0x00000840...NBIO1NTB1x00000840 (NTB::SBAR45XLAT_LO)

Read-write. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000840; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000840; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:12	SBAR45XLAT_LO. Read-write. Reset: 0_0000h. The base address (Low part) of the primary memory window. It is used to translate the address from the BAR45 window at the secondary side.
11:4	TPH_ST. Read-write. Reset: 00h. When override the steering tag, this field provides the ST Lower for this translation window.
3:2	TPH_CTRL. Read-write. Reset: 0h. Description: This field controls the TPH attributes within a request when it is passing through this translation window. 00h: Keep the original TH (or Steering) and Steering Tag. 01h: Keep the original TH (or Steering) and Steering Tag. 2h: Force the TH (or Steering) to 1 while keep the Steering Tag. 3h: Force the TH (or Steering) to 1 and override the Steering Tag.
1:0	NS_CTRL. Read-write. Reset: 0h. Description: This field controls the no-snoop attributes within a request when it is passing through this translation window. 00h: Keep the original No Snoop attribute. 01h: Reserved 2h: Force Snoop: Override the No Snoop bit to 0. 3h: Force No-Snoop: Override No Snoop bit to 1.

NBIO0NTB0x00000844...NBIO1NTB1x00000844 (NTB::SBAR45XLAT_HI)

Read-write. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000844; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000844; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:0	SBAR45XLAT_HI. Read-write. Reset: 0000_0000h. The base address (High part) of the primary memory window. It is used to translate the address from the BAR45 window at the secondary side.

NBIO0NTB0x00000850...NBIO1NTB1x00000850 (NTB::SDBFM)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000850; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000850; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:16	Reserved.
15:0	SDBFM. Read-write. Reset: 0000h. Description: For each doorbell interrupt status on the primary system, there is a corresponding SDBFM bit to control when to set this status: 0 = Set the interrupt status when all previous write requests have been forwarded to the primary side. 1 = Set the interrupt status when all responses for previous write requests have returned from the primary side

NBIO0NTB0x00000854...NBIO1NTB1x00000854 (NTB::SDBREQ)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000854; NBIO0NTB[1:0]=04[1:0]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000854; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:16	Reserved.
15:0	SDBREQ. Write-only. Reset: 0000h. For each bit, write 1 by the secondary side causes a primary side doorbell interrupt status assert.

NBIO0NTB0x00000858...NBIO1NTB1x00000858 (NTB::SMIRR_PDBSTA)

Read-only.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000858; NBIO0NTB[1:0]=04[1:0]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000858; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:16	Reserved.
15:0	SMIRR_PDBSTA. Read-only. Reset: 0000h. Description: Each bit indicating a doorbell interrupt status at the system on the primary side of the NTB. 0 = the doorbell interrupt status is not set. 1 = the doorbell interrupt status is set

NBIO0NTB0x0000085C...NBIO1NTB1x0000085C (NTB::SDBMASK)_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000085C; NBIO0NTB[1:0]=04[1:0]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000085C; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:16	Reserved.
15:0	SDBMASK. Read-write. Reset: FFFFh. Description: Mask the doorbell interrupts to the system on the secondary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt

NBIO0NTB0x00000860...NBIO1NTB1x00000860 (NTB::SDBSTA)_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000860; NBIO0NTB[1:0]=04[1:0]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000860; NBIO1NTB[1:0]=04[3:2]0_0000h

Bits	Description
31:16	Reserved.
15:0	SDBSTA. Read-write, Read, Write-1-to-clear. Reset: 0000h. Description: Each bit indicating a doorbell interrupt status at the system on the secondary side of the NTB. 0 = the doorbell interrupt status is not set. 1 = the doorbell interrupt status is set

NBIO0NTB0x00000870...NBIO1NTB1x00000870 (NTB::SINTMASK)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000870; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000870; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31	Reserved.
30	SLUT_INTMASK. Read-write. Reset: 1. Description: This bit is used to mask the secondary side lookup table PLUT_INTSTA to the system on the secondary side of the NTB. 0 = Allow the interrupt 1 = Mask the interrupt.
29	SECCDE_INTMASK. Read-write. Reset: 1. Description: This bit is used to mask the secondary side lookup table ECC single error interrupt (SECCDE_INTSTA) to the system on the secondary side of the NTB. 0 = Allow the interrupt 1 = Mask the interrupt
28	SECCSE_INTMASK. Read-write. Reset: 1. Description: This bit is used to mask the secondary side lookup table ECC single error interrupt (SECCSE_INTSTA) to the system on the secondary side of the NTB. 0 = Allow the interrupt 1 = Mask the interrupt
27:24	SSDPERR_INTMASK. Read-write. Reset: Fh. Description: For each bit, mask the corresponding SDP Error interrupt (SSDPERR_INTSTA) to the system on the secondary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt
23:16	SMISC1_INTMASK. Read-write. Reset: FFh. Description: For each bit, mask the corresponding MISC1 interrupt to the system on the secondary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt
15:5	SMISC0_INTMASK. Read-write. Reset: 7FFh. Description: For each bit, mask the corresponding MISC0 interrupt to the system on the secondary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt
4	SD0NOTICE_INTMASK. Read-write. Reset: 1. Description: Mask the D0 notice interrupt to the system on the secondary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt
3	SPMETONOTICE_INTMASK. Read-write. Reset: 1. Description: Mask the PME_TO notice interrupt to the system on the secondary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt
2	SD3NOTICE_INTMASK. Read-write. Reset: 1. Description: Mask the D3 notice interrupt to the system on the secondary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt
1	SRESETNOTICE_INTMASK. Read-write. Reset: 1. Description: Mask the reset notice interrupt to the system on the secondary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt

0	SFLUSH_INTMASK. Read-write. Reset: 1.
	Description: Mask the flush interrupt to the system on the secondary side of the NTB. 0 = Allow the interrupt. 1 = Mask the interrupt

NBIO0NTB0x00000874...NBIO1NTB1x00000874 (NTB::SINTSTA)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000874; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000874; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31	Reserved.
30	SLUT_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: This bit indicating there is transaction accessed the lookup table through BAR1 on the secondary side wth data parity error or origin data error. 0 = the interrupt status is not set 1 the interrupt status is set.
29	SECCDE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: This bit indicating the lookup table double error interrupt status to the system on the secondary side of the NTB. When lookup table double error occurred, NTB asserts the related interrupt status to the secondary side. 0 = the interrupt status is not set 1 the interrupt status is set
28	SECCSE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: This bit indicating the lookup table single error interrupt status to the system on the secondary side of the NTB. When lookup table single error occurred, NTB asserts the related interrupt status to the secondary side. 0 = the interrupt status is not set 1 the interrupt status is set
27:24	SSDPERR_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0h. Description: For each bit, indicating the a special SDP interface error interrupt status to the system on the secondary side of the NTB.When a SDP transaction from the secondary side is error, NTB asserts the related interrupt status to the secondary side. 0 = the interrupt status is not set. 1 = the interrupt status is set
23:16	SMISC1_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 00h. Description: For each bit, indicating the a SMISC1_NOTICE notice interrupt status to the system on the secondary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set
15:5	SMISC0_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 000h. Description: For each bit, indicating the a SMISC0_NOTICE notice interrupt status to the system on the secondary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set
4	SD0NOTICE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: Indicating the D0 notice interrupt status to the system on the secondary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set
3	SPMETONOTICE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: Indicating the PME TO notice interrupt status to the system on the secondary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set
2	SD3NOTICE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: Indicating the D3 notice interrupt status to the system on the secondary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set
1	SRESETNOTICE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0.

	Description: Indicating the reset notice interrupt status to the system on the secondary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set
0	SFLUSH_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: Indicating the flush interrupt status to the system on the secondary side of the NTB. 0 = the interrupt status is not set. 1 = the interrupt status is set

NBIO0NTB0x00000880...NBIO1NTB1x00000880 (NTB::SPME_STA)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000880; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000880; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:1	Reserved.
0	SPME_STA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: Indicating the PME status at the secondary side of the NTB. 0 = the PME status is not set. 1 = the PME status is set

NBIO0NTB0x00000890...NBIO1NTB1x00000890 (NTB::MSG_TRIG)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000890; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000890; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:1	Reserved.
0	SPME_TRIG. Write-only. Reset: 0. Writing 1 to this bit causes NTB to trigger a PM_PME event to BIF on the primary side of NTB and then the BIF send a PM_PME message to the system at the primary .

NBIO0NTB0x00000894...NBIO1NTB1x00000894 (NTB::SLTR_LATENCY)

Read-write. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000894; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000894; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:16	SLTR_SNP_LTNCY. Read-write. Reset: 0000h. Snoop latency for the primary side.
15:0	SLTR_NSNP_LTNCY. Read-write. Reset: 0000h. Non Snoop latency for the primary side.

NBIO0NTB0x00000898...NBIO1NTB1x00000898 (NTB::SFLUSH_TRIG)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000898; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000898; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:1	Reserved.
0	SFLUSH_TRIG. Write-only. Reset: 0. Write 1 to this bit causes NTB to insert a zero-length read to the primary side of NTB..

NBIO0NTB0x0000089C...NBIO1NTB1x0000089C (NTB::SFLUSH_MOD)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x0000089C; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x0000089C; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:1	Reserved.
0	SFLUSH_MOD. Read-write. Reset: 0. Flush mode control on the secondary system.

NBIO0NTB0x000008A0...NBIO1NTB1x000008A0 (NTB::S_SMU_ACK)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000008A0; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000008A0; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:24	Reserved.
23:16	SMISC1_ACK . Write-only. Reset: 00h. For each bit, Writing 1 to this bit allows NTB to set the corresponding status bit of SMISC0_INTSTA at the secondary system.
15:5	SMISC0_ACK . Write-only. Reset: 000h. Writing 1 to this bit allows NTB to set SD0_ACK_INTSTA the secondary system.
4	SD0_ACK . Write-only. Reset: 0. Writing 1 to this bit allows NTB to set SD0_ACK_INTSTA the secondary system.
3	SPMETO_ACK . Write-only. Reset: 0. Writing 1 to this bit allows NTB to set SPMETO_ACK_INTSTA the secondary system.
2	SD3_ACK . Write-only. Reset: 0. Writing 1 to this bit allows NTB to set SD3_ACK_INTSTA at the secondary system.
1	SRST_ACK . Write-only. Reset: 0. Writing 1 to this bit allows NTB to set SRST_ACK_INTSTA at the secondary system.
0	Reserved.

NBIO0NTB0x000008A4...NBIO1NTB1x000008A4 (NTB::S_PINRST)

Read-only.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000008A4; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000008A4; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:1	Reserved.
0	S_PINRST . Read-only. Reset: 0. Description: The reset status of primary side. 0 = The primary side of NTB is not in reset status. 1 = The primary side of NTB is in reset status.

NBIO0NTB0x000008A8...NBIO1NTB1x000008A8 (NTB::S_RSPNUM)

Read-only. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000008A8; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000008A8; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:16	SRDRSP_NUM . Read-only. Reset: 0000h. The counter recording the remaining read responses should be returned to the secondary side of NTB and the read responses should be returned to NTB for the inserted read request to the primary side.
15:0	SWRRSP_NUM . Read-only. Reset: 0000h. The counter recording the remaining read responses should be returned to the secondary side of NTB .

NBIO0NTB0x000008B0...NBIO1NTB1x000008B0 (NTB::SSMU_SPADMUTEX)

Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000008B0; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000008B0; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31	SSMU_SPADMUTEXCLEAR . Write-only. Reset: 0. Write 1 to this bit clear the entire 32-bit register to 0.
30:0	SSMU_SPADMUTEXID . Read-write. Reset: 0000_0000h. When it's zero, the mutex is free, when it's not zero, the mutex is owned by the master which ID is the value of this register field.

NBIO0NTB0x000008B4...NBIO1NTB1x000008C0 (NTB::SSMU_SPADREG)

Read-write. Reset: 0000_0000h.

_instNTB0_n[3:0]_nbio0_aliasSMN; NBIO0NTB0x0000_08[C0,BC,B8,B4]; NBIO0NTB0=0400_0000h_instNTB1_n[3:0]_nbio0_aliasSMN; NBIO0NTB1x0000_08[C0,BC,B8,B4]; NBIO0NTB1=0410_0000h_instNTB0_n[3:0]_nbio1_aliasSMN; NBIO1NTB0x0000_08[C0,BC,B8,B4]; NBIO1NTB0=0420_0000h_instNTB1_n[3:0]_nbio1_aliasSMN; NBIO1NTB1x0000_08[C0,BC,B8,B4]; NBIO1NTB1=0430_0000h**Bits Description**31:0 **SSMU_SPADREG**. Read-write. Reset: 0000_0000h.**Description:** This is one of the Secondary-SMU scratch pad registers. Synchronization is provided with a hardware semaphore (SSMU_SPADMUTEX).

There are 4 indexes (0 ~ 3), index number corresponds to "_n*" in register_instance.

For example:

_instNTB0_n3_nbio0_aliasSMN, _instNTB0_n3_nbio1_aliasSMN, _instNTB1_n3_nbio0_aliasSMN and _instNTB1_n3_nbio1_aliasSMN

means "This is one of the Secondary-SMU scratch pad registers which index is 3"

NBIO0NTB0x000008F0...NBIO1NTB1x000008F0 (NTB::SLUT_CTRL)_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000008F0; NBIO0NTB[1:0]=04[1:0]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000008F0; NBIO1NTB[1:0]=04[3:2]0_0000h**Bits Description**

31:16 Reserved.

15:8 **SLUT_SIZEUNIT**. Read-write. Reset: 00h. The translated granularity of the look-up-table translation window on the secondary side. The granularity is a value of power-of-2 sizes starting from 4KB, it can be calculated by $4KB * (2^{\text{SLUT_SIZEUNIT}})$. 0 = 4KB; 1 = 8KB; 2: 16KB; 3: 32KB; 4: 64KB; 5: 128KB; Software should take the responsibility to program a correct value.

7:2 Reserved.

1 **SLUT_ALLOC**. Read-write. Reset: 0.**Description:** When the look-up-table resource on the secondary side is enable, this field allocates the entire look-up-table resource on the secondary side to one of the BARs (BAR1, BAR2/3, BAR4/5) on the secondary side, all the other BARs on the secondary side use the direct address translations.

0 = It is allocated for SBAR2/3.

1 = It is allocated for SBAR4/5.

0 **SLUT_EN**. Read-write. Reset: 0.**Description:** 1 = Enable the look-up-table resource on the secondary side. It can be used for one of the BARs (BAR1, BAR2/3 and BAR4/5) on the secondary side.

0 = Disable the look-up-table resource on the secondary side.

NBIO0NTB0x000008F4...NBIO1NTB1x000008F4 (NTB::SLUT_TOTAL_ENTRY)

Read-only. Reset: Fixed,0000_000Bh.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000008F4; NBIO0NTB[1:0]=04[1:0]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000008F4; NBIO1NTB[1:0]=04[3:2]0_0000h**Bits Description**

31:4 Reserved.

3:0 **SLUT_TOTAL_ENTRY**. Read-only. Reset: Fixed,Bh. This field records the total number of the Lookup table entries provide by Hardware on the secondary side system, it can be calculated by $2^{(\text{SLUT_TOTAL_ENTRY}+1)}$. The value is implementation specific for projects.

NBIO0NTB0x000008F8...NBIO1NTB1x000008F8 (NTB::SLUT_STRIDE)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000008F8; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000008F8; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:8	Reserved.
7:0	SLUT_STRIDE . Read-write. Reset: 00h. Each LUT entry is 128-bits in size. This register indicates the stride between SLUT entries. The stride is a value of power-of-2 sizes starting from 4KB, is specified as $4KB \cdot (2^{\text{SLUT_STRIDE}})$. A value of 0h indicates a stride of 4K bytes, where the LUT entries are spaced 4k apart in SBAR1.

NBIO0NTB0x000008FC...NBIO1NTB1x000008FC (NTB::SLUT_ECC_ERRCNT)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x000008FC; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x000008FC; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:21	Reserved.
20	NTB_SLUT_ECCDEI_WAY . Read-write. Reset: 0. Description: This bit is only useful when NTB_SLUT_ECCDEI_EN is one and it is used to configure the way to inject double error. 1: inject error during writing to memory 0: inject error during reading from memory
19	NTB_SLUT_ECC_ERREVT_EN . Read-write. Reset: 0. Secondary side lookup table ECC ERREVENT enable
18	NTB_SLUT_ECCDEI_EN . Read-write. Reset: 0. Secondary side lookup table ECC double error injection enable. HW will inject one double error on each write 1'b1 to this bit. Please notice that NTB_SEC_LUT_ECCSEI_EN and NTB_SEC_LUT_ECCDEI_EN should be one hot, cannot be written to 1'b1 at the same time.
17	NTB_SLUT_ECCSEI_EN . Read-write. Reset: 0. Secondary side lookup table ECC single error injection enable. HW will inject one single error on each write 1'b1 to this bit. Please notice that NTB_SEC_LUT_ECCSEI_EN and NTB_SEC_LUT_ECCDEI_EN should be one hot, cannot be written to 1'b1 at the same time.
16	SLUT_ECCERR_DROP_EN . Read-write. Reset: 0. Description: 1 = stop all the transactions from primary side when detect primary SDP parity error. Stop all the transactions from secondary side when detect secondary SDP parity error. 0 = continue transactions and only discard the error command.
15:8	SLUT_ECC_DECNT . Read-write. Reset: 01h. This field records the Lookup table ECC double error occur times provide by Hardware on the primary side system.
7:0	SLUT_ECC_SECNT . Read-write. Reset: 01h. This field records the Lookup table ECC single error occur times provide by Hardware on the primary side system.

NBIO0NTB0x00000908...NBIO1NTB1x00000908 (NTB::SRDECERR_CTRL)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB[1:0]x00000908; NBIO0NTB[1:0]=04[1:0]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB[1:0]x00000908; NBIO1NTB[1:0]=04[3:2]0_0000h	
Bits	Description
31:1	Reserved.
0	NTB_SLUT_WdataPchk_ERREVT_EN . Read-write. Reset: 0. Secondary side Lookup table wdata parity check fail ERREVENT enable

NBIO0NTB1x00000000...NBIO1NTBNVME0x00000000 (NTB::NVME_ENABLE)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000000; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000000; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h	
Bits	Description
31:1	Reserved.
0	NVME_ENABLE . Read-write. Reset: 0. Description: 0 = For the secondary system, NTB works as the raw NTB. 1 = For the secondary system, NTB works as NVME

NBIO0NTB1x00000010...NBIO1NTBNVME0x00000010 (NTB::NVME_REMAPBAR_LO)

Read-write. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000010; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000010; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description31:0 **NVME_REMAPBAR_LO**. Read-write. Reset: 0000_0000h.**NBIO0NTB1x00000014...NBIO1NTBNVME0x00000014 (NTB::NVME_REMAPBAR_HI)**

Read-write. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000014; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000014; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description31:0 **NVME_REMAPBAR_HI**. Read-write. Reset: 0000_0000h.**NBIO0NTB1x00000018...NBIO1NTBNVME0x00000018 (NTB::NVMEC_RESET_CTRL)**

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000018; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000018; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description

31:2 Reserved.

1 **NVME_NSSR_REQ**. Write-only. Reset: 0.0 **NVME_RESET_EN**. Write-only. Reset: 0.**NBIO0NTB1x0000001C...NBIO1NTBNVME0x0000001C (NTB::NVME_HST_NONMSIX_MODE)**

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000001C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000001C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description

31:1 Reserved.

0 **NVME_HST_NONMSIX_MODE**. Read-write. Reset: 0.**NBIO0NTB1x00000020...NBIO1NTBNVME0x00000020 (NTB::NVME_HST_NONMSIX_REQ)**

Write-only. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000020; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000020; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description31:0 **NVME_HST_NONMSIX_REQ**. Write-only. Reset: 0000_0000h.**NBIO0NTB1x00000024...NBIO1NTBNVME0x00000024 (NTB::NVME_HST_NONMSIX_MASK)**

Read-only. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000024; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000024; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description31:0 **NVME_HST_NONMSIX_MASK**. Read-only. Reset: 0000_0000h. when INTMS is 1 set to 1 ; INTMC is 1 then set to 0**NBIO0NTB1x00000028...NBIO1NTBNVME0x00000028 (NTB::NVME_HST_NONMSIX_STA)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000028; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000028; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description31:0 **NVME_HST_NONMSIX_STA**. Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C

NBIO0NTB1x00000100...NBIO1NTBNVME0x00000100 (NTB::NVME_HST_MSIX_REQ0)

Write-only. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000100; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000100; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`**Bits** **Description**31:0 **NVME_HST_MSIX_REQ0.** Write-only. Reset: 0000_0000h.**NBIO0NTB1x00000104...NBIO1NTBNVME0x00000104 (NTB::NVME_HST_MSIX_REQ1)**

Write-only. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000104; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000104; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`**Bits** **Description**31:0 **NVME_HST_MSIX_REQ1.** Write-only. Reset: 0000_0000h.**NBIO0NTB1x00000108...NBIO1NTBNVME0x00000108 (NTB::NVME_HST_MSIX_REQ2)**

Write-only. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000108; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000108; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`**Bits** **Description**31:0 **NVME_HST_MSIX_REQ2.** Write-only. Reset: 0000_0000h.**NBIO0NTB1x0000010C...NBIO1NTBNVME0x0000010C (NTB::NVME_HST_MSIX_REQ3)**

Write-only. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000010C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000010C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`**Bits** **Description**31:0 **NVME_HST_MSIX_REQ3.** Write-only. Reset: 0000_0000h.**NBIO0NTB1x00000110...NBIO1NTBNVME0x00000110 (NTB::NVME_HST_MSIX_REQ4)**

Write-only. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000110; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000110; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`**Bits** **Description**31:0 **NVME_HST_MSIX_REQ4.** Write-only. Reset: 0000_0000h.**NBIO0NTB1x00000114...NBIO1NTBNVME0x00000114 (NTB::NVME_HST_MSIX_REQ5)**

Write-only. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000114; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000114; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`**Bits** **Description**31:0 **NVME_HST_MSIX_REQ5.** Write-only. Reset: 0000_0000h.**NBIO0NTB1x00000118...NBIO1NTBNVME0x00000118 (NTB::NVME_HST_MSIX_REQ6)**

Write-only. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000118; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000118; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`**Bits** **Description**31:0 **NVME_HST_MSIX_REQ6.** Write-only. Reset: 0000_0000h.**NBIO0NTB1x0000011C...NBIO1NTBNVME0x0000011C (NTB::NVME_HST_MSIX_REQ7)**

Write-only. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000011C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000011C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`**Bits** **Description**31:0 **NVME_HST_MSIX_REQ7.** Write-only. Reset: 0000_0000h.

NBIO0NTB1x00000200...NBIO1NTBNVME0x00000200 (NTB::NVME_HST_MSIX_STA0)

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000200; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000200; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h**Bits Description**31:0 **NVME_HST_MSIX_STA0.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x00000204...NBIO1NTBNVME0x00000204 (NTB::NVME_HST_MSIX_STA1)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000204; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000204; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h**Bits Description**31:0 **NVME_HST_MSIX_STA1.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x00000208...NBIO1NTBNVME0x00000208 (NTB::NVME_HST_MSIX_STA2)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000208; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000208; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h**Bits Description**31:0 **NVME_HST_MSIX_STA2.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x0000020C...NBIO1NTBNVME0x0000020C (NTB::NVME_HST_MSIX_STA3)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000020C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000020C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h**Bits Description**31:0 **NVME_HST_MSIX_STA3.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x00000210...NBIO1NTBNVME0x00000210 (NTB::NVME_HST_MSIX_STA4)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000210; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000210; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h**Bits Description**31:0 **NVME_HST_MSIX_STA4.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x00000214...NBIO1NTBNVME0x00000214 (NTB::NVME_HST_MSIX_STA5)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000214; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000214; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h**Bits Description**31:0 **NVME_HST_MSIX_STA5.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x00000218...NBIO1NTBNVME0x00000218 (NTB::NVME_HST_MSIX_STA6)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000218; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000218; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h**Bits Description**31:0 **NVME_HST_MSIX_STA6.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x0000021C...NBIO1NTBNVME0x0000021C (NTB::NVME_HST_MSIX_STA7)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000021C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000021C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h**Bits Description**31:0 **NVME_HST_MSIX_STA7.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C

NBIO0NTB1x00000300...NBIO1NTBNVME0x00000300 (NTB::NVME_SYNC_NONDB_STA)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000300; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h
 _inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000300; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:11	Reserved.
10	CQ_WRITEN. Read-write,Read,Write-1-to-clear. Reset: 0. RW1C
9	SQ_WRITEN. Read-write,Read,Write-1-to-clear. Reset: 0. RW1C
8:7	Reserved.
6	ACQ_WRITEN. Read-write,Read,Write-1-to-clear. Reset: 0. RW1C
5	ASQ_WRITEN. Read-write,Read,Write-1-to-clear. Reset: 0. RW1C
4	AQA_WRITEN. Read-write,Read,Write-1-to-clear. Reset: 0. RW1C
3	NSSR_WRITEN. Read-write,Read,Write-1-to-clear. Reset: 0. RW1C
2	CC_WRITEN. Read-write,Read,Write-1-to-clear. Reset: 0. RW1C
1	INTMC_WRITEN. Read-write,Read,Write-1-to-clear. Reset: 0. RW1C
0	INTMS_WRITEN. Read-write,Read,Write-1-to-clear. Reset: 0. RW1C

NBIO0NTB1x00000308...NBIO1NTBNVME0x00000308 (NTB::NVME_SYNC_NONDB_MASK)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000308; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h
 _inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000308; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:11	Reserved.
10	CQ_WRITEN. Read-write. Reset: 1.
9	SQ_WRITEN. Read-write. Reset: 1.
8:7	Reserved.
6	ACQ_WRITEN. Read-write. Reset: 0.
5	ASQ_WRITEN. Read-write. Reset: 0.
4	AQA_WRITEN. Read-write. Reset: 0.
3	NSSR_WRITEN. Read-write. Reset: 0.
2	CC_WRITEN. Read-write. Reset: 0.
1	INTMC_WRITEN. Read-write. Reset: 0.
0	INTMS_WRITEN. Read-write. Reset: 0.

NBIO0NTB1x00000310...NBIO1NTBNVME0x00000310 (NTB::NVME_SYNC_NONMSIX_MASK)

Read-write. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000310; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h
 _inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000310; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:0	NVME_SYNC_NONMSIX_MASK. Read-write. Reset: 0000_0000h.

NBIO0NTB1x00000314...NBIO1NTBNVME0x00000314 (NTB::NVME_SYNC_NONMSIX_MODE)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000314; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h
 _inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000314; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:1	Reserved.
0	NVME_SYNC_NONMSIX_MODE. Read-write. Reset: 0.

NBIO0NTB1x00000320...NBIO1NTBNVME0x00000320 (NTB::NVME_SYNC_TRAP_EN0)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000320; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000320; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h	
Bits	Description
31:28	Reserved.
27:0	NVME_SYNC_TRAP_EN0 . Read-write. Reset: 000_0000h. Enable trap access to NVME standard MMIO handle by FW. Each bit control 1DW, bit0 to 0x0, bit1 to 0x1..bit15 to 0x3C.

NBIO0NTB1x00000324...NBIO1NTBNVME0x00000324 (NTB::NVME_SYNC_TRAP_EN1)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000324; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000324; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h	
Bits	Description
31:16	Reserved.
15:0	NVME_SYNC_TRAP_EN1 . Read-write. Reset: 0000h. Enable trap access to NVME standard MMIO handle by FW. Each bit control 256B ,bit 0 for 0x0~0xff ,bit1 for 0x100 ~0x1ff.

NBIO0NTB1x00000328...NBIO1NTBNVME0x00000328 (NTB::NVME_SYNC_TRAP_CMD)

Read-only.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000328; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000328; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h	
Bits	Description
31:17	Reserved.
16	TRAP_CMD . Read-only. Reset: 0. 1 = Write 0 = Read
15:5	Reserved.
4	TRAP_LAST . Read-only. Reset: 0. 1 = Write 0 = Read
3:0	WR_BYTE_EN . Read-only. Reset: 0h. Byte enable for write command

NBIO0NTB1x0000032C...NBIO1NTBNVME0x0000032C (NTB::NVME_SYNC_TRAP_RSP)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000032C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000032C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h	
Bits	Description
31:1	Reserved.
0	NVME_SYNC_TRAP_RSP . Write-only. Reset: 0. Address of NVME MMIO register, lower 2 bits should be set to 0.

NBIO0NTB1x00000330...NBIO1NTBNVME0x00000330 (NTB::NVME_SYNC_TRAP_ADDR)

Read-only. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000330; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000330; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h	
Bits	Description
31:0	TRAP_ADDR . Read-only. Reset: 0000_0000h. Address of NVME MMIO register, lower 2 bits should be set to 0.

NBIO0NTB1x00000334...NBIO1NTBNVME0x00000334 (NTB::NVME_SYNC_TRAP_WR_DATA)

Read-only. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000334; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000334; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h	
Bits	Description
31:0	NVME_SYNC_TRAP_WR_DATA . Read-only. Reset: 0000_0000h. Write data to NVME MMIO , read only to FW.

NBIO0NTB1x00000338...NBIO1NTBNVME0x00000338 (NTB::NVME_SYNC_TRAP_RD_DATA)

Write-only. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000338; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000338; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:0	NVME_SYNC_TRAP_RD_DATA. Write-only. Reset: 0000_0000h. Read data from FW.

NBIO0NTB1x0000033C...NBIO1NTBNVME0x0000033C (NTB::NVME_NS_CTRL)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000033C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000033C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:2	Reserved.
1:0	NVME_NS_CTRL. Read-write. Reset: 0h. Description: This field controls the no-snoop attributes within a request when it is passing through this translation window. 00h: Keep the original No Snoop attribute. 01h: Reserved 2h: Force Snoop: Override the No Snoop bit to 0. 3h: Force No-Snoop: Override No Snoop bit to 1..

NBIO0NTB1x00000340...NBIO1NTBNVME0x00000340 (NTB::NVME_ECCCTRL)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000340; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000340; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:4	Reserved.
3	NVME_DBLUT_ECCDEI_WAY. Read-write. Reset: 0. Description: This bit is only useful when NVME_DBLUT_ECCDEI_EN is one and it is used to configure the way to inject double error. 1: inject error during writing to memory 0: inject error during reading from memory
2	NVME_DBLUT_ECC_ERREVT_EN. Read-write. Reset: 0. Doorbell interrupt lookup table ECC ERREVENT enable
1	NVME_DBLUT_ECCDEI_EN. Read-write. Reset: 0. Description: Doorbell interrupt lookup table ECC double error injection enable. HW will inject one double error on each write 1'b1 to this bit. Please notice that NVME_DBLUT_ECCDEI_EN and NVME_DBLUT_ECCSEI_EN should be one hot, can't be written to 1'b1 at the same time.
0	NVME_DBLUT_ECCSEI_EN. Read-write. Reset: 0. Description: Doorbell interrupt lookup table ECC single error injection enable. HW will inject one single error on each write 1'b1 to this bit. Please notice that NVME_DBLUT_ECCDEI_EN and NVME_DBLUT_ECCSEI_EN should be one hot, can't be written to 1'b1 at the same time.

NBIO0NTB1x00000344...NBIO1NTBNVME0x00000344 (NTB::NVME_ECCERR_CNT)

Read-only.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000344; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000344; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:16	Reserved.
15:8	NVME_DBLUT_ECC_DECNT. Read-only. Reset: 01h. Doorbell interrupt lookup table ECC double error counter.
7:0	NVME_DBLUT_ECC_SECNT. Read-only. Reset: 01h. Doorbell interrupt lookup table ECC single error counter.

NBIO0NTB1x00000348...NBIO1NTBNVME0x00000348 (NTB::NVME_ERR_INTSTA)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000348; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000348; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h	
Bits	Description
31:4	Reserved.
3:2	NVME_SDP_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0h. bit[3]:NVME_DATA_ERROR1,NVME.HW sent data failing to pass data parity check from host software to NVME.SW. bit[2]:NVME_DATA_ERROR0,NVME.HW sent an error data from host software to NVME.SW. Corresponding interrupt line is NTB_BIF_PRI_INT[23]
1	NVME_DBLUT_ECCDE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: Doorbell interrupt lookup table ECC double error status. This bit is set by HW when detect Doorbell interrupt lookup table occurs double error, and is cleared to 1'b0 by SW write 1'b1 to it.
0	NVME_DBLUT_ECCSE_INTSTA. Read-write,Read,Write-1-to-clear. Reset: 0. Description: Doorbell interrupt lookup table ECC single error status. This bit is set by HW when detect Doorbell interrupt lookup table occurs single error, and is cleared to 1'b0 by SW write 1'b1 to it.

NBIO0NTB1x0000034C...NBIO1NTBNVME0x0000034C (NTB::NVME_ERR_INTMASK)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000034C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000034C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h	
Bits	Description
31:4	Reserved.
3:2	NVME_SDP_INTMASK. Read-write. Reset: 0h. 1 = enable the interrupt 0 = disable the interrupt
1	NVME_DBLUT_ECCDE_INTMASK. Read-write. Reset: 0. Description: Doorbell interrupt lookup table ECC double error interrupt mask. 1'b1 = disable interrupt NVME driver when ECC double error interrupt occurred in Doorbell interrupt lookup table 1'b0 = enable interrupt NVME driver when ECC double error interrupt occurred in Doorbell interrupt lookup table
0	NVME_DBLUT_ECCSE_INTMASK. Read-write. Reset: 0. Description: Doorbell interrupt lookup table ECC single error interrupt mask. 1'b1 = disable interrupt NVME driver when ECC single error interrupt occurred in Doorbell interrupt lookup table 1'b0 = enable interrupt NVME driver when ECC single error interrupt occurred in Doorbell interrupt lookup table

NBIO0NTB1x00000350...NBIO1NTBNVME0x00000350 (NTB::NVME_CSTS)

Read-only. Reset: 0000_0000h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000350; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000350; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h	
Bits	Description
31:0	NVME_CSTS. Read-only. Reset: 0000_0000h. when NVME.SW write NVME_CSTS_SET ,it will set this register ; when host software write CSTS in NVME standard MMIO ,it will modify this register according to the type in NVME_CSTS_CTRL

NBIO0NTB1x00000354...NBIO1NTBNVME0x00000354 (NTB::NVME_CSTS_CTRL)

Read-write. Reset: 0000_0010h.	
_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000354; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h	
_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000354; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h	
Bits	Description
31:0	NVME_CSTS_CTRL. Read-write. Reset: 0000_0010h. bits in NVME_CSTS_CTRL decide the bit in NVME_CSTS is RO or W1C ,1 =W1C 0 =RO

NBIO0NTB1x00000358...NBIO1NTBNVME0x00000358 (NTB::NVME_CSTS_SET)

Write-only. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000358; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000358; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:0	NVME_CSTS_SET . Write-only. Reset: 0000_0000h. NVME.SW write this register to set the value of NVME_CSTS

NBIO0NTB1x0000035C...NBIO1NTBNVME0x0000035C (NTB::NVME_DW_EN)

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000035C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000035C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:18	Reserved.
17:0	NVME_DW_EN . Read-write. Reset: 0_3EB8h. Every bit corresponding to one DW in NVME standard MMIO register ,bit 0 for first DW ,bit 1 for the next DW ,and etc. bit16 for 0x40~0xeff bit17 for 0xf00~0xffff ; 1 =NTB will not modify byte_en for the write data to NVME MMIO register from host software ; 0 =NTB will modify the byte_en of the DW to 0 from host software,treat the corresponding DW as read-only

NBIO0NTB1x00000360...NBIO1NTBNVME0x00000360 (NTB::NVME_BIT_MASK5)

Read-write. Reset: 00FF_FFF1h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000360; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000360; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:0	NVME_BIT_MASK5 . Read-write. Reset: 00FF_FFF1h. every BIT_MASK corresponding to one DW in NVME standard MMIO register 0x0~0x3c when host software write to it;1 =this bit is not reserved fields 0 =this bit is reserved field, NTB will modify it to 0 in write data

NBIO0NTB1x00000364...NBIO1NTBNVME0x00000364 (NTB::NVME_BIT_MASK6)

Read-write. Reset: FFFF_FFFFh.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000364; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000364; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:0	NVME_BIT_MASK6 . Read-write. Reset: FFFF_FFFFh. every BIT_MASK corresponding to one DW in NVME standard MMIO register 0x0~0x3c when host software write to it;1 =this bit is not reserved fields 0 =this bit is reserved field, NTB will modify it to 0 in write data

NBIO0NTB1x00000368...NBIO1NTBNVME0x00000368 (NTB::NVME_BIT_MASK9)

Read-write. Reset: 0FFF_0FFFh.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000368; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000368; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:0	NVME_BIT_MASK9 . Read-write. Reset: 0FFF_0FFFh. every BIT_MASK corresponding to one DW in NVME standard MMIO register 0x0~0x3c when host software write to it;1 =this bit is not reserved fields 0 =this bit is reserved field, NTB will modify it to 0 in write data

NBIO0NTB1x0000036C...NBIO1NTBNVME0x0000036C (NTB::NVME_BIT_MASK10)

Read-write. Reset: FFFF_F000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000036C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000036C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits	Description
31:0	NVME_BIT_MASK10 . Read-write. Reset: FFFF_F000h. every BIT_MASK corresponding to one DW in NVME standard MMIO register 0x0~0x3c when host software write to it;1 =this bit is not reserved fields 0 =this bit is reserved field, NTB will modify it to 0 in write data

NBIO0NTB1x00000370...NBIO1NTBNVME0x00000370 (NTB::NVME_BIT_MASK11)

Read-write. Reset: FFFF_FFFFh.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000370; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000370; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`

Bits	Description
31:0	NVME_BIT_MASK11. Read-write. Reset: FFFF_FFFFh. every BIT_MASK corresponding to one DW in NVME standard MMIO register 0x0~0x3c when host software write to it; 1 =this bit is not reserved fields 0 =this bit is reserved field, NTB will modify it to 0 in write data

NBIO0NTB1x00000374...NBIO1NTBNVME0x00000374 (NTB::NVME_BIT_MASK12)

Read-write. Reset: FFFF_F000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000374; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000374; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`

Bits	Description
31:0	NVME_BIT_MASK12. Read-write. Reset: FFFF_F000h. every BIT_MASK corresponding to one DW in NVME standard MMIO register 0x0~0x3c when host software write to it; 1 =this bit is not reserved fields 0 =this bit is reserved field, NTB will modify it to 0 in write data

NBIO0NTB1x00000378...NBIO1NTBNVME0x00000378 (NTB::NVME_BIT_MASK13)

Read-write. Reset: FFFF_FFFFh.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000378; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000378; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`

Bits	Description
31:0	NVME_BIT_MASK13. Read-write. Reset: FFFF_FFFFh. every BIT_MASK corresponding to one DW in NVME standard MMIO register 0x0~0x3c when host software write to it; 1 =this bit is not reserved fields 0 =this bit is reserved field, NTB will modify it to 0 in write data

NBIO0NTB1x0000037C...NBIO1NTBNVME0x0000037C (NTB::NVME_LMDSTRD)`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000037C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000037C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`

Bits	Description
31:4	Reserved.
3:0	NVME_LMDSTRD. Read-write. Reset: 0h. the value specify the stride of SQ/CQ doorbell register in local memory as $(2^{(2+NVME_LMDSTRD)})$ in bytes

NBIO0NTB1x00000380...NBIO1NTBNVME0x00000380 (NTB::NVME_RDECERR_CTRL)`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00000380; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00000380; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`

Bits	Description
31:1	Reserved.
0	NVME_DBLUT_WdataPchk_ERREVT_EN. Read-write. Reset: 0. Doorbell interrupt lookup table write data parity check fail ERREVENT enable

NBIO0NTB1x00008000...NBIO1NTBNVME0x00008000 (NTB::NVME_SYNC_DB_INT0)

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

`_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00008000; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h``_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00008000; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h`

Bits	Description
31:0	NVME_SYNC_DB_INT0. Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C

NBIO0NTB1x00008004...NBIO1NTBNVME0x00008004 (NTB::NVME_SYNC_DB_INT1)

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00008004; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00008004; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description31:0 **NVME_SYNC_DB_INT1.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x00008008...NBIO1NTBNVME0x00008008 (NTB::NVME_SYNC_DB_INT2)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00008008; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00008008; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description31:0 **NVME_SYNC_DB_INT2.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x0000800C...NBIO1NTBNVME0x0000800C (NTB::NVME_SYNC_DB_INT3)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000800C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000800C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description31:0 **NVME_SYNC_DB_INT3.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x00008010...NBIO1NTBNVME0x00008010 (NTB::NVME_SYNC_DB_INT4)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00008010; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00008010; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description31:0 **NVME_SYNC_DB_INT4.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x00008014...NBIO1NTBNVME0x00008014 (NTB::NVME_SYNC_DB_INT5)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00008014; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00008014; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description31:0 **NVME_SYNC_DB_INT5.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x00008018...NBIO1NTBNVME0x00008018 (NTB::NVME_SYNC_DB_INT6)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x00008018; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x00008018; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description31:0 **NVME_SYNC_DB_INT6.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C**NBIO0NTB1x0000801C...NBIO1NTBNVME0x0000801C (NTB::NVME_SYNC_DB_INT7)**

Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.

_inst[NTB[1:0]]_nbio0_aliasSMN; NBIO0NTB1,NBIO0NTBNVME0x0000801C; NBIO0NTB1,NBIO0NTBNVME0=0B[5:4]0_0000h

_inst[NTB[1:0]]_nbio1_aliasSMN; NBIO1NTB1,NBIO1NTBNVME0x0000801C; NBIO1NTB1,NBIO1NTBNVME0=0B[7:6]0_0000h

Bits Description31:0 **NVME_SYNC_DB_INT7.** Read-write,Read,Write-1-to-clear. Reset: 0000_0000h. RW1C

13.7 PCIe®

13.7.1 Definitions

Table 236: Link Definitions

Term	Description
Link	Generic term that refers to a refer to PCIe link.
Master abort	This is a PCI-defined term that is applied to transactions on other than PCI buses. It indicates that the transaction is terminated without affecting the intended target; reads return all 1's; writes are discarded; the master abort error code is returned in the response, if applicable; master abort error bits are set if applicable.
PRBS	Pseudo-random bit sequence.
RC	Root Complex.
CXL™	Compute Express Link™, see https://www.computeexpresslink.org

13.7.2 Introduction

In order to support a wide variety of system topologies, the PCI Express ([PCIe](#)) subsystem is highly configurable. The PCIe cores have been designed for, and incorporated into the PCIe root complex fabric in a manner that ensures that system BIOS has the opportunity and flexibility to configure the PCIe capabilities to the required system topology. Once the PCIe subsystem has been configured to reflect the requirements and functionality of the system topology, the individual PCIe links are allowed to train and establish connections to PCIe devices present in the system. Once the links have been trained, system BIOS may pass control to the operating system or it may complete other tasks unrelated to PCIe.

13.7.3 Register Access

13.7.3.1 PCIe® IP Register Space

Software programmable registers are accessed through [SMN](#) from remote SMU(RSMU). The upper-part of SMN address are known as Aperture ID used for routing the SMN packet to the correct IP. The RSMU inside the IP tile outputs a 20-bit lower-part SMN address for addressing registers of the IP. The upper 16 bits are also available on the Aperture ID port of the RSMU but are not expected to be used. This means that each RSMU/IP is allocated a 1MB space. The SMN address decoder is responsible for decoding this 20-bit address. In [PCIe](#) IP, there are three register spaces available:

1. Per Port Configuration Space
 - From the CPU's perspective, this is a direct access. The CPU issues the transaction through its normal data path to IOHUB/nBIF. The IOHUB/nBIF detects that this is a configuration cycle and generates an SMN transaction on the SMN network, constructing the 20-bit address.
 - In the case where some other party needs to access the port's configuration space (for example the SMU) it becomes the initiator of the SMN transaction, creating the 20-bit address and targets the correct IP with the aperture ID (upper 16 bits).
2. Per Port Private Space
 - From CPU's perspective, this is an indirect access. In each port's configuration space there is an aperture defined by the PCIe specification to access that ports private space. The CPU issues the transaction through the normal data path to the IOHUB/nBIF with an indirect address based on the associated aperture. The IOHUB/nBIF is the entry point for the SMN and generates the SMN packet to the correct IP with the correct 20-bit address.

- In the case where software needs to access the port's private space (for example the SMU), it becomes the initiator of the SMN transaction, creating the 20-bit address, and targets the correct IP.
3. Per Core Private Space – Indirect Access
- It is not expected that third party software requires this space. Only the SBIOS and driver software are expected to use the registers in this space.
 - The software accesses this address space by using an aperture in:
 1. Root Complex: the IOHUB's configuration space (Index/Data pair in nbconfig space).
 2. Switch: nBIF's memory mapped space.
 3. It is the responsibility of these two parties to intercept this transaction, decode it, and initiate the SMN transaction. It needs to target the correct IP space and generate the correct 20 bit address.
 - In the case where software needs to access the PCIe core space (for example the SMU), it becomes the initiator of the SMN transaction, creating the 20-bit address, and targets the correct IP.

From the system point of view, the PCIe IP space (20-Bit, 1MB) is shown below (in blue shaded area) and it can be accessed by the 2 paths:




Figure 54: Northbridge Memory Map From the SDF Point of View

13.7.3.1.1 Sub-division of the allocated PCIe® Space

The RSMU outputs a 20-bit address bus. This 1 MB space is further divided into the multiple PCIe spaces as shown in the diagram below. Note that there is 1 RSMU per PCIe core. The routing of the SMN packet over the SMN network using the aperture ID (bits[36:20]) is beyond the scope of this section.

New address Map (SMN)

19	18	17-12	11 - 0	
0 – Function	0 – Cfg access	Function #	register address	Port Configuration space
0 - Function	1 – Private access	Function #	register address	Port Private Space
1 - Core	Unused	register address		Core (PCIe IP) Space

Figure 55: Allocated PCIe® space on the SMN

Bit[19] in the above figure allows the user to specify if the register access is a port register access or a core (PCIe IP) access.

Port Access:

Bit[18] only has meaning if bit[19] == 0 (port access) and specifies if the register access is targeting the ports configuration space or the ports private space. Bits[17:12] provide the port number. This field allows software to access different ports (ports start from 0). Bits[11:0] are the actual register addresses defined in the port's configuration or private space.

Core (PCIe) access:

If bit[19] == 1, then software is accessing the PCIe registers. In this case, bit[18] is always 0. Bits[17:0] specify the PCIe IP space register address.

New address Map (SMN)

19	18	17-12	11 - 0
0 – Function	0 – Cfg access	Function #	register address
0 - Function	1 – Private access	Function #	register address
1 - Core	Unused	register address	




Figure 56: Generic PCIe® Address Map for 2 PCIe® blocks

The previous figure shows the usage of the allocated 20 bits of address space inside the PCIe. This diagram shows two PCIe blocks. The Green PCIe block has two ports; the blue block has 5 ports.

13.7.3.2 Example for accessing a PCIe® Core register

Here is an example that shows how a common [PCIe](#) status register can be read using an [SMN](#) address:

PCIe SWRESET COMMAND AND STATUS REGISTER




Figure 57: Common PCIe® Status Register

The SMN register address is constructed as the following:

Register Address bits[31:20] = PCIe IP's Apperture ID on the SMN network.

Register Address bits[19:12] = 8'b10000000 (8'h80 PCIe Core Space)

Register Address bits[11:0] = Register Offset

13.7.4 PCIe® Programming

13.7.4.1 SMU initialization

The SMU is responsible for the following actions before handing over control the software:

1. De-assert Cold Reset.
2. Program security fencing registers.
3. Program start and end addresses for fuse fetch and initiate the RSMU fuse fetch process.
4. Poll to see if the fuse fetch process is complete.
5. De-assert Hard Reset.

13.7.4.2 Pre-Link BIOS Initialization

1. After the SMU has handed over control to the SBIOS, the initialization process can commence. The first step the SBIOS should take is to check if the reset process has been completed successfully. This can be done by checking if the RESET_COMPLETE bit is set to 1 in the register SWRST_COMMAND_STATUS.
2. The second step in the SBIOS initialization sequence must be to program the Straps using the RSMU Index/Data pair method described above. This is where the topology settings, link configuration, selecting [PCIe](#) Port 0's mode (configure as Down Stream Port or Switch Upstream Port) and other aspects of the PCIe IP can be programmed.
3. To make the strap changes take effect inside the PCIe IP, the reconfigure process must be used. The reconfigure process puts the PCIe Core logic into reset and then allows the updated Strap values to be propagated into the PCIe IP. Finally, the reconfigure process brings the PCIe Core logic out of reset.
4. The final step for the SBIOS is to release hold training (Set register bits HOLD_TRAINING_<PORT> to 0) for all the ports which need to function.

13.7.4.3 Architecture and Configuration Topology

13.7.4.3.1 Configuration Topology

The [PCIe](#) fabric implements multiple PCI Express point-to-point links, of varying widths, to external PCIe devices. In total, the processor supports multiple PCIe "engines" that control all available PCIe lanes.

For example, PCIe RC9x16 controller core controls a total of 16 PCIe lanes using 9 engines to control links of one or more lanes as follows Note: The nomenclature used here reflects the number of lanes assigned to each of the engines, listed as e0:e1:e2:e3:e4:

Table 237: Example of PCIe® Link Configurations

Core	PCIe Configuration		Symbol(STRAP_BIF_LINK_CONFIG value)
RC9x16	16		A(000000)
	8:8		F(000101)
	8:4:4		G(000110)
	8:4:2:2		H(000111)
	8:4:2:1:1		I(001000)
	8:4:1:1:1:1		J(001001)
	8:2:2:2:2		K(001010)
	8:2:2:2:1:1		L(001011)
	8:2:2:1:1:1:1		M(001100)
	8:2:1:1:1:1:1:1		N(001101)
	8:1:1:1:1:1:1:1:1		O(001110)
	4:4:4:4		P(001111)
	4:4:4:2:2		Q(010000)
	4:4:4:2:1:1		R(010001)
	4:4:4:1:1:1:1		S(010010)
	4:4:2:2:2:2		T(010100)
	4:4:2:2:2:1:1		U(010100)
	4:4:2:2:1:1:1:1		V(010101)
	4:4:2:1:1:1:1:1:1		W(010110)
	4:2:2:2:2:2:2		Y(011000)

	4:2:2:2:2:1:1		Z(011001)
	4:2:2:2:2:1:1:1:1		A1(011010)
	2:2:2:2:2:2:2:2		F1(011110)
	2:2:2:2:2:2:1:1		G1(011111)

The PCIe Root Complex (RC) design implements a Root Complex Type 1 Configuration Header for each PCIe engine / link.

13.7.4.3.2 Port Re-ordering

13.7.4.3.2.1 Motivation for Additional Configurations and Routing Support

The evolution of [PCIe](#) protocol have enabled architectures that define a greater number of PCIe links than were supported on past products with the same number of dedicated PCIe pins while maintaining or exceeding the performance of existing products. This is accomplished by reducing the number of lanes per link but running the link at higher data rates. In order to facilitate the change, without increasing the number of PCIe cores that are deployed, additional PCIe configurations have been defined within this document. The implementation of the PCIe supports up to 16 PCIe lanes and up to 16 PCI Express links. In addition to the expanded configuration support, a more flexible logical to physical lane routing strategy is implemented. Heretofore, the sole criterion used when the PCIe IP assigns its logical lanes to the physical lanes was the default link width. The link with the widest width was pegged to physical lane 0. The link with the next widest width would be physical lane 1, and so on. This limited the flexibility of the board level connections and it occasionally caused supplementary routing requirements at the SoC level or at the board level. To alleviate the additional routing, PCIe controller allows the order in which logical lanes of each port are assigned to physical lanes to be defined through port ordering registers (i.e., by software).

13.7.4.3.2.2 Port Re-Ordering Definition and Rules

The port re-ordering feature allows the end user to define the port order, through strap-loadable registers, at the same time or after defining the configuration and prior to taking the IP out of reset.

When programming the new PHYSICAL_LANE_MAP registers, all the following rules must be followed:

- LINK_CONFIG will set the maximum width for every port in the architecture.
- For each active port in the LINK_CONFIG:
 - The number of physical lanes assigned to the port must be exactly equal to the width of the port in the LINK_CONFIG.
 - If the width of the port is <M>, then each logical lane from "0" to "<M>-1" must be assigned exactly once for that port.
 - E.g. If a port is x4, then logical lanes 0/1/2/3 must be assigned to a physical lane each. Assigning one of those logical lanes for that port to multiple physical lanes is illegal, as is omitting an assignment for one of those logical lanes. Assigning a logical lane of 4 (or higher) for that port is also illegal.
 - All logical lanes must be assigned on adjacent physical lanes.
 - The logical lanes can only be assigned in ascending order (non-reversed link) or descending order (reversed link). A scrambled lane order is illegal.
 - If the port is width <M>, the first Physical Lane assigned must be a multiple of <M>.
 - The first assigned lane is Logical Lane "0" if the port is not reversed, or Logical Lane "<M>-1" if the port is reversed.
 - E.g. If a port is x2, the first assigned lane must be lane 0/2/4/..., but cannot be lane 1/3/5/...
- If a port is not active in the selected LINK_CONFIG, that port must not be assigned to any physical lanes.
- Each physical lane present in the architecture must be assigned to an active port and a valid logical lane within that port.

13.7.4.3.3 Lane Aggregation

This section depicts the physical pin to logical lane ID mapping as well as the possible ways in which the lanes may be aggregated into links.

There are eight [PCIe](#) controllers in the design, which are of RC9x16 design configuration. And there is another PCIe controller which is of RC4x4 design configuration. PCIe RC9x16 controller supports as many as 9 ports and as many as 16 lanes. The ports combination can be 2:2:2:2:2:2:2, 1:1:2:2:2:2:4, 2:2:2:2:2:4, 4:4:4:4, 8:8, 16 and etc. Port reordering is supported to utilize the physical lanes which may be laid out differently compared with the logical lane layout. Other port combinations might be supported, in case the follow design rules are adhered to.

- port number not exceeds max-port-number
- port width is valid for each port
- port reorder rules are complied with

The SERDES PHYs are shared by multiple protocols including XGMI, PCIe/CXL™, SATA. PHYs and Controllers are separated into a left half and a right half, which is used to accommodate the board-level layout. The PHY lane aggregation of left half of the design is shown in Figure 58 [PCIe® lane aggregation map left half].




Figure 58: PCIe® lane aggregation map left half

The PHY lane aggregation of right half of the design is shown in Figure 59 [PCIe® lane aggregation map right half].



Figure 59: PCIe® lane aggregation map right half

Please refer to [DXIO](#) section of "Supported PHY Sharing Configuration" for more information on sharing PHY lanes with multiple controllers.

When the PCIe RC9x16 controller is configured into multiple PCIe ports instead of a single x16 PCIe port, the configured PCIe ports can be classified into a left subset connecting with 8 PHY lanes and a right subset connecting with the other 8 PHY lanes. PCIe configurations supported by a subset (either the left subset or the right subset) are listed in Table 238 [Half-sized PCIe® RC9x16 lane configurations]. The lane configuration chosen for the left and right subsets could be different, but the total ports configured for the PCIe controller should not exceed 9 for the PCIe RC9x16 controller. In general the PCIe RC9x16 controller supports a PCIe configuration with below constraints,

- fully occupy the 16 lanes
- port with is x1, x2, x4, x8, or x16
- all x2 ports start from even lane
- all x4 ports start from lane 0, 4, 8, or 12
- all x8 ports start from lane 0, or 8
- no more than 9 ports

Table 238: Half-sized PCIe® RC9x16 lane configurations

Physical/Logical Lanes		0	1	2	3	4	5	6	7
Physical/Logical Lanes		8	9	10	11	12	13	14	15
Lane Configuration Index	1	x8							
	2	x4				x4			
	3	x4				x2		x2	
	4	x2		x2		x4			
	5	x4				x2		x1	x1
	6	x4				x1	x1	x2	
	7	x2		x1	x1	x4			
	8	x1	x1	x2		x4			
	9	x2		x2		x2		x2	
	10	x2		x2		x2		x1	x1
	11	x2		x2		x1	x1	x2	
	12	x2		x1	x1	x2		x2	
	13	x1	x1	x2		x2		x2	
	14	x4				x1	x1	x1	x1
	15	x1	x1	x1	x1	x4			
	16	x2		x1	x1	x2		x1	x1
	17	x2		x1	x1	x1	x1	x2	
	18	x1	x1	x2		x2		x1	x1
	19	x1	x1	x2		x1	x1	x2	
	20	x2		x2		x1	x1	x1	x1
	21	x1	x1	x1	x1	x2		x2	
	22	x2		x1	x1	x1	x1	x1	x1
	23	x1	x1	x2		x1	x1	x1	x1
	24	x1	x1	x1	x1	x2		x1	x1
	25	x1	x1	x1	x1	x1	x1	x2	
	26	x1	x1	x1	x1	x1	x1	x1	x1

13.7.5 PCIe® Registers**13.7.5.1 PCIe® Core Registers****NBIO0PCICORE0x00000088...NBIO1PCICORE4x00000088 (PCIECORE::PCIE_LC_STATE6)**

Read-only.

Link Controller State 6 register.

_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x00000088;
NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x00000088;
NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h

Bits	Description
31:30	Reserved.
29:24	LC_PREV_STATE27 . Read-only. Indicates 27th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
23:22	Reserved.
21:16	LC_PREV_STATE26 . Read-only. Indicates 26th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
15:14	Reserved.
13:8	LC_PREV_STATE25 . Read-only. Indicates 25th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
7:6	Reserved.
5:0	LC_PREV_STATE24 . Read-only. Indicates 24th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.

NBIO0PCICORE0x0000008C...NBIO1PCICORE4x0000008C (PCIECORE::PCIE_LC_STATE7)

Read-only.

Link Controller State 7 register.

_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x0000008C;
NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x0000008C;
NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h

Bits	Description
31:30	Reserved.
29:24	LC_PREV_STATE31 . Read-only. Indicates 31st previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
23:22	Reserved.
21:16	LC_PREV_STATE30 . Read-only. Indicates 30th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
15:14	Reserved.
13:8	LC_PREV_STATE29 . Read-only. Indicates 29th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
7:6	Reserved.
5:0	LC_PREV_STATE28 . Read-only. Indicates 28th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.

NBIO0PCICORE0x00000090...NBIO1PCICORE4x00000090 (PCIECORE::PCIE_LC_STATE8)

Read-only.

Link Controller State 8 register.

```
_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x00000090;
NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h
```

```
_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x00000090;
NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h
```

Bits	Description
31:30	Reserved.
29:24	LC_PREV_STATE35. Read-only. Indicates 35th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
23:22	Reserved.
21:16	LC_PREV_STATE34. Read-only. Indicates 34th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
15:14	Reserved.
13:8	LC_PREV_STATE33. Read-only. Indicates 33rd previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
7:6	Reserved.
5:0	LC_PREV_STATE32. Read-only. Indicates 32nd previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.

NBIO0PCICORE0x00000094...NBIO1PCICORE4x00000094 (PCIECORE::PCIE_LC_STATE9)

Read-only.

Link Controller State 9 register.

```
_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x00000094;
NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h
```

```
_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x00000094;
NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h
```

Bits	Description
31:30	Reserved.
29:24	LC_PREV_STATE39. Read-only. Indicates 39th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
23:22	Reserved.
21:16	LC_PREV_STATE38. Read-only. Indicates 38th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
15:14	Reserved.
13:8	LC_PREV_STATE37. Read-only. Indicates 37th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
7:6	Reserved.
5:0	LC_PREV_STATE36. Read-only. Indicates 36th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.

NBIO0PCICORE0x00000098...NBIO1PCICORE4x00000098 (PCIECORE::PCIE_LC_STATE10)

Read-only.

Link Controller State 10 register.

_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x00000098;
NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x00000098;
NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h

Bits	Description
31:30	Reserved.
29:24	LC_PREV_STATE43. Read-only. Indicates 43rd previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
23:22	Reserved.
21:16	LC_PREV_STATE42. Read-only. Indicates 42nd previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
15:14	Reserved.
13:8	LC_PREV_STATE41. Read-only. Indicates 41st previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
7:6	Reserved.
5:0	LC_PREV_STATE40. Read-only. Indicates 40th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.

NBIO0PCICORE0x0000009C...NBIO1PCICORE4x0000009C (PCIECORE::PCIE_LC_STATE11)

Read-only.

Link Controller State 11 register.

_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x0000009C;
NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x0000009C;
NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h

Bits	Description
31:30	Reserved.
29:24	LC_PREV_STATE47. Read-only. Indicates 47th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
23:22	Reserved.
21:16	LC_PREV_STATE46. Read-only. Indicates 46th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
15:14	Reserved.
13:8	LC_PREV_STATE45. Read-only. Indicates 45th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.
7:6	Reserved.
5:0	LC_PREV_STATE44. Read-only. Indicates 44th previous LC state, for the Port selected by PCIE_DEBUG_CNTL_LC.DEBUG_PORT_EN_LC.

NBIO0PCICORE0x00000200...NBIO1PCICORE4x00000200 (PCIECORE::PCIE_PERF_COUNT_CNTL)

Performance Counter Control register.

`_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x00000200;``NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h``_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x00000200;``NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h`

Bits	Description
31	GLOBAL_SHADOW_WR_LCLK_STATUS. Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates that the previous trigger to GLOBAL_SHADOW_WR has propagated to the LCLK counters and that data read from the LCLK counters will not be stale.
30:3	Reserved.
2	GLOBAL_COUNT_RESET. Write-only. 0=Normal operation. 1=Reset all counters. Controls global counter reset.
1	GLOBAL_SHADOW_WR. Write-only. 0=No change. 1=Snapshot current value in all counters. Controls updating the counter read fields with the current counter value. To ensure getting the current counter values, software must write a 1 to this bit, prior to reading any performance counter.
0	GLOBAL_COUNT_EN. Read-write. 0=Stop all counters. 1=Start all counters. Controls global counter stop/start. This bit is sticky.

NBIO0PCICORE0x00000204...NBIO1PCICORE4x00000204 (PCIECORE::PCIE_PERF_CNTL_TXCLK1)

Performance Counter Control (TXCLK domain, 1st set) register.

`_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x00000204;``NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h``_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x00000204;``NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h`

Bits	Description
31:18	Reserved.
17	COUNTER1_FULL. Read-only. 0=Not Detected. 1=Detected. Indicates if Counter 1 has reached its highest value. It is only cleared when Counter 1 is restarted.
16	COUNTER0_FULL. Read-only. 0=Not Detected. 1=Detected. Indicates if Counter 0 has reached its highest value. It is only cleared when Counter 0 is restarted.
15:8	EVENT1_SEL. Read-write. Reset: 00h. Controls the event selection for Counter 1. This field is sticky.
7:0	EVENT0_SEL. Read-write. Reset: 00h. Controls the event selection for Counter 0. This field is sticky.

NBIO0PCICORE0x00000208...NBIO1PCICORE4x00000208 (PCIECORE::PCIE_PERF_COUNT0_TXCLK1)

Read-only.

Performance Counter 0 (TXCLK domain, 1st set) register.

`_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x00000208;``NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h``_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x00000208;``NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h`

Bits	Description
31:0	COUNTER0. Read-only. Counter 0 lower value (Counter 0 bits 31:0).

NBIO0PCICORE0x0000020C...NBIO1PCICORE4x0000020C (PCIECORE::PCIE_PERF_COUNT1_TXCLK1)

Read-only.

Performance Counter 1 (TXCLK domain, 1st set) register.

`_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x0000020C;``NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h``_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x0000020C;``NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h`

Bits	Description
31:0	COUNTER1. Read-only. Counter 1 lower value (Counter 1 bits 31:0).

NBIO0PCICORE0x00000210...NBIO1PCICORE4x00000210 (PCIECORE::PCIE_PERF_CNTRL_TXCLK2)

Performance Counter Control (TXCLK domain, 2nd set) register.

`_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x00000210;``NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h``_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x00000210;``NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h`

Bits	Description
31:18	Reserved.
17	COUNTER1_FULL . Read-only. 0=Not Detected. 1=Detected. Indicates if Counter 1 has reached its highest value. It is only cleared when Counter 1 is restarted.
16	COUNTER0_FULL . Read-only. 0=Not Detected. 1=Detected. Indicates if Counter 0 has reached its highest value. It is only cleared when Counter 0 is restarted.
15:8	EVENT1_SEL . Read-write. Reset: 00h. Controls the event selection for Counter 1. This field is sticky.
7:0	EVENT0_SEL . Read-write. Reset: 00h. Controls the event selection for Counter 0. This field is sticky.

NBIO0PCICORE0x00000214...NBIO1PCICORE4x00000214 (PCIECORE::PCIE_PERF_COUNT0_TXCLK2)

Read-only.

Performance Counter 0 (TXCLK domain, 2nd set) register.

`_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x00000214;``NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h``_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x00000214;``NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h`

Bits	Description
31:0	COUNTER0 . Read-only. Counter 0 lower value (Counter 0 bits 31:0).

NBIO0PCICORE0x00000218...NBIO1PCICORE4x00000218 (PCIECORE::PCIE_PERF_COUNT1_TXCLK2)

Read-only.

Performance Counter 1 (TXCLK domain, 2nd set) register.

`_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x00000218;``NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h``_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x00000218;``NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h`

Bits	Description
31:0	COUNTER1 . Read-only. Counter 1 lower value (Counter 1 bits 31:0).

NBIO0PCICORE0x0000024C...NBIO1PCICORE4x0000024C (PCIECORE::PCIE_PERF_CNTRL_EVENT_LC_PORT_SEL)

Read-write. Reset: 0000_0000h.

Performance Counter LC Tile Event Port Select register.

`_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x0000024C;``NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h``_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x0000024C;``NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h`

Bits	Description
31:16	Reserved.
15:12	PERF1_PORT_SEL_TXCLK2 . Read-write. Reset: 0h. Controls selected Port for TXCLK domain (2nd set) Event 1. This field is sticky.
11:8	PERF0_PORT_SEL_TXCLK2 . Read-write. Reset: 0h. Controls selected Port for TXCLK domain (2nd set) Event 0. This field is sticky.
7:4	PERF1_PORT_SEL_TXCLK1 . Read-write. Reset: 0h. Controls selected Port for TXCLK domain (1st set) Event 1. This field is sticky.
3:0	PERF0_PORT_SEL_TXCLK1 . Read-write. Reset: 0h. Controls selected Port for TXCLK domain (1st set) Event 0. This field is sticky.

NBIO0PCICORE0x00000400...NBIO1PCICORE4x00000400 (PCIECORE::SWRST_COMMAND_STATUS)

Reset: 0000_0000h.

Software Reset Command and Status register.

_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x00000400;
NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x00000400;
NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h

Bits	Description
31	LINK_RESET_TYPE_LINK_DOWN. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the link reset event was caused by a link down. Clearing the link reset request status bit (SWUS_LINK_RESET, SWUS_LINK_RESET_CFG_ONLY, or SWUS_LINK_RESET_PHY_CALIB) clears this bit.
30	LINK_RESET_TYPE_LINK_DISABLE. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the link reset event was caused by a link disable. Clearing the link reset request status bit (SWUS_LINK_RESET, SWUS_LINK_RESET_CFG_ONLY, or SWUS_LINK_RESET_PHY_CALIB) clears this bit.
29	LINK_RESET_TYPE_HOT_RESET. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the link reset event was caused by a hot reset. Clearing the link reset request status bit (SWUS_LINK_RESET, SWUS_LINK_RESET_CFG_ONLY, or SWUS_LINK_RESET_PHY_CALIB) clears this bit.
28	SWDS_LINK_RESET_CFG_ONLY. Read-write. Reset: 0. 0=Not Detected. 1=Detected. (Switch Downstream only) Indicates if there is a request to perform a link reset (hot reset, link disable, or link down) that only resets the secondary bus's configuration space. Writing a 1 clears this bit. This bit is sticky.
27	SWDS_LINK_RESET. Read-write. Reset: 0. 0=Not Detected. 1=Detected. (Switch Downstream only) Indicates if there is a request to perform a link reset (hot reset, link disable, or link down) that resets the secondary bus. Writing a 1 clears this bit. This bit is sticky.
26	SWUS_LINK_RESET_PHY_CALIB. Read-write. Reset: 0. 0=Not Detected. 1=Detected. (Switch Upstream only) Indicates if there is a request to perform a link reset (hot reset, link disable, or link down) that also resets the Port's PCS and PHY. Writing a 1 clears this bit. This bit is sticky.
25	SWUS_LINK_RESET_CFG_ONLY. Read-write. Reset: 0. 0=Not Detected. 1=Detected. (Switch Upstream only) Indicates if there is a request to perform a link reset (hot reset, link disable, or link down) that only resets the Port's configuration space. Writing a 1 clears this bit. This bit is sticky.
24	SWUS_LINK_RESET. Read-write. Reset: 0. 0=Not Detected. 1=Detected. (Switch Upstream only) Indicates if there is a request to perform a link reset (hot reset, link disable, or link down). Writing a 1 clears this bit. This bit is sticky.
23:19	Reserved.
18	PERST_ASRT. Read-write. Reset: 0. 0=Normal Operation. 1=Assert PERST signal. If supported, forces the reset signal to be asserted.
17	WAIT_STATE. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the reset cycle is in the wait state (able to download efuses).
16	RESET_COMPLETE. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the reset cycle is complete.
15:2	Reserved.
1	ATOMIC_RESET. Read-write. Reset: 0. 0=Normal Operation. 1=Reset. When ATOMIC_RESET_EN bit is 1, forces an atomic reset event, when a 1 is written. When the atomic reset is complete, hardware automatically clears this bit.
0	RECONFIGURE. Read-write. Reset: 0. 0=Normal Operation. 1=Reconfigure. When RECONFIGURE_EN bit is 1, forces a reconfiguration event, when a 1 is written. When the reconfiguration is complete, hardware automatically clears this bit.

NBIO0PCICORE0x00000428...NBIO1PCICORE4x00000428 (PCIECORE::SWRST_CONTROL_6)

Read-write. Reset: 0000_07FFh.

Software Reset Control 6 register.

_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x00000428;
NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x00000428;
NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h

Bits	Description
31:11	Reserved.
10	HOLD_TRAINING_K. Read-write. Reset: 1. 0=Normal Operation. 1=Block Training. Controls if link training is blocked for Port K (if supported).
9	HOLD_TRAINING_J. Read-write. Reset: 1. 0=Normal Operation. 1=Block Training. Controls if link training is blocked for Port J (if supported).
8	HOLD_TRAINING_I. Read-write. Reset: 1. 0=Normal Operation. 1=Block Training. Controls if link training is blocked for Port I (if supported).
7	HOLD_TRAINING_H. Read-write. Reset: 1. 0=Normal Operation. 1=Block Training. Controls if link training is blocked for Port H.
6	HOLD_TRAINING_G. Read-write. Reset: 1. 0=Normal Operation. 1=Block Training. Controls if link training is blocked for Port G.
5	HOLD_TRAINING_F. Read-write. Reset: 1. 0=Normal Operation. 1=Block Training. Controls if link training is blocked for Port F.
4	HOLD_TRAINING_E. Read-write. Reset: 1. 0=Normal Operation. 1=Block Training. Controls if link training is blocked for Port E.
3	HOLD_TRAINING_D. Read-write. Reset: 1. 0=Normal Operation. 1=Block Training. Controls if link training is blocked for Port D.
2	HOLD_TRAINING_C. Read-write. Reset: 1. 0=Normal Operation. 1=Block Training. Controls if link training is blocked for Port C.
1	HOLD_TRAINING_B. Read-write. Reset: 1. 0=Normal Operation. 1=Block Training. Controls if link training is blocked for Port B.
0	HOLD_TRAINING_A. Read-write. Reset: 1. 0=Normal Operation. 1=Block Training. Controls if link training is blocked for Port A.

NBIO0PCICORE0x000008E8...NBIO1PCICORE4x000008E8 (PCIECORE::PCIE_PERF_COUNT0_UPVAL_TXCLK1)

Read-only.

Performance Counter 0 (TXCLK domain, 1st set) register.

_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x000008E8;
NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x000008E8;
NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h

Bits	Description
31:0	COUNTER0_UPPER. Read-only. Counter 0 upper value (Counter 0 bits 63:32).

NBIO0PCICORE0x000008EC...NBIO1PCICORE4x000008EC (PCIECORE::PCIE_PERF_COUNT1_UPVAL_TXCLK1)

Read-only.

Performance Counter 1 (TXCLK domain, 1st set) register.

_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x000008EC;
NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x000008EC;
NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h

Bits	Description
31:0	COUNTER1_UPPER. Read-only. Counter 1 upper value (Counter 1 bits 63:32).

**NBIO0PCICORE0x000008F0...NBIO1PCICORE4x000008F0
(PCIECORE::PCIE_PERF_COUNT0_UPVAL_TXCLK2)**

Read-only.

Performance Counter 0 (TXCLK domain, 2nd set) register.

_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x000008F0;
NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x000008F0;
NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h

Bits	Description
31:0	COUNTER0_UPPER. Read-only. Counter 0 upper value (Counter 0 bits 63:32).

**NBIO0PCICORE0x000008F4...NBIO1PCICORE4x000008F4
(PCIECORE::PCIE_PERF_COUNT1_UPVAL_TXCLK2)**

Read-only.

Performance Counter 1 (TXCLK domain, 2nd set) register.

_inst[PCIE[4,2,1:1,3,0]]_nbio0_aliasSMN; NBIO0PCICORE[4,2,1:1,3,0]x000008F4;
NBIO0PCICORE[4,2,1:1,3,0]=[1AB80000,1A880000,1A780000,1A480000,1A380000]h_inst[PCIE[4,2,1:1,3,0]]_nbio1_aliasSMN; NBIO1PCICORE[4,2,1:1,3,0]x000008F4;
NBIO1PCICORE[4,2,1:1,3,0]=[1AD80000,1AA80000,1A980000,1A680000,1A580000]h

Bits	Description
31:0	COUNTER1_UPPER. Read-only. Counter 1 upper value (Counter 1 bits 63:32).

13.7.5.2 PCIe® Port Registers

BXXD0[4F1...5F2]x1A8 (PCIEPORT::PCIE_ERR_CNTL)

Error Control register.

_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x1A8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x1A8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x1A8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x000001A8; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x000001A8; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x000001A8; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x000001A8; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x000001A8; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x000001A8; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x000001A8; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x000001A8; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x000001A8; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x000001A8; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h

Bits	Description
31:24	PRIV_SURP_DIS_VEC. Read-write. Reset: 26h. Description: Masks Surprise Down detection during the specified conditions. Bit 0 - when PME_TURN_OFF was sent. Bit 1 - when PME_TURN_OFF/PME_TO_ACK handshake did not complete. Bit 2 - when Hot-Plug Capable=1 and Hot-Plug Surprise=1. Bit 3 - when Hot-Plug Capable=1 and Power Controller Control=1 (off). Bit 4 - when DPC is triggered. Bit 5 - when Presence Detect State=1 (present). Bit 6 - Reserved. Bit 7 - Reserved.
23	AER_PRIV_MASK_CORR_INT_ERR. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls completely masking CORR_INT error (error status bit will not be set). This bit is sticky.
22	AER_PRIV_MASK_REPLAY_TIMER_TIMEOUT. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls completely masking REPLAY_TIMER_TIMEOUT error (error status bit will not be set). This bit is sticky.
21	AER_PRIV_MASK_INTERNAL_ERR. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls completely masking internal UNCORRECTABLE and internal CORRECTABLE error (error status bit will not be set). This bit is sticky.
20	AER_PRIV_MASK_BAD_TLP. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls completely masking BAD_TLP error (error status bit will not be set). This bit is sticky.
19	AER_PRIV_MASK_BAD_DLLP. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls completely masking BAD_DLLP error (error status bit will not be set). This bit is sticky.
18	STRAP_POISONED_ADVISORY_NONFATAL. Read-write. 0=Poisoned TLP Received is not Advisory Non-Fatal. 1=Poisoned TLP Received is Advisory Non-Fatal. Controls the error logging method. Provides an override for STRAP_POISONED_ADVISORY_NONFATAL.
17	SEND_ERR_MSG_IMMEDIATELY. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if allowed to send fatal/non-fatal error messages immediately instead of delaying until first error is logged. This bit is sticky.
16	CI_SLV_BUF_HALT_RESET. Write-only. Reset: 0. 0=Normal Operation. 1=Reset. Triggers a reset of the read-out halt state of both posted and non-posted slave buffers.
15	CI_NP_SLV_BUF_RD_HALT_STATUS. Read-only. 0=Not Detected. 1=Detected. Indicates non-posted slave buffer read-out halt status.
14	CI_P_SLV_BUF_RD_HALT_STATUS. Read-only. 0=Not Detected. 1=Detected. Indicates posted slave buffer read-out halt status.
13	AER_PRIV_MASK_REPLAY_NUM_ROLLOVER. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls completely masking REPLAY_NUM_ROLLOVER error (error status bit will not be set). This bit is sticky.
12	AER_PRIV_MASK_RCV_ERR. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls completely masking RCV error (error status bit will not be set). This bit is sticky.
11	AER_HDR_LOG_F0_TIMER_EXPIRED. Read-write. 0=Not Detected. 1=Detected. Indicates if AER function 0 first error log timer has expired.

10:8	AER_HDR_LOG_TIMEOUT. Read-write. Reset: 5h. Controls the AER first error log timeout. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Disabled</td></tr> <tr> <td>1h</td><td>67 ms</td></tr> <tr> <td>2h</td><td>134 ms</td></tr> <tr> <td>3h</td><td>268 ms</td></tr> <tr> <td>4h</td><td>537 ms</td></tr> <tr> <td>5h</td><td>1 s</td></tr> <tr> <td>6h</td><td>2 s</td></tr> <tr> <td>7h</td><td>4 s</td></tr> </table>	Value	Description	0h	Disabled	1h	67 ms	2h	134 ms	3h	268 ms	4h	537 ms	5h	1 s	6h	2 s	7h	4 s
Value	Description																		
0h	Disabled																		
1h	67 ms																		
2h	134 ms																		
3h	268 ms																		
4h	537 ms																		
5h	1 s																		
6h	2 s																		
7h	4 s																		
7	RX_GENERATE_ECRC_ERR. Write-only. 0=Disable. 1=Enable. Controls if ECRC error is generated for the next received TLP.																		
6	RX_GENERATE_POIS_TLP. Write-only. 0=Disable. 1=Enable. A write of 1 to this register causes the next received TLP with Data to be poisoned.																		
5	RX_GENERATE_LCRC_ERR. Write-only. 0=Disable. 1=Enable. Controls if LCRC error is generated for the next received TLP.																		
4:3	Reserved.																		
2	RX_DROP_ECRC_FAILURES. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if received ECRC errors are dropped.																		
1	STRAP_FIRST_RCVD_ERR_LOG. Read-write. 0=First Detected Error Logging. 1=First Received Error Logging. Controls the error logging method. Provides an override for STRAP_FIRST_RCVD_ERR_LOG.																		
0	ERR_REPORTING_DIS. Read-write. 0=Enable. 1=Disable. Controls PCIe Advanced Error Reporting.																		

BXXD0[4F1...5F2]x228 (PCIEPORT::PCIEP_RX_FC_DEBUG_1)

Read-only.

Per Port Flow Control Credits Outstanding register 1.

`_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x228; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x228; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x228; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x00000228; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x00000228; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x00000228; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x00000228; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x00000228; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x00000228; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x00000228; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x00000228; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x00000228; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x00000228; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h`

Bits	Description
31:22	CPL_HDR_CREDITS_AVAIL. Read-only. Captures number of Completion Header credits available to link partner.
21:11	P_HDR_CREDITS_AVAIL. Read-only. Captures number of Posted Header credits available to link partner.
10:0	NP_HDR_CREDITS_AVAIL. Read-only. Captures number of Non-Posted Header credits available to link partner.

BXXD0[4F1...5F2]x22C (PCIEPORT::PCIEP_RX_FC_DEBUG_2)

Read-only.

Per Port Flow Control Credits Outstanding register 2.

_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x22C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x22C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x22C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x0000022C; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x0000022C; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x0000022C; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x0000022C; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x0000022C; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x0000022C; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x0000022C; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x0000022C; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x0000022C; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x0000022C; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h**Bits Description****31:18** **CPL_DAT_CREDITS_AVAIL.** Read-only. Captures number of Completion Data credits available to link partner.**17:14** Reserved.**13:0** **P_DAT_CREDITS_AVAIL.** Read-only. Captures number of Posted Data credits available to link partner.**BXXD0[4F1...5F2]x294 (PCIEPORT::PCIE_LC_STATE0)**

Read-only.

Link Controller State 0 register.

_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x294; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x294; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x294; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x00000294; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x00000294; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x00000294; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x00000294; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x00000294; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x00000294; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x00000294; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x00000294; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x00000294; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x00000294; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h**Bits Description****31:30** Reserved.**29:24** **LC_PREV_STATE3.** Read-only. Indicates 3rd previous LC State.**23:22** Reserved.**21:16** **LC_PREV_STATE2.** Read-only. Indicates 2nd previous LC State.**15:14** Reserved.**13:8** **LC_PREV_STATE1.** Read-only. Indicates 1st previous LC State.**7:6** Reserved.**5:0** **LC_CURRENT_STATE.** Read-only. Indicates current LC State.

BXXD0[4F1...5F2]x298 (PCIEPORT::PCIE_LC_STATE1)

Read-only.

Link Controller State 1 register.

`_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x298; BXX=IOHC::NB_BUS_NUM_CNTL_iodhub0_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x298; BXX=IOHC::NB_BUS_NUM_CNTL_iodhub1_nbio1_aliasSMN[NB_BUS_NUM]``_func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x298; BXX=IOHC::NB_BUS_NUM_CNTL_iodhub0_nbio0_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x00000298; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x00000298; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x00000298; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x00000298; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x00000298; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x00000298; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x00000298; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x00000298; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x00000298; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x00000298; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h`**Bits Description**

31:30 Reserved.

29:24 **LC_PREV_STATE7**. Read-only. Indicates 7th previous LC State.

23:22 Reserved.

21:16 **LC_PREV_STATE6**. Read-only. Indicates 6th previous LC State.

15:14 Reserved.

13:8 **LC_PREV_STATE5**. Read-only. Indicates 5th previous LC State.

7:6 Reserved.

5:0 **LC_PREV_STATE4**. Read-only. Indicates 4th previous LC State.**BXXD0[4F1...5F2]x29C (PCIEPORT::PCIE_LC_STATE2)**

Read-only.

Link Controller State 2 register.

`_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x29C; BXX=IOHC::NB_BUS_NUM_CNTL_iodhub0_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x29C; BXX=IOHC::NB_BUS_NUM_CNTL_iodhub1_nbio1_aliasSMN[NB_BUS_NUM]``_func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x29C; BXX=IOHC::NB_BUS_NUM_CNTL_iodhub0_nbio0_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x0000029C; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x0000029C; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x0000029C; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x0000029C; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x0000029C; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x0000029C; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x0000029C; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x0000029C; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x0000029C; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x0000029C; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h`**Bits Description**

31:30 Reserved.

29:24 **LC_PREV_STATE11**. Read-only. Indicates 11th previous LC State.

23:22 Reserved.

21:16 **LC_PREV_STATE10**. Read-only. Indicates 10th previous LC State.

15:14 Reserved.

13:8 **LC_PREV_STATE9**. Read-only. Indicates 9th previous LC State.

7:6 Reserved.

5:0 **LC_PREV_STATE8**. Read-only. Indicates 8th previous LC State.

BXXD0[4F1...5F2]x2A0 (PCIEPORT::PCIE_LC_STATE3)

Read-only.

Link Controller State 3 register.

`_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x2A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x2A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x2A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x000002A0; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x000002A0; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x000002A0; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x000002A0; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x000002A0; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x000002A0; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x000002A0; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x000002A0; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x000002A0; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x000002A0; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h`**Bits Description**

31:30 Reserved.

29:24 **LC_PREV_STATE15**. Read-only. Indicates 15th previous LC State.

23:22 Reserved.

21:16 **LC_PREV_STATE14**. Read-only. Indicates 14th previous LC State.

15:14 Reserved.

13:8 **LC_PREV_STATE13**. Read-only. Indicates 13th previous LC State.

7:6 Reserved.

5:0 **LC_PREV_STATE12**. Read-only. Indicates 12th previous LC State.**BXXD0[4F1...5F2]x2A4 (PCIEPORT::PCIE_LC_STATE4)**

Read-only.

Link Controller State 4 register.

`_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x2A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x2A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x2A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x000002A4; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x000002A4; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x000002A4; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x000002A4; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x000002A4; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x000002A4; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x000002A4; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x000002A4; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x000002A4; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x000002A4; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h`**Bits Description**

31:30 Reserved.

29:24 **LC_PREV_STATE19**. Read-only. Indicates 19th previous LC State.

23:22 Reserved.

21:16 **LC_PREV_STATE18**. Read-only. Indicates 18th previous LC State.

15:14 Reserved.

13:8 **LC_PREV_STATE17**. Read-only. Indicates 17th previous LC State.

7:6 Reserved.

5:0 **LC_PREV_STATE16**. Read-only. Indicates 16th previous LC State.

BXXD0[4F1...5F2]x2A8 (PCIEPORT::PCIE_LC_STATE5)

Read-only.

Link Controller State 5 register.

_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x2A8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x2A8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x2A8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x000002A8; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x000002A8; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x000002A8; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x000002A8; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x000002A8; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x000002A8; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x000002A8; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x000002A8; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x000002A8; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x000002A8; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h

Bits	Description
31:30	Reserved.
29:24	LC_PREV_STATE23 . Read-only. Indicates 23rd previous LC State.
23:22	Reserved.
21:16	LC_PREV_STATE22 . Read-only. Indicates 22nd previous LC State.
15:14	Reserved.
13:8	LC_PREV_STATE21 . Read-only. Indicates 21st previous LC State.
7:6	Reserved.
5:0	LC_PREV_STATE20 . Read-only. Indicates 20th previous LC State.

BXXD0[4F1...5F2]x2C8 (PCIEPORT::PCIE_LC_BW_CHANGE_CNTL)

Bandwidth Change Notification Control register.

`_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x2C8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x2C8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x2C8; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x000002C8; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x000002C8; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x000002C8; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x000002C8; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x000002C8; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x000002C8; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x000002C8; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x000002C8; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x000002C8; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x000002C8; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h`

Bits	Description
31:12	Reserved.
11	LC_SPEED_NEG_UNSUCCESSFUL. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if speed negotiation did not result in new Link speed due to a mismatch in data rate identifiers.
10	LC_LINK_BW_NOTIFICATION_DETECT_MODE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if Link Bandwidth Management for speed changes in Detect, results in updating LINK_BW_MANAGEMENT_STATUS.
9	LC_LW_CHANGE_FAILED. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if Link width change was initiated but the width was not changed.
8	LC_LW_CHANGE_OTHER. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if Link width changed and the change was initiated by the Link partner.
7	LC_SHORT_LW_CHANGE. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if Link width was changed due to a short dynamic link width reconfiguration.
6	LC_LONG_LW_CHANGE. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if Link width was changed due to a long dynamic link width reconfiguration.
5	LC_FAILED_SPEED_NEG. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if Link speed change failed and link speed was reverted to initial speed.
4	LC_RELIABILITY_SPEED_CHANGE. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if Link speed changed due to a reliability issue at the previous speed.
3	LC_OTHER_INIT_SPEED_CHANGE. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if Link speed changed due to a speed negotiation initiated by the Link partner.
2	LC_SW_INIT_SPEED_CHANGE. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if Link speed changed due to a software initiated speed negotiation.
1	LC_HW_INIT_SPEED_CHANGE. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if Link speed changed due to a hardware initiated speed negotiation.
0	LC_BW_CHANGE_INT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port generates an interrupt when the link bandwidth changes.

BXXD0[4F1...5F2]x2DC (PCIEPORT::PCIE_LC_CNTL5)

Link Controller Control 5 register.

_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x2DC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x2DC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x2DC; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x000002DC; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h
 _func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x000002DC; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h
 _func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x000002DC; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h
 _func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x000002DC; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h
 _func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x000002DC; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h
 _func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x000002DC; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h
 _func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x000002DC; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h
 _func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x000002DC; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h
 _func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x000002DC; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h
 _func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x000002DC; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h

Bits	Description																		
31:29	LC_HOLD_TRAINING_MODE. Read-write. Reset: 2h. Controls the method to put lanes in power saving mode when hold_training mode is asserted. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Do not power down lanes when in hold training</td></tr> <tr> <td>1h</td><td>Power down lanes by asserting TxElecIdle/TxCompliance</td></tr> <tr> <td>2h</td><td>Set PowerDown to P2</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> <tr> <td>4h</td><td>Set PowerDown to Power State 4</td></tr> <tr> <td>5h</td><td>Set PowerDown to Power State 5</td></tr> <tr> <td>6h</td><td>Set PowerDown to Power State 6</td></tr> <tr> <td>7h</td><td>Set PowerDown to Power State 7</td></tr> </table>	Value	Description	0h	Do not power down lanes when in hold training	1h	Power down lanes by asserting TxElecIdle/TxCompliance	2h	Set PowerDown to P2	3h	Reserved.	4h	Set PowerDown to Power State 4	5h	Set PowerDown to Power State 5	6h	Set PowerDown to Power State 6	7h	Set PowerDown to Power State 7
Value	Description																		
0h	Do not power down lanes when in hold training																		
1h	Power down lanes by asserting TxElecIdle/TxCompliance																		
2h	Set PowerDown to P2																		
3h	Reserved.																		
4h	Set PowerDown to Power State 4																		
5h	Set PowerDown to Power State 5																		
6h	Set PowerDown to Power State 6																		
7h	Set PowerDown to Power State 7																		
28	LC_WAIT_IN_DETECT. Read-write. Reset: 0. 0=Normal Operation. 1=Remain in Detect. Forces LTSSM to remain in Detect and transition lanes to the power state indicated by LC_HOLD_TRAINING_MODE field.																		
27	LC_ACCEPT_ALL_PRESETS_TEST. Read-write. Reset: 0. 0=Reject. 1=Accept. Controls P0, P2, P7, P8, P10 acceptance in Polling, Compliance and Loopback when PHY is operating in reduced swing mode.																		
26	LC_ACCEPT_ALL_PRESETS. Read-write. Reset: 0. 0=Reject. 1=Accept. Controls P0, P2, P7, P8, P10 acceptance during Link Equalization when PHY is operating in reduced swing mode.																		
25	LC_TX_SWING_OVERRIDE. Read-write. 0=Supports full swing and reduced swing. 1=Supports only full swing. Set to indicate if only full swing transmitter voltage level is supported by the PHY.																		
24	LC_DSC_EQ_FS_LF_INVALID_TO_PRESETS. Read-write. Reset: 0. 0=Disable. 1=Enable. (Upstream Ports only) Controls if Link Equalization search algorithm is forced to Preset Search when the Upstream Port receives illegal FS and/or LF values from Link partner.																		
23:22	LC_SAFE_RECOVER_CNTL. Read-write. Reset: 0h. Controls the Safe Recover feature. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Disabled</td></tr> <tr> <td>1h</td><td>Enabled</td></tr> <tr> <td>2h</td><td>Performed before and after a link speed change</td></tr> <tr> <td>3h</td><td>Verbose Mode</td></tr> </table>	Value	Description	0h	Disabled	1h	Enabled	2h	Performed before and after a link speed change	3h	Verbose Mode								
Value	Description																		
0h	Disabled																		
1h	Enabled																		
2h	Performed before and after a link speed change																		
3h	Verbose Mode																		
21	LC_LOCAL_USE_PRESET. Read-only. 0=Not Detected. 1=Detected. Captures if the near-end transmitter is using a preset at the data rate specified by LC_LOCAL_EQ_SETTINGS_RATE, for the lane selected by PCIE_LC_DEBUG_CNTL.DEBUG_LANE_EN.																		
20:16	LC_LOCAL_POST_CURSOR. Read-only. Captures the Post-Cursor used for the near-end transmitter at the data rate specified by LC_LOCAL_EQ_SETTINGS_RATE, for the lane selected by PCIE_LC_DEBUG_CNTL.DEBUG_LANE_EN.																		

15:10	LC_LOCAL_CURSOR. Read-only. Captures the Cursor used for the near-end transmitter at the data rate specified by LC_LOCAL_EQ_SETTINGS_RATE, for the lane selected by PCIE_LC_DEBUG_CNTL.DEBUG_LANE_EN.										
9:6	LC_LOCAL_PRE_CURSOR. Read-only. Captures the Pre-Cursor used for the near-end transmitter at the data rate specified by LC_LOCAL_EQ_SETTINGS_RATE, for the lane selected by PCIE_LC_DEBUG_CNTL.DEBUG_LANE_EN.										
5:2	LC_LOCAL_PRESET. Read-only. Captures the Preset used for the near-end transmitter at the data rate specified by LC_LOCAL_EQ_SETTINGS_RATE, for the lane selected by PCIE_LC_DEBUG_CNTL.DEBUG_LANE_EN.										
1:0	LC_LOCAL_EQ_SETTINGS_RATE. Read-write. Reset: 0h. Controls the data rate for the LC_LOCAL_PRESET, LC_LOCAL_PRE_CURSOR, LC_LOCAL_CURSOR, and LC_LOCAL_POST_CURSOR field values, as well as the data rate for the PCIE_LC_BEST_EQ_SETTINGS register field values ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>8.0 GT/s</td></tr> <tr> <td>1h</td><td>16.0 GT/s</td></tr> <tr> <td>2h</td><td>32.0 GT/s</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	8.0 GT/s	1h	16.0 GT/s	2h	32.0 GT/s	3h	Reserved.
Value	Description										
0h	8.0 GT/s										
1h	16.0 GT/s										
2h	32.0 GT/s										
3h	Reserved.										

BXXD0[4F1...5F2]x2E4 (PCIEPORT::PCIE_LC_BEST_EQ_SETTINGS)

Best Equalization Settings register.

`_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x2E4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x2E4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x2E4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x000002E4; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x000002E4; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x000002E4; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x000002E4; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x000002E4; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x000002E4; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x000002E4; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x000002E4; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x000002E4; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x000002E4; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h`

Bits	Description										
31:30	LC_BEST_SETTINGS_RATE. Read-write. Reset: 0h. Controls the data rate for the PCIE_LC_BEST_EQ_SETTINGS register field values. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>8.0 GT/s</td></tr> <tr> <td>1h</td><td>16.0 GT/s</td></tr> <tr> <td>2h</td><td>32.0 GT/s</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	8.0 GT/s	1h	16.0 GT/s	2h	32.0 GT/s	3h	Reserved.
Value	Description										
0h	8.0 GT/s										
1h	16.0 GT/s										
2h	32.0 GT/s										
3h	Reserved.										
29:22	LC_BEST_FOM. Read-only. Captures best FOM value from request phase at the data rate specified by PCIE_LC_CNTL5.LC_LOCAL_EQ_SETTINGS_RATE, for the lane selected by PCIE_LC_DEBUG_CNTL.DEBUG_LANE_EN.										
21:16	LC_BEST_POSTCURSOR. Read-only. Captures best post-cursor from request phase at the data rate specified by PCIE_LC_CNTL5.LC_LOCAL_EQ_SETTINGS_RATE, for the lane selected by PCIE_LC_DEBUG_CNTL.DEBUG_LANE_EN.										
15:10	LC_BEST_CURSOR. Read-only. Captures best cursor from request phase at the data rate specified by PCIE_LC_CNTL5.LC_LOCAL_EQ_SETTINGS_RATE, for the lane selected by PCIE_LC_DEBUG_CNTL.DEBUG_LANE_EN.										
9:4	LC_BEST_PRECURSOR. Read-only. Captures best pre-cursor from request phase at the data rate specified by PCIE_LC_CNTL5.LC_LOCAL_EQ_SETTINGS_RATE, for the lane selected by PCIE_LC_DEBUG_CNTL.DEBUG_LANE_EN.										
3:0	LC_BEST_PRESET. Read-only. Captures best preset from request phase at the data rate specified by PCIE_LC_CNTL5.LC_LOCAL_EQ_SETTINGS_RATE, for the lane selected by PCIE_LC_DEBUG_CNTL.DEBUG_LANE_EN.										

BXXD0[4F1...5F2]x670 (PCIEPORT::PCIE_TX_ERR_CTRL)

Write-only.

TX Error Control register.

`_func7_instPCIE1_nbio0_aliasHOST; BXXD04F1x670; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE2_nbio0_aliasHOST; BXXD04F1x670; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_func[1:0]_instPCIE4_nbio0_aliasHOST; BXXD05F[2:1]x670; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]x00000670; NBIO0PCIECORE0P[8:0]=1A34_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]x00000670; NBIO0PCIECORE1P[8:0]=1A74_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]x00000670; NBIO0PCIECORE2P[8:0]=1A84_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]x00000670; NBIO0PCIECORE3P[8:0]=1A44_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]x00000670; NBIO0PCIECORE4P[3:0]=1AB4_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]x00000670; NBIO1PCIECORE0P[8:0]=1A54_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]x00000670; NBIO1PCIECORE1P[8:0]=1A94_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]x00000670; NBIO1PCIECORE2P[8:0]=1AA4_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]x00000670; NBIO1PCIECORE3P[8:0]=1A64_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]x00000670; NBIO1PCIECORE4P[3:0]=1AD4_[3:0]000h`

Bits	Description
31:3	Reserved.
2	TX_GENERATE_POIS_TLP. Write-only. 0=Disable. 1=Enable. A write of 1 to this register causes the next transmitted Posted or Completion with Data to be poisoned.
1	TX_GENERATE_ECRC_ERR. Write-only. 0=Disable. 1=Enable. Controls if ECRC error is generated for the next transmitted TLP.
0	TX_GENERATE_LCRC_ERR. Write-only. 0=Disable. 1=Enable. Controls if LCRC error is generated for the next transmitted TLP.

13.7.5.3 PCIe® RC Configuration Registers**BXXD0[1F1...2F1]x000 (PCIERCCFG::VENDOR_ID)**

Read-only. Reset: Fixed,1022h.

Vendor ID register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x000; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x000; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x000; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x000; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000000; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000000; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000000; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000000; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000000; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000000; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000000; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000000; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000000; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000000; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
15:0	VENDOR_ID. Read-only. Reset: Fixed,1022h. Identifies the manufacturer of the device.

BXXD0[1F1...2F1]x002 (PCIERCCFG::DEVICE_ID)

Read-only.

Device ID register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x002; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x002; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x002; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x002; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000002; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000002; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000002; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000002; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000002; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000002; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000002; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000002; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000002; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000002; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description****15:0** **DEVICE_ID.** Read-only. Identifies the particular device.Reset: _func0_instPCIE0_nbio[1:0]_aliasSMN: Fixed,14ABhReset: _func0_inst[PCIE[2:1]]_nbio[1:0]_aliasSMN: Fixed,14A5hReset: _func0_instPCIE3_nbio[1:0]_aliasSMN: Fixed,14ABhReset: _func0_instPCIE4_nbio[1:0]_aliasSMN: Fixed,14AAhReset: _func1_instPCIE0_nbio[1:0]_aliasSMN: Fixed,14ABhReset: _func1_inst[PCIE[2:1]]_nbio[1:0]_aliasSMN: Fixed,14A5hReset: _func1_instPCIE3_nbio[1:0]_aliasSMN: Fixed,14ABhReset: _func1_instPCIE4_nbio[1:0]_aliasSMN: Fixed,14AAhReset: _func2_instPCIE0_nbio[1:0]_aliasSMN: Fixed,14ABhReset: _func2_inst[PCIE[2:1]]_nbio[1:0]_aliasSMN: Fixed,14A5hReset: _func2_instPCIE3_nbio[1:0]_aliasSMN: Fixed,14ABhReset: _func2_instPCIE4_nbio[1:0]_aliasSMN: Fixed,14AAhReset: _func3_instPCIE0_nbio[1:0]_aliasSMN: Fixed,14ABhReset: _func3_inst[PCIE[2:1]]_nbio[1:0]_aliasSMN: Fixed,14A5hReset: _func3_instPCIE3_nbio[1:0]_aliasSMN: Fixed,14ABhReset: _func3_instPCIE4_nbio[1:0]_aliasSMN: Fixed,14AAhReset: _func4_instPCIE0_nbio[1:0]_aliasSMN: Fixed,14ABhReset: _func4_inst[PCIE[2:1]]_nbio[1:0]_aliasSMN: Fixed,14A5hReset: _func4_instPCIE3_nbio[1:0]_aliasSMN_func5_instPCIE0_nbio[1:0]_aliasSMN

Fixed,14ABh

Reset: _func5_inst[PCIE[2:1]]_nbio[1:0]_aliasSMN: Fixed,14A5hReset: _func5_instPCIE3_nbio[1:0]_aliasSMN_func6_instPCIE0_nbio[1:0]_aliasSMN

Fixed,14ABh

Reset: _func6_inst[PCIE[2:1]]_nbio[1:0]_aliasSMN: Fixed,14A5hReset: _func6_instPCIE3_nbio[1:0]_aliasSMN_func7_instPCIE0_nbio[1:0]_aliasSMN

Fixed,14ABh

Reset: _func7_inst[PCIE[2:1]]_nbio[1:0]_aliasSMN: Fixed,14A5hReset: _func7_instPCIE3_nbio[1:0]_aliasSMN_func8_instPCIE0_nbio[1:0]_aliasSMN

Fixed,14ABh

Reset: _func8_inst[PCIE[2:1]]_nbio[1:0]_aliasSMN: Fixed,14A5hReset: _func8_instPCIE3_nbio[1:0]_aliasSMN: Fixed,14ABh

BXXD0[1F1...2F1]x004 (PCIERCCFG::COMMAND)

Provides control over a function's ability to generate and respond to bus cycles.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x004; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x004; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x004; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x004; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000004; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000004; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000004; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000004; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000004; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000004; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000004; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000004; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000004; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000004; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:11	Reserved.
10	INT_DIS . Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the ability of a function to generate INTx interrupt Messages.
9	FAST_B2B_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
8	SERR_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to signal upstream, Non-fatal and Fatal errors detected by the function, and the ability of a Port to forward upstream, Non-fatal and Fatal signals received by the Port's secondary interface.
7	AD_STEPPING . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	PARITY_ERROR_RESPONSE . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to log errors in the Master Data Parity Error bit of the Status register.
5	PAL_SNOOP_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	MEM_WRITE_INVALIDATE_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
3	SPECIAL_CYCLE_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
2	BUS_MASTER_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to issue Memory and I/O Read/Write Requests, and the ability of a Port to forward Memory and I/O Read/Write Requests in the upstream direction.
1	MEM_ACCESS_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to accept Memory Space accesses.
0	IO_ACCESS_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to accept I/O Space accesses.

BXXD0[1F1...2F1]x006 (PCIERCCFG::STATUS)

Used to record status information for bus related events on the primary interface.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x006; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x006; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x006; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x006; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000006; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
 _func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000006; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
 _func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000006; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
 _func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000006; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
 _func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000006; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
 _func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000006; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
 _func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000006; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
 _func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000006; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
 _func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000006; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
 _func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000006; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15	PARITY_ERROR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function receives a poisoned TLP on the primary interface.
14	SIGNALED_SYSTEM_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. For a function with its SERR Enable bit in the Command register set, indicates if the function signals a Non-fatal or Fatal error on the primary interface.
13	RECEIVED_MASTER_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Unsupported Request Completion Status on the primary interface.
12	RECEIVED_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Completer Abort Completion Status on the primary interface.
11	SIGNAL_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function completes a Request using Completer Abort Completion Status on the primary interface.
10:9	DEVSEL_TIMING. Read-only. Reset: Fixed,0h. Does not apply to PCI Express.
8	MASTER_DATA_PARITY_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Description: For a Requester with its Parity Error Response bit in the Command register set, indicates if either of the following two conditions occurs on the primary interface: 1) Requester receives a poisoned Completion 2) Requester transmits a poisoned Request. For a Port with its Parity Error Response bit in the Command register set, indicates if either of the following two conditions occurs on the primary interface: 1) Port receives a poisoned Completion going downstream 2) Port transmits a poisoned Request upstream.
7	FAST_BACK_CAPABLE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	Reserved.
5	PCI_66_CAP. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	CAP_LIST. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates the presence of a capability list item.
3	INT_STATUS. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if an INTx interrupt Message is pending internally in the function.
2:1	Reserved.
0	IMMEDIATE_READINESS. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is able to successfully complete valid configuration cycles at any time following any type of reset.

BXXD0[1F1...2F1]x008 (PCIERCCFG::REVISION_ID)

Read-only. Reset: 00h.

Indicates a device specific revision identifier.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x008; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x008; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x008; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x008; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000008; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000008; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000008; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000008; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000008; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000008; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000008; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000008; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000008; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000008; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description7:4 **MAJOR_REV_ID.** Read-only. Reset: 0h. Indicates major revision identifier.3:0 **MINOR_REV_ID.** Read-only. Reset: 0h. Indicates minor revision identifier.**BXXD0[1F1...2F1]x009 (PCIERCCFG::PROG_INTERFACE)**

Read-only. Reset: Fixed,00h.

The Programming Interface register is used with the Base Class Code and the Sub-Class Code registers.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x009; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x009; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x009; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x009; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000009; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000009; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000009; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000009; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000009; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000009; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000009; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000009; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000009; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000009; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description7:0 **PROG_INTERFACE.** Read-only. Reset: Fixed,00h. Identifies the specific register-level programming interface of the function, if one is required.

BXXD0[1F1...2F1]x00A (PCIERCCFG::SUB_CLASS)

Read-only. Reset: Fixed,04h.

The Sub-Class Code register is used with the Base Class Code and the Programming Interface registers.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x00A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x00A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x00A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x00A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000000A; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000000A; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000000A; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000000A; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000000A; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000000A; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000000A; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000000A; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000000A; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000000A; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description7:0 **SUB_CLASS.** Read-only. Reset: Fixed,04h. Identifies more specifically the operation of the function.**BXXD0[1F1...2F1]x00B (PCIERCCFG::BASE_CLASS)**

Read-only. Reset: Fixed,06h.

The Base Class Code register is used with the Sub-Class Code and the Programming Interface registers.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x00B; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x00B; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x00B; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x00B; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000000B; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000000B; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000000B; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000000B; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000000B; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000000B; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000000B; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000000B; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000000B; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000000B; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description7:0 **BASE_CLASS.** Read-only. Reset: Fixed,06h. Identifies broadly the type of operation the function performs.**BXXD0[1F1...2F1]x00C (PCIERCCFG::CACHE_LINE)**

Read-write. Reset: 00h.

Cache Line Size register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x00C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x00C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x00C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x00C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000000C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000000C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000000C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000000C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000000C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000000C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000000C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000000C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000000C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000000C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description7:0 **CACHE_LINE_SIZE.** Read-write. Reset: 00h. Records the system cacheline size in units of DWORDs.

BXXD0[1F1...2F1]x00D (PCIERCCFG::LATENCY)

Read-only. Reset: Fixed,00h.

Master Latency Timer register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x00D; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x00D; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x00D; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x00D; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000000D; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000000D; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000000D; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000000D; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000000D; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000000D; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000000D; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000000D; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000000D; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000000D; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**7:0 **LATENCY_TIMER.** Read-only. Reset: Fixed,00h. Does not apply to PCI Express.**BXXD0[1F1...2F1]x00E (PCIERCCFG::HEADER)**

Read-only. Reset: Fixed,81h.

Configuration Space header.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x00E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x00E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x00E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x00E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000000E; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000000E; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000000E; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000000E; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000000E; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000000E; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000000E; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000000E; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000000E; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000000E; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**7 **DEVICE_TYPE.** Read-only. Reset: Fixed,1. 0=Single-Function Device. 1=Multi-Function Device. Identifies if the device contains multiple functions.6:0 **HEADER_TYPE.** Read-only. Reset: Fixed,01h. Identifies the layout of the Configuration Space header.**ValidValues:**

Value	Description
00h	Type 0 Header
01h	Type 1 Header
7Fh-02h	Reserved.

BXXD0[1F1...2F1]x00F (PCIERCCFG::BIST)

Read-only. Reset: Fixed,00h.

Used for control and status of built-in self tests.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x00F; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x00F; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x00F; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x00F; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000000F; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000000F; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000000F; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000000F; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000000F; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000000F; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000000F; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000000F; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000000F; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000000F; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
7	BIST_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports BIST .
6	BIST_STRT. Read-only. Reset: Fixed,0. If the function supports BIST , initiates the test run, otherwise must be 0.
5:4	Reserved.
3:0	BIST_COMP. Read-only. Reset: Fixed,0h. If the function supports BIST , indicates the test result, otherwise must be 0.

BXXD0[1F1...2F1]x010 (PCIERCCFG::BASE_ADDR_1)

Read-write.

PCI CFG [BAR](#) 1._func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x010; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x010; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x010; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x010; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000010; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000010; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000010; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000010; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000010; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000010; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000010; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000010; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000010; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000010; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:0	BASE_ADDR. Read-write. Base Address Register.

BXXD0[1F1...2F1]x014 (PCIERCCFG::BASE_ADDR_2)

Read-write.

PCI CFG [BAR 2](#).`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x014; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x014; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x014; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x014; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000014; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000014; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000014; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000014; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000014; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000014; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000014; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000014; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000014; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000014; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description****31:0** **BASE_ADDR.** Read-write. Base Address Register.**BXXD0[1F1...2F1]x018 (PCIERCCFG::SUB_BUS_NUMBER_LATENCY)**

Primary Bus Number, Secondary Bus Number, Subordinate Bus Number, and Secondary Latency Timer registers.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x018; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x018; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x018; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x018; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000018; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000018; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000018; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000018; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000018; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000018; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000018; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000018; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000018; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000018; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description****31:24** **SECONDARY_LATENCY_TIMER.** Read-only. Reset: Fixed,00h. Does not apply to PCI Express.**23:16** **SUB_BUS_NUM.** Read-write. Reset: 00h. Records the bus number of the highest numbered bus segment which is behind the bridge.**15:8** **SECONDARY_BUS.** Read-write. Reset: 00h. Records the bus number of the bus segment to which the secondary interface of the bridge is connected.**7:0** **PRIMARY_BUS.** Read-write. Reset: 00h. Records the bus number of the bus segment to which the primary interface of the bridge is connected.

BXXD0[1F1...2F1]x01C (PCIERCCFG::IO_BASE_LIMIT)

Defines an I/O address range which is used by the bridge to determine when to forward I/O transactions from one interface to the other. For 32-bit addressing type, combines with I/O Base Upper 16 Bits and I/O Limit Upper 16 Bits registers.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x01C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x01C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x01C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x01C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000001C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
 _func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000001C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
 _func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000001C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
 _func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000001C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
 _func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000001C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
 _func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000001C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
 _func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000001C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
 _func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000001C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
 _func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000001C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
 _func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000001C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description								
15:12	IO_LIMIT. Read-write. Reset: 0h. Bits 15-12 for range ending I/O address.								
11:8	IO_LIMIT_TYPE. Read-only. Reset: Fixed,1h. I/O Limit Addressing Type.								
	ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>16-bit</td></tr> <tr> <td>1h</td><td>32-bit</td></tr> <tr> <td>Fh-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	16-bit	1h	32-bit	Fh-2h	Reserved.
Value	Description								
0h	16-bit								
1h	32-bit								
Fh-2h	Reserved.								
7:4	IO_BASE. Read-write. Reset: 0h. Bits 15-12 for range starting I/O address.								
3:0	IO_BASE_TYPE. Read-only. Reset: Fixed,1h. I/O Base Addressing Type.								
	ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>16-bit</td></tr> <tr> <td>1h</td><td>32-bit</td></tr> <tr> <td>Fh-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	16-bit	1h	32-bit	Fh-2h	Reserved.
Value	Description								
0h	16-bit								
1h	32-bit								
Fh-2h	Reserved.								

BXXD0[1F1...2F1]x01E (PCIERCCFG::SECONDARY_STATUS)

Used to record status information for bus related events on the secondary interface.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x01E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x01E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x01E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x01E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000001E; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
 _func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000001E; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
 _func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000001E; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
 _func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000001E; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
 _func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000001E; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
 _func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000001E; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
 _func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000001E; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
 _func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000001E; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
 _func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000001E; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
 _func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000001E; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15	PARITY_ERROR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function receives a poisoned TLP on the secondary interface.
14	RECEIVED_SYSTEM_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function receives a Non-fatal or Fatal error Message on the secondary interface.
13	RECEIVED_MASTER_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Unsupported Request Completion Status on the secondary interface.
12	RECEIVED_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Completer Abort Completion Status on the secondary interface.
11	SIGNAL_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function completes a Request using Completer Abort Completion Status on the secondary interface.
10:9	DEVSEL_TIMING. Read-only. Reset: Fixed,0h. Does not apply to PCI Express.
8	MASTER_DATA_PARITY_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Description: For a Port with its Parity Error Response Enable bit in the Bridge Control register set, indicates if either of the following two conditions occurs on the secondary interface: 1) Port receives a poisoned Completion coming upstream 2) Port transmits a poisoned Request downstream.
7	FAST_BACK_CAPABLE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	Reserved.
5	PCI_66_CAP. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4:0	Reserved.

BXXD0[1F1...2F1]x020 (PCIERCCFG::MEM_BASE_LIMIT)

Defines a non-prefetchable memory address range which is used by the bridge to determine when to forward memory transactions from one interface to the other.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x020; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x020; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x020; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x020; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000020; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000020; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000020; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000020; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000020; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000020; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000020; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000020; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000020; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000020; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
------	-------------

31:20	MEM_LIMIT_31_20. Read-write. Reset: 000h. Bits 31-20 for range ending non-prefetchable memory address.
-------	---

19:16	MEM_LIMIT_TYPE. Read-only. Reset: Fixed,0h. Must be 0.
-------	---

15:4	MEM_BASE_31_20. Read-write. Reset: 000h. Bits 31-20 for range starting non-prefetchable memory address.
------	--

3:0	MEM_BASE_TYPE. Read-only. Reset: Fixed,0h. Must be 0.
-----	--

BXXD0[1F1...2F1]x024 (PCIERCCFG::PREF_BASE_LIMIT)

Defines a prefetchable memory address range which is used by the bridge to determine when to forward memory transactions from one interface to the other. For 64-bit addressing type, combines with Prefetchable Base Upper 32 Bits and Prefetchable Limit Upper 32 Bits registers.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x024; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x024; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x024; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x024; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000024; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000024; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000024; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000024; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000024; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000024; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000024; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000024; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000024; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000024; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description								
31:20	PREF_MEM_LIMIT_31_20. Read-write. Reset: 000h. Bits 31-20 for range ending prefetchable memory address.								
19:16	PREF_MEM_LIMIT_TYPE. Read-only. Reset: Fixed,1h. Prefetchable Memory Limit Addressing Type. ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>32-bit</td></tr> <tr> <td>1h</td><td>64-bit</td></tr> <tr> <td>Fh-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	32-bit	1h	64-bit	Fh-2h	Reserved.
Value	Description								
0h	32-bit								
1h	64-bit								
Fh-2h	Reserved.								
15:4	PREF_MEM_BASE_31_20. Read-write. Reset: 000h. Bits 31-20 for range starting prefetchable memory address.								
3:0	PREF_MEM_BASE_TYPE. Read-only. Reset: Fixed,1h. Prefetchable Memory Base Addressing Type. ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>32-bit</td></tr> <tr> <td>1h</td><td>64-bit</td></tr> <tr> <td>Fh-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	32-bit	1h	64-bit	Fh-2h	Reserved.
Value	Description								
0h	32-bit								
1h	64-bit								
Fh-2h	Reserved.								

BXXD0[1F1...2F1]x028 (PCIERCCFG::PREF_BASE_UPPER)

Read-write. Reset: 0000_0000h.

For 64-bit addressing type, combines with Prefetchable Memory Base register to define a prefetchable memory address range starting which is used by the bridge to determine when to forward memory transactions from one interface to the other.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x028; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x028; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x028; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x028; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000028; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
 _func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000028; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
 _func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000028; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
 _func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000028; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
 _func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000028; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
 _func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000028; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
 _func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000028; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
 _func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000028; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
 _func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000028; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
 _func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000028; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:0	PREF_BASE_UPPER. Read-write. Reset: 0000_0000h. Upper 32 bits for range starting 64-bit prefetchable memory address.

BXXD0[1F1...2F1]x02C (PCIERCCFG::PREF_LIMIT_UPPER)

Read-write. Reset: 0000_0000h.

For 64-bit addressing type, combines with Prefetchable Memory Limit register to define a prefetchable memory address range ending which is used by the bridge to determine when to forward memory transactions from one interface to the other.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x02C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x02C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x02C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x02C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000002C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
 _func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000002C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
 _func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000002C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
 _func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000002C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
 _func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000002C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
 _func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000002C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
 _func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000002C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
 _func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000002C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
 _func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000002C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
 _func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000002C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:0	PREF_LIMIT_UPPER. Read-write. Reset: 0000_0000h. Upper 32 bits for range ending 64-bit prefetchable memory address.

BXXD0[1F1...2F1]x030 (PCIERCCFG::IO_BASE_LIMIT_HI)

Read-write. Reset: 0000_0000h.

For 32-bit addressing type, combines with I/O Base and I/O Limit registers to define an I/O address range which is used by the bridge to determine when to forward I/O transactions from one interface to the other.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x030; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x030; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x030; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x030; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000030; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000030; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000030; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000030; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000030; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000030; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000030; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000030; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000030; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000030; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:16 **IO_LIMIT_31_16.** Read-write. Reset: 0000h. Upper 16 bits for range ending 32-bit I/O address.15:0 **IO_BASE_31_16.** Read-write. Reset: 0000h. Upper 16 bits for range starting 32-bit I/O address.**BXXD0[1F1...2F1]x034 (PCIERCCFG::CAP_PTR)**

Read-only. Reset: 50h.

Capability Pointer.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x034; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x034; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x034; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x034; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000034; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000034; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000034; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000034; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000034; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000034; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000034; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000034; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000034; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000034; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description7:0 **CAP_PTR.** Read-only. Reset: 50h. Pointer to a linked list of additional capabilities implemented by this function, or 00h if no such items exist.

BXXD0[1F1...2F1]x038 (PCIERCCFG::ROM_BASE_ADDR)

Reset: Fixed,0000_0000h.

PCI CFG Expansion ROM [BAR](#).

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x038; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x038; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x038; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x038; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000038; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000038; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000038; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000038; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000038; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000038; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000038; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000038; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000038; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000038; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description																		
31:11	BASE_ADDR. Read-only. Reset: Fixed,00_0000h. Expansion ROM Base Address.																		
10:8	Reserved.																		
7:4	ROM_VALIDATION_DETAILS. Read-only. Reset: Fixed,0h. Indicates additional implementation-specific details about the Expansion ROM validation status.																		
3:1	ROM_VALIDATION_STATUS. Read-only. Reset: Fixed,0h. Indicates the Expansion ROM validation status. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Not Supported</td></tr> <tr> <td>1h</td><td>In Progress</td></tr> <tr> <td>2h</td><td>Passed - Valid</td></tr> <tr> <td>3h</td><td>Passed - Valid and Trusted</td></tr> <tr> <td>4h</td><td>Failed - Invalid</td></tr> <tr> <td>5h</td><td>Failed - Valid and Untrusted</td></tr> <tr> <td>6h</td><td>Warned - Valid</td></tr> <tr> <td>7h</td><td>Warned - Valid and Trusted</td></tr> </table>	Value	Description	0h	Not Supported	1h	In Progress	2h	Passed - Valid	3h	Passed - Valid and Trusted	4h	Failed - Invalid	5h	Failed - Valid and Untrusted	6h	Warned - Valid	7h	Warned - Valid and Trusted
Value	Description																		
0h	Not Supported																		
1h	In Progress																		
2h	Passed - Valid																		
3h	Passed - Valid and Trusted																		
4h	Failed - Invalid																		
5h	Failed - Valid and Untrusted																		
6h	Warned - Valid																		
7h	Warned - Valid and Trusted																		
0	ROM_ENABLE. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Controls the ability of a function to accept Expansion ROM space accesses.																		

BXXD0[1F1...2F1]x03C (PCIERCCFG::INTERRUPT_LINE)

Read-write. Reset: FFh.

Interrupt Line register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x03C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x03C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x03C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x03C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000003C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000003C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000003C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000003C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000003C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000003C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000003C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000003C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000003C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000003C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
7:0	INTERRUPT_LINE. Read-write. Reset: FFh. Communicates interrupt line routing information.

BXXD0[1F1...2F1]x03D (PCIERCCFG::INTERRUPT_PIN)

Read-write. Reset: Fixed,00h.

Interrupt Pin register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x03D; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x03D; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x03D; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x03D; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000003D; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000003D; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000003D; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000003D; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000003D; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000003D; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000003D; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000003D; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000003D; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000003D; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description**7:0** **INTERRUPT_PIN.** Read-write. Reset: Fixed,00h. Identifies the legacy interrupt Message(s) the function uses.**ValidValues:**

Value	Description
00h	none
01h	INTA
02h	INTB
03h	INTC
04h	INTD
FFh-05h	Reserved.

BXXD0[1F1...2F1]x03E (PCIERCCFG::BRIDGE_CNTL)

Provides control over a port's ability to forward bus cycles between its primary and secondary interfaces.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x03E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x03E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x03E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x03E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000003E; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000003E; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000003E; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000003E; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000003E; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000003E; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000003E; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000003E; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000003E; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000003E; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:12	Reserved.
11	DISCARD_TIMER_SERR_ENABLE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
10	DISCARD_TIMER_STATUS. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
9	SECONDARY_DISCARD_TIMER. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
8	PRIMARY_DISCARD_TIMER. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
7	FAST_B2B_EN. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	SECONDARY_BUS_RESET. Read-write. Reset: 0. 0=Normal Operation. 1=Reset. Triggers a hot reset on the corresponding Port.
5	MASTER_ABORT_MODE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	VGA_DEC. Read-write. Reset: 0. 0=Disable. 1=Enable. For a Port with VGA Enable set, enables the bridge to provide 16-bit decoding of VGA I/O addresses, rather than 10-bit decoding.
3	VGA_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the bridge's ability to forward VGA compatible addresses from primary interface to secondary interface.
2	ISA_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Disables the bridge from forwarding I/O addresses, in the top 768 bytes of each 1 kB block in the I/O address range, from primary interface to secondary interface.
1	SERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the forwarding of ERR_COR, ERR_NONFATAL and ERR_FATAL from secondary interface to primary interface.
0	PARITY_RESPONSE_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to log errors in the Master Data Parity Error bit of the Secondary Status register.

BXXD0[1F1...2F1]x040 (PCIERCCFG::EXT_BRIDGE_CNTL)

Read-write. Reset: 00h.

External Bridge Control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x040; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x040; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x040; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x040; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000040; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000040; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000040; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000040; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000040; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000040; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000040; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000040; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000040; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000040; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description

7:1 Reserved.

0 **IO_PORT_80_EN.** Read-write. Reset: 0. 0=Disable. 1=Enable. Controls IO port 80 decoding.**BXXD0[1F1...2F1]x048 (PCIERCCFG::VENDOR_CAP_LIST)**

Read-only. Reset: Fixed,0008_5009h.

Vendor-defined Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x048; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x048; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x048; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x048; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000048; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000048; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000048; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000048; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000048; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000048; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000048; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000048; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000048; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000048; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description

31:24 Reserved.

23:16 **LENGTH.** Read-only. Reset: Fixed,08h. Length in bytes.15:8 **NEXT_PTR.** Read-only. Reset: Fixed,50h. Pointer to the next item in the capabilities list, or 00h if no other items exist.7:0 **CAP_ID.** Read-only. Reset: Fixed,09h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD0[1F1...2F1]x04C (PCIERCCFG::ADAPTER_ID_W)

Read-write.

Adapter ID register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x04C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x04C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x04C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x04C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000004C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000004C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000004C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000004C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000004C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000004C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000004C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000004C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000004C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000004C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:16 **SUBSYSTEM_ID**. Read-write. Controls the Subsystem ID value. Specified by the vendor.15:0 **SUBSYSTEM_VENDOR_ID**. Read-write. Controls the Subsystem Vendor ID value. Specified by the vendor.**BXXD0[1F1...2F1]x050 (PCIERCCFG::PMI_CAP_LIST)**

Read-only. Reset: Fixed,5801h.

Power Management Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x050; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x050; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x050; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x050; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000050; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000050; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000050; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000050; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000050; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000050; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000050; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000050; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000050; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000050; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description15:8 **NEXT_PTR**. Read-only. Reset: Fixed,58h. Pointer to the next item in the capabilities list, or 00h if no other items exist.7:0 **CAP_ID**. Read-only. Reset: Fixed,01h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD0[1F1...2F1]x052 (PCIERCCFG::PMI_CAP)

Power Management Capabilities register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x052; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x052; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x052; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x052; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000052; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
 _func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000052; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
 _func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000052; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
 _func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000052; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
 _func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000052; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
 _func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000052; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
 _func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000052; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
 _func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000052; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
 _func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000052; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
 _func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000052; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description																		
15:11	PME_SUPPORT. Read-only. Reset: 19h. Indicates the power states from which the function may generate a PME. This field is a bit vector that covers all Dx states. Bit 0 corresponds to D0.																		
10	D2_SUPPORT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates support for the D2 power state.																		
9	D1_SUPPORT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates support for the D1 power state.																		
8:6	AUX_CURRENT. Read-write. Indicates the amount of 3.3Vaux current required to support PME from D3cold. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>0 mA</td></tr> <tr> <td>1h</td><td>55 mA</td></tr> <tr> <td>2h</td><td>100 mA</td></tr> <tr> <td>3h</td><td>160 mA</td></tr> <tr> <td>4h</td><td>220 mA</td></tr> <tr> <td>5h</td><td>270 mA</td></tr> <tr> <td>6h</td><td>320 mA</td></tr> <tr> <td>7h</td><td>375 mA</td></tr> </table>	Value	Description	0h	0 mA	1h	55 mA	2h	100 mA	3h	160 mA	4h	220 mA	5h	270 mA	6h	320 mA	7h	375 mA
Value	Description																		
0h	0 mA																		
1h	55 mA																		
2h	100 mA																		
3h	160 mA																		
4h	220 mA																		
5h	270 mA																		
6h	320 mA																		
7h	375 mA																		
5	DEV_SPECIFIC_INIT. Read-only. Reset: Fixed,0. 0=Not Required. 1=Required. Indicates if the function requires a Device Specific Initialization sequence, upon transition to D0.																		
4	IMMEDIATE_READINESS_ON_RETURN_TO_D0. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is able to successfully complete valid configuration cycles at any time following return to D0.																		
3	PME_CLOCK. Read-only. Reset: Fixed,0. Does not apply to PCI Express.																		
2:0	VERSION. Read-only. Reset: Fixed,3h. Indicates PCI-SIG defined capability structure version number.																		

BXXD0[1F1...2F1]x054 (PCIERCCFG::PMI_STATUS_CNTL)

Power Management Status/Control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x054; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x054; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x054; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x054; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000054; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000054; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000054; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000054; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000054; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000054; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000054; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000054; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000054; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000054; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:24	PMI_DATA. Read-only. Reset: Fixed,00h. Data.
23	BUS_PWR_EN. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if Secondary Bus Clock Control is supported.
22	B2_B3_SUPPORT. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if Secondary Bus Power Control is supported.
21:16	Reserved.
15	PME_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a PME is pending internally in the function. When auxiliary power is consumed, this field is sticky.
14:13	DATA_SCALE. Read-only. Reset: Fixed,0h. Data Scale.
12:9	DATA_SELECT. Read-only. Reset: Fixed,0h. Data Select.
8	PME_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls a function's ability to generate a PME. When auxiliary power is consumed, this field is sticky.
7:4	Reserved.
3	NO_SOFT_RESET. Read-only. Reset: 0. 0=Reset on D3hot to D0. 1=No Reset on D3hot to D0. Indicates if the function does not reset on a transition from D3hot to D0.
2	Reserved.
1:0	POWER_STATE. Read-write. Reset: 0h. Writes set the function to the written power state. Reads return the function's current power state.
ValidValues:	
Value	Description
0h	D0
1h	D1
2h	D2
3h	D3

BXXD0[1F1...2F1]x058 (PCIERCCFG::PCIE_CAP_LIST)

Read-only.

PCI Express Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x058; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x058; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x058; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x058; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000058; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000058; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000058; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000058; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000058; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000058; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000058; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000058; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000058; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000058; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

15:8	NEXT_PTR. Read-only. Reset: A0h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,10h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD0[1F1...2F1]x05A (PCIERCCFG::PCIE_CAP)

The PCI Express Capabilities register identifies PCI Express device type and associated capabilities.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x05A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x05A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x05A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x05A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000005A; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000005A; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000005A; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000005A; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000005A; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000005A; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000005A; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000005A; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000005A; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000005A; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
------	-------------

15:14	Reserved.
-------	-----------

13:9	INT_MESSAGE_NUM. Read-only. Reset: Fixed,00h. Indicates the MSI/MSI-X vector used for interrupts generated in association with any of the status bits in the PCI Express capability structure.
------	---

8	SLOT_IMPLEMENTED. Read-write. 0=Not Supported. 1=Supported.
---	--

	Description: (Downstream Ports only) Indicates if the Link associated with this Port is connected to a slot. For Upstream Ports, this bit is undefined.
--	--

7:4	DEVICE_TYPE. Read-only. Reset: 4h. Indicates the type of PCI Express device.
-----	---

ValidValues:	
---------------------	--

Value	Description
0h	PCI Express Endpoint
1h	Legacy PCI Express Endpoint
3h-2h	Reserved.
4h	Root Port of PCI Express Root Complex
5h	Upstream Port of PCI Express Switch
6h	Downstream Port of PCI Express Switch
7h	PCI Express to PCI/PCI-X Bridge
8h	PCI/PCI-X to PCI Express Bridge
9h	Root Complex Integrated Endpoint
Ah	Root Complex Event Collector
Fh-Bh	Reserved.

3:0	VERSION. Read-only. Reset: 2h. Indicates PCI-SIG defined capability structure version number.
-----	--

BXXD0[1F1...2F1]x05C (PCIERCCFG::DEVICE_CAP)

The Device Capabilities register identifies device specific capabilities.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x05C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x05C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x05C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x05C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000005C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000005C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000005C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000005C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000005C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000005C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000005C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000005C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000005C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000005C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description										
31:29	Reserved.										
28	FLR_CAPABLE. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Endpoints only) Indicates if the function supports Function Level Resets. For non-Endpoints this field is Reserved.										
27:26	CAPTURED_SLOT_POWER_SCALE. Read-only. Reset: 0h. (Upstream Ports only) Indicates the scale used for the Slot Power Limit Value. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1.0x</td></tr> <tr> <td>1h</td><td>0.1x</td></tr> <tr> <td>2h</td><td>0.01x</td></tr> <tr> <td>3h</td><td>0.001x</td></tr> </table>	Value	Description	0h	1.0x	1h	0.1x	2h	0.01x	3h	0.001x
Value	Description										
0h	1.0x										
1h	0.1x										
2h	0.01x										
3h	0.001x										
25:18	CAPTURED_SLOT_POWER_LIMIT. Read-only. Reset: 00h. (Upstream Ports only) In combination with the Slot Power Limit Scale value, indicates the upper limit on power supplied by slot.										
17	Reserved.										
16	ERR_COR_SUBCLASS_CAPABLE. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the ERR_COR Subclass field in ERR_COR messages.										
15	ROLE_BASED_ERR_REPORTING. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates the function implements Role-Based Error Reporting functionality.										
14:12	Reserved.										
11:9	L1_ACCEPTABLE_LATENCY. Read-write. Reset: Fixed,0h. For non-Endpoints this field is Reserved.										
8:6	L0S_ACCEPTABLE_LATENCY. Read-write. Reset: Fixed,0h. For non-Endpoints this field is Reserved.										
5	EXTENDED_TAG. Read-only. Reset: Fixed,1. 0=5-Bit Tag Supported. 1=8-Bit Tag Supported. When 10-Bit Tag Requester Supported bit is clear, indicates the maximum supported size of the Tag field as a Requester.										
4:3	PHANTOM_FUNC. Read-only. Reset: Fixed,0h. Indicates the support for use of unclaimed function numbers to extend the number of outstanding transactions allowed by logically combining unclaimed function numbers with the Tag identifier. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>No Phantom Functions</td></tr> <tr> <td>1h</td><td>1 Phantom Function</td></tr> <tr> <td>2h</td><td>3 Phantom Functions</td></tr> <tr> <td>3h</td><td>7 Phantom Functions</td></tr> </table>	Value	Description	0h	No Phantom Functions	1h	1 Phantom Function	2h	3 Phantom Functions	3h	7 Phantom Functions
Value	Description										
0h	No Phantom Functions										
1h	1 Phantom Function										
2h	3 Phantom Functions										
3h	7 Phantom Functions										
2:0	MAX_PAYLOAD_SUPPORT. Read-only. Reset: 2h. Indicates the maximum payload size that the function can support for TLPs.										

	ValidValues:	
	Value	Description
	0h	128 Bytes
	1h	256 Bytes
	2h	512 Bytes
	3h	1024 Bytes
	4h	2048 Bytes
	5h	4096 Bytes
	7h-6h	Reserved.

BXXD0[1F1...2F1]x060 (PCIERCCFG::DEVICE_CNTL)

The Device Control register controls device specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x060; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x060; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x060; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x060; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000060; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
 _func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000060; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
 _func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000060; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
 _func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000060; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
 _func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000060; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
 _func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000060; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
 _func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000060; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
 _func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000060; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
 _func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000060; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
 _func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000060; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description																
15	BRIDGE_CFG_RETRY_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Description: (Bridges only) Controls if a PCI Express to PCI/PCI-X Bridge is permitted to return Configuration Retry Status. (Endpoints only) A write of 1 to this bit initiates Function Level Reset to the function. Reads always return 0. For non-Bridges and non-Endpoints this bit is Reserved.																
14:12	MAX_READ_REQUEST_SIZE. Read-write. Reset: 2h. Controls the maximum Read Request size for the function as a Requester. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>128 Bytes</td></tr> <tr> <td>1h</td><td>256 Bytes</td></tr> <tr> <td>2h</td><td>512 Bytes</td></tr> <tr> <td>3h</td><td>1024 Bytes</td></tr> <tr> <td>4h</td><td>2048 Bytes</td></tr> <tr> <td>5h</td><td>4096 Bytes</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	128 Bytes	1h	256 Bytes	2h	512 Bytes	3h	1024 Bytes	4h	2048 Bytes	5h	4096 Bytes	7h-6h	Reserved.
Value	Description																
0h	128 Bytes																
1h	256 Bytes																
2h	512 Bytes																
3h	1024 Bytes																
4h	2048 Bytes																
5h	4096 Bytes																
7h-6h	Reserved.																
11	NO_SNOOP_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. Controls if the function is permitted to set the No Snoop bit in the Requester Attributes of transactions it initiates that do not require hardware enforced cache coherency.																
10	AUX_POWER_PM_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if a function is permitted to draw AUX power independent of PME AUX power.																
9	PHANTOM_FUNC_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. When 10-Bit Tag Requester Enable bit is clear, controls if a function is permitted to use unclaimed function numbers as Phantom Functions to extend the number of outstanding transaction identifiers.																
8	EXTENDED_TAG_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. When 10-Bit Tag Requester Enable bit is clear, controls if a function is permitted to use an 8-bit Tag field as a Requester. When both bits are disabled the function is restricted to use a 5-bit Tag field.																
7:5	MAX_PAYLOAD_SIZE. Read-write. Reset: 0h. Controls the maximum TLP payload size for the function.																

Valid Values:	
Value	Description
0h	128 Bytes
1h	256 Bytes
2h	512 Bytes
3h	1024 Bytes
4h	2048 Bytes
5h	4096 Bytes
7h-6h	Reserved.

4	RELAXED_ORD_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. Controls if the function is permitted to set the Relaxed Ordering bit in the Attributes field of transactions it initiates that do not require strong write ordering.
3	USR_REPORT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Unsupported Requests.
2	FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Fatal errors.
1	NON_FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Non-fatal errors.
0	CORR_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of correctable errors.

BXXD0[1F1...2F1]x062 (PCIERCCFG::DEVICE_STATUS)

The Device Status register provides information about device specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x062; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x062; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x062; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x062; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000062; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000062; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000062; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000062; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000062; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000062; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000062; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000062; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000062; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000062; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:7	Reserved.
6	EMER_POWER_REDUCTION_DETECTED. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. Description: (Upstream Ports only) When Emergency Power Reduction Supported field is 1 or 2, indicates if the function has entered the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.
5	TRANSACTIONS_PEND. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function has issued Non-Posted Requests, on its own behalf, which have not been completed.
4	AUX_PWR. Read-write. 0=Not Detected. 1=Detected. Functions that require AUX power report this bit as set if AUX power is detected by the function.
3	USR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function received an Unsupported Request.
2	FATAL_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of Fatal errors detected.
1	NON_FATAL_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of Non-fatal errors detected.
0	CORR_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of correctable errors detected.

BXXD0[1F1...2F1]x064 (PCIERCCFG::LINK_CAP)

The Link Capabilities register identifies Link specific capabilities.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x064; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x064; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x064; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x064; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000064; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
 _func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000064; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
 _func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000064; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
 _func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000064; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
 _func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000064; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
 _func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000064; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
 _func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000064; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
 _func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000064; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
 _func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000064; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
 _func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000064; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description																		
31:24	PORT_NUMBER. Read-only. Reset: 00h. Indicates the Port number for the Link.																		
23	Reserved.																		
22	ASPM_OPTIONALITY_COMPLIANCE. Read-write. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the Port supports the ASPM Optionality functionality.																		
21	LINK_BW_NOTIFICATION_CAP. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the Link Bandwidth Notification status and interrupt mechanisms. For Upstream Ports, this bit is Reserved.																		
20	DL_ACTIVE_REPORTING_CAPABLE. Read-only. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the reporting of DL_Active state of the Data Link Control and Management State Machine. For Upstream Ports, this bit is Reserved.																		
19	SURPRISE_DOWN_ERR_REPORTING. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the detecting and reporting of a Surprise Down error condition. For Upstream Ports, this bit is Reserved.																		
18	CLOCK_POWER_MANAGEMENT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Upstream Ports only) Indicates if the Port tolerates removal of REFCLK via the CLKREQ# mechanism when the Link is in L1 or L2/L3 Ready. For Downstream Ports, this bit is Reserved.																		
17:15	L1_EXIT_LATENCY. Read-only. Reset: 2h. Indicates the L1 exit latency for the Link. The value reported indicates the length of time this Port requires to complete transition from L1 to L0. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>up to 999 ns</td></tr> <tr> <td>1h</td><td>1 to 1.9 us</td></tr> <tr> <td>2h</td><td>2 to 3.9 us</td></tr> <tr> <td>3h</td><td>4 to 7.9 us</td></tr> <tr> <td>4h</td><td>8 to 15.9 us</td></tr> <tr> <td>5h</td><td>16 to 31.9 us</td></tr> <tr> <td>6h</td><td>32 to 64 us</td></tr> <tr> <td>7h</td><td>more than 64 us</td></tr> </table>	Value	Description	0h	up to 999 ns	1h	1 to 1.9 us	2h	2 to 3.9 us	3h	4 to 7.9 us	4h	8 to 15.9 us	5h	16 to 31.9 us	6h	32 to 64 us	7h	more than 64 us
Value	Description																		
0h	up to 999 ns																		
1h	1 to 1.9 us																		
2h	2 to 3.9 us																		
3h	4 to 7.9 us																		
4h	8 to 15.9 us																		
5h	16 to 31.9 us																		
6h	32 to 64 us																		
7h	more than 64 us																		
14:12	L0S_EXIT_LATENCY. Read-only. Reset: 1h. Indicates the L0s exit latency for the Link. The value reported indicates the length of time this Port requires to complete transition from L0s to L0.																		

	ValidValues:	
	Value	Description
	0h	up to 63 ns
	1h	64 to 127 ns
	2h	128 to 255 ns
	3h	256 to 511 ns
	4h	512 to 999 ns
	5h	1 to 1.9 us
	6h	2 to 4 us
	7h	more than 4 us
11:10	PM_SUPPORT. Read-only. Reset: Fixed,2h. Indicates the level of ASPM supported on the Link. L0s is NOT supported even though this register field keeps the default value of 3. BIOS must use PM_SUPPORT values of either 0(No ASPM Supported) or 2(L1 Supported) when programming PCIe ports.	
	ValidValues:	
	Value	Description
	0h	No ASPM Supported
	1h	L0s Supported
	2h	L1 Supported
	3h	L0s and L1 Supported
9:4	LINK_WIDTH. Read-only. Reset: 00h. Indicates the maximum width of the Link.	
	ValidValues:	
	Value	Description
	00h	Reset
	01h	x1
	02h	x2
	03h	Reserved.
	04h	x4
	07h-05h	Reserved.
	08h	x8
	0Bh-09h	Reserved.
	0Ch	x12
	0Fh-0Dh	Reserved.
	10h	x16
	1Fh-11h	Reserved.
	20h	x32
	3Fh-21h	Reserved.
3:0	LINK_SPEED. Read-only. Reset: 5h. Indicates the maximum speed of the Link.	
	ValidValues:	
	Value	Description
	0h	Link inactive
	1h	2.5 GT/s
	2h	5.0 GT/s
	3h	8.0 GT/s
	4h	16.0 GT/s
	5h	32.0 GT/s
	Fh-6h	Reserved.

BXXD0[1F1...2F1]x068 (PCIERCCFG::LINK_CNTL)

The Link Control register controls Link specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x068; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x068; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x068; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x068; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000068; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000068; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000068; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000068; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000068; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000068; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000068; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000068; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000068; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000068; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
------	-------------

15:14	DRS_SIGNALING_CONTROL. Read-write. Reset: 0h.
-------	--

Description: (Downstream Ports only) When DRS Supported bit is set, controls the mechanism used to report reception of a DRS Message.

For Upstream Ports, this field is Reserved.

ValidValues:

Value	Description
0h	DRS not Reported
1h	DRS Interrupt Enabled
2h	DRS to FRS Signaling Enabled
3h	Reserved.

13:12	Reserved.
-------	-----------

11	LINK_AUTONOMOUS_BW_INT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable.
----	--

Description: (Downstream Ports only) Controls if the function generates an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been set.

For Upstream Ports, this bit is Reserved.

10	LINK_BW_MANAGEMENT_INT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable.
----	--

Description: (Downstream Ports only) Controls if the function generates an interrupt to indicate that the Link Bandwidth Management Status bit has been set.

For Upstream Ports, this bit is Reserved.

9	HW_AUTONOMOUS_WIDTH_DISABLE. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the Port's ability to autonomously direct changes in link width.
---	--

8	CLOCK_POWER_MANAGEMENT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable.
---	--

Description: (Upstream Ports only) Controls if the function is permitted to use CLKREQ# signal to power manage the Link clock.

For Downstream Ports, this bit is Reserved.

7	EXTENDED_SYNC. Read-write. Reset: 0. 0=Disable. 1=Enable. Forces the transmission of additional ordered sets, exiting the L0s or Recovery states.
---	--

6	COMMON_CLOCK_CFG. Read-write. Reset: 0. 0=Same REFCLK not Used. 1=Same REFCLK Used. Indicates if this component and the component at the opposite end of this Link are operating with a distributed common reference clock.
---	--

5	RETRAIN_LINK. Write-only. Reset: 0. 0=Normal Operation. 1=Retrain Link.
---	--

Description: (Downstream Ports only) A write of 1 to this bit initiates Link retraining by directing the Physical Layer LTSSM to the Recovery state. Reads always return 0.

For Upstream Ports, this bit is Reserved.

4	LINK_DIS. Read-write. Reset: 0. 0=Normal Operation. 1=Disable Link.
---	--

	Description: (Downstream Ports only) Disables the Link when set to 1, by directing the Physical Layer LTSSM to the Disabled state. For Upstream Ports, this bit is Reserved.										
3	READ_CPL_BOUNDARY. Read-write. Reset: Fixed,0. 0=64 Byte. 1=128 Byte. Description: Indicates the RCB value for the Root Port sourcing the topology associated with the Link. For Switches, this bit is Reserved.										
2	PTM_PROP_DELAY_ADAPT_INTER_B. Read-write. Reset: Fixed,0. 0=Interpretation A. 1=Interpretation B. Controls the interpretation of the Propagation Delay[31:0] field of the PTM Message. For devices that don't support PTM, this bit is Reserved.										
1:0	PM_CONTROL. Read-write. Reset: 0h. Controls the level of ASPM enabled on the Link. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Disabled</td></tr> <tr> <td>1h</td><td>Tx_L0s Entry Enabled</td></tr> <tr> <td>2h</td><td>L1 Entry Enabled</td></tr> <tr> <td>3h</td><td>Tx_L0s and L1 Entry Enabled</td></tr> </table>	Value	Description	0h	Disabled	1h	Tx_L0s Entry Enabled	2h	L1 Entry Enabled	3h	Tx_L0s and L1 Entry Enabled
Value	Description										
0h	Disabled										
1h	Tx_L0s Entry Enabled										
2h	L1 Entry Enabled										
3h	Tx_L0s and L1 Entry Enabled										

BXXD0[1F1...2F1]x06A (PCIERCCFG::LINK_STATUS)

The Link Status register provides information about Link specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x06A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x06A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x06A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x06A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000006A; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000006A; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000006A; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000006A; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000006A; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000006A; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000006A; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000006A; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000006A; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000006A; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15	LINK_AUTONOMOUS_BW_STATUS. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates that hardware has autonomously changed the Link's speed or width, without the Port transitioning through DL_Down status, for reasons other than to attempt to correct unreliable Link operation.
14	LINK_BW_MANAGEMENT_STATUS. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Description: Indicates that either of the following has occurred without the Port transitioning through DL_Down status: A Link retraining has completed following a write of 1 to the Retrain Link bit. Hardware has changed the Link's speed or width to attempt to correct unreliable Link operation, either through an LTSSM timeout or a higher level process.
13	DL_ACTIVE. Read-only. 0=Not DL_Active state. 1=DL_Active state. If Data Link Layer Link Active Capability is supported and when the optionally supported SFI DLL State Mask bit is clear, indicates the status of the Data Link Control and Management State Machine.
12	SLOT_CLOCK_CFG. Read-write. Reset: Fixed,1. 0=Same REFCLK not Required. 1=Same REFCLK Required. Indicates if the component uses the same physical reference clock that the platform provides on the connector.
11	LINK_TRAINING. Read-only. Reset: 0. 0=Normal. 1=Link Training in Progress. Description: (Downstream Ports only) Indicates that Link training is in progress (Physical Layer LTSSM in Configuration or Recovery state) or that 1 was written to the Retrain Link bit but Link training has not yet begun. Hardware clears this bit once Link training is complete. For Upstream Ports, this bit is Reserved.
10	Reserved.
9:4	NEGOTIATED_LINK_WIDTH. Read-only. Indicates the negotiated width of the Link.

	ValidValues:	
	Value	Description
	00h	Link inactive
	01h	x1
	02h	x2
	03h	Reserved.
	04h	x4
	07h-05h	Reserved.
	08h	x8
	0Bh-09h	Reserved.
	0Ch	x12
	0Fh-0Dh	Reserved.
	10h	x16
	1Fh-11h	Reserved.
	20h	x32
	3Fh-21h	Reserved.
3:0	CURRENT_LINK_SPEED. Read-only. Reset: 1h. Indicates the negotiated speed of the Link.	
	ValidValues:	
	Value	Description
	0h	Link inactive
	1h	2.5 GT/s
	2h	5.0 GT/s
	3h	8.0 GT/s
	4h	16.0 GT/s
	5h	32.0 GT/s
	Fh-6h	Reserved.

BXXD0[1F1...2F1]x06C (PCIERCCFG::SLOT_CAP)

Read-write.

The Slot Capabilities register identifies slot specific capabilities.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x06C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x06C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x06C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x06C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000006C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000006C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000006C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000006C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000006C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000006C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000006C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000006C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000006C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000006C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description										
31:19	PHYSICAL_SLOT_NUM. Read-write. Reset: 0000h. Indicates the physical slot number attached to this Port.										
18	NO_COMMAND_COMPLETED_SUPPORTED. Read-write. 0=Not Supported. 1=Supported. Indicates if this slot does not generate software notification when an issued command is completed by the Hot-Plug Controller.										
17	ELECTROMECH_INTERLOCK_PRESENT. Read-write. 0=Not Supported. 1=Supported. Indicates if an Electromechanical Interlock is implemented for this slot.										
16:15	SLOT_PWR_LIMIT_SCALE. Read-write. Indicates the scale used for the Slot Power Limit Value. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1.0x</td></tr> <tr> <td>1h</td><td>0.1x</td></tr> <tr> <td>2h</td><td>0.01x</td></tr> <tr> <td>3h</td><td>0.001x</td></tr> </table>	Value	Description	0h	1.0x	1h	0.1x	2h	0.01x	3h	0.001x
Value	Description										
0h	1.0x										
1h	0.1x										
2h	0.01x										
3h	0.001x										
14:7	SLOT_PWR_LIMIT_VALUE. Read-write. In combination with the Slot Power Limit Scale value, indicates the upper limit on power supplied by this slot.										
6	HOTPLUG_CAPABLE. Read-write. 0=Not Supported. 1=Supported. Indicates if this slot is capable of supporting Hot-Plug operations.										
5	HOTPLUG_SURPRISE. Read-write. 0=Not Supported. 1=Supported. Indicates if an adapter present in this slot might be removed from the system without any prior notification.										
4	PWR_INDICATOR_PRESENT. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if a Power Indicator is implemented for this slot.										
3	ATTN_INDICATOR_PRESENT. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if an Attention Indicator is implemented for this slot.										
2	MRL_SENSOR_PRESENT. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if a Manually-operated Retention Latch Sensor is implemented for this slot.										
1	PWR_CONTROLLER_PRESENT. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if a Power Controller is implemented for this slot.										
0	ATTN_BUTTON_PRESENT. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if an Attention Button is implemented for this slot.										

BXXD0[1F1...2F1]x070 (PCIERCCFG::SLOT_CNTL)

Read-write. Reset: 0000h.

The Slot Control register controls slot specific parameters.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x070; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x070; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x070; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x070; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000070; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000070; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000070; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000070; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000070; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000070; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000070; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000070; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000070; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000070; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description										
15	Reserved.										
14	INBAND_PD_DISABLE . Read-write. Reset: 0. 0=Enable. 1=Disable. If In-band Presence Detect Disable Capability is supported, controls the Port's ability to use in-band presence to determine Presence Detect State and Component Presence.										
13	AUTO_SLOT_PWR_LIMIT_DISABLE . Read-write. Reset: 0. 0=Enable. 1=Disable. (Downstream Ports only) Controls the Port's ability of automatically sending a Set Slot Power Limit Message when a Link transitions from non-DL_Up to DL_Up status.										
12	DL_STATE_CHANGED_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. If Data Link Layer Link Active Capability is supported, controls if the function generates software notification when the Data Link Layer Link Active bit is changed.										
11	ELECTROMECH_INTERLOCK_CNTL . Read-write. Reset: 0. If Electromechanical Interlock is supported, writes of 1 causes the state of the Electromechanical Interlock to toggle. Writes of 0 have no effect. Reads always return 0.										
10	PWR_CONTROLLER_CNTL . Read-write. Reset: 0. 0=Power On. 1=Power Off. If Power Controller is supported, writes set the power state of the slot to the written state. Read returns the last written value.										
9:8	PWR_INDICATOR_CNTL . Read-write. Reset: 0h. If Power Indicator is supported, writes set the Power Indicator to the written state. Reads return the last written value. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Reset</td></tr> <tr> <td>1h</td><td>On</td></tr> <tr> <td>2h</td><td>Blink</td></tr> <tr> <td>3h</td><td>Off</td></tr> </table>	Value	Description	0h	Reset	1h	On	2h	Blink	3h	Off
Value	Description										
0h	Reset										
1h	On										
2h	Blink										
3h	Off										
7:6	ATTN_INDICATOR_CNTL . Read-write. Reset: 0h. If Attention Indicator is supported, writes set the Attention Indicator to the written state. Reads return the last written value. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Reset</td></tr> <tr> <td>1h</td><td>On</td></tr> <tr> <td>2h</td><td>Blink</td></tr> <tr> <td>3h</td><td>Off</td></tr> </table>	Value	Description	0h	Reset	1h	On	2h	Blink	3h	Off
Value	Description										
0h	Reset										
1h	On										
2h	Blink										
3h	Off										
5	HOTPLUG_INTR_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. If Hot-Plug Capability is supported, controls if the function generates an interrupt on enabled Hot-Plug events.										

4	COMMAND_COMPLETED_INTR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. If Command Completed notification is supported, controls if the function generates software notification when a command is completed by the Hot-Plug Controller.
3	PRESENCE_DETECT_CHANGED_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. If Hot-Plug Capability is supported, controls if the function generates software notification on a presence detect changed event.
2	MRL_SENSOR_CHANGED_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. If MRL Sensor is supported, controls if the function generates software notification on a MRL sensor changed event.
1	PWR_FAULT_DETECTED_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. If Power Fault Detection is supported, controls if the function generates software notification on a power fault event.
0	ATTN_BUTTON_PRESSED_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. If Attention Button is supported, controls if the function generates software notification on an attention button pressed event.

BXXD0[1F1...2F1]x072 (PCIERCCFG::SLOT_STATUS)

Reset: 0000h.

The Slot Status register provides information about slot specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x072; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x072; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x072; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x072; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000072; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000072; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000072; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000072; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000072; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000072; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000072; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000072; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000072; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000072; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:9	Reserved.
8	DL_STATE_CHANGED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. If Data Link Layer Link Active Capability is supported, indicates if the value reported in the Data Link Layer Link Active bit of the Link Status register is changed.
7	ELECTROMECH_INTERLOCK_STATUS. Read-only. Reset: 0. 0=Electromechanical Interlock Disengaged. 1=Electromechanical Interlock Engaged. If Electromechanical Interlock is supported, indicates the status of the Electromechanical Interlock.
6	PRESENCE_DETECT_STATE. Read-only. Reset: 0. 0=Adapter not Present. 1=Adapter Present. When the optionally supported SFI PD State Mask bit is clear, indicates the presence of an adapter in the slot, based on all enabled presence detect mechanisms.
5	MRL_SENSOR_STATE. Read-only. Reset: 0. 0=MRL Closed. 1=MRL Open. If MRL Sensor is supported, indicates the status of the MRL sensor.
4	COMMAND_COMPLETED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. If Command Completed notification is supported, indicates if the Hot-Plug Controller completes an issued command.
3	PRESENCE_DETECT_CHANGED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. If Hot-Plug Capability is supported, indicates if the value reported in the Presence Detect State bit is changed.
2	MRL_SENSOR_CHANGED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. If MRL Sensor is supported, indicates if a MRL sensor state change is detected.
1	PWR_FAULT_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. If Power Fault Detection is supported, indicates if the power controller detected a power fault at this slot.
0	ATTN_BUTTON_PRESSED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. If Attention Button is supported, indicates if the attention button is pressed.

BXXD0[1F1...2F1]x074 (PCIERCCFG::ROOT_CNTL)

Read-write. Reset: 0000h.

The Root Control register controls Root Complex specific parameters.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x074; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x074; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x074; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x074; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000074; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000074; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000074; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000074; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000074; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000074; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000074; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000074; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000074; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000074; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
15:5	Reserved.
4	CRS_SOFTWARE_VISIBILITY_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Root Port returns Configuration Request Retry Status Completion Status to software.
3	PM_INTERRUPT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls interrupt generation upon receipt of a PME Message.
2	SERR_ON_FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a System Error should be generated if a Fatal error is reported by any of the devices in the hierarchy associated with this Root Port.
1	SERR_ON_NONFATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a System Error should be generated if a Non-fatal error is reported by any of the devices in the hierarchy associated with this Root Port.
0	SERR_ON_CORR_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a System Error should be generated if a correctable error is reported by any of the devices in the hierarchy associated with this Root Port.

BXXD0[1F1...2F1]x076 (PCIERCCFG::ROOT_CAP)

Read-only. Reset: Fixed,0001h.

The Root Capabilities register identifies Root Port specific capabilities.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x076; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x076; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x076; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x076; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000076; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000076; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000076; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000076; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000076; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000076; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000076; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000076; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000076; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000076; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
15:1	Reserved.
0	CRS_SOFTWARE_VISIBILITY. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the Root Port is capable of returning Configuration Request Retry Status Completion Status to software.

BXXD0[1F1...2F1]x078 (PCIERCCFG::ROOT_STATUS)

Reset: 0000_0000h.

The Root Status register provides information about device specific parameters.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x078; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x078; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x078; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x078; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000078; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000078; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000078; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000078; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000078; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000078; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000078; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000078; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000078; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000078; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:18	Reserved.
17	PME_PENDING. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if another PME is pending when the PME Status bit is set. Hardware clears this bit when no more PMEs are pending.
16	PME_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if PME was asserted by the PME Requester indicated in the PME Requestor ID field.
15:0	PME_REQUESTOR_ID. Read-only. Reset: 0000h. When PME Status is set, indicates the Requester ID of the PME Requester.

BXXD0[1F1...2F1]x07C (PCIERCCFG::DEVICE_CAP2)

Read-only.

The Device Capabilities 2 register identifies device specific capabilities.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x07C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x07C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x07C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x07C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000007C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000007C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000007C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000007C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000007C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000007C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000007C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000007C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000007C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000007C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description										
31	FRS_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports Function Readiness Status capability.										
30:27	Reserved.										
26	EMER_POWER_REDUCTION_INIT_REQ. Read-only. Reset: Fixed,0. 0=Initialization not Required. 1=Initialization Required. Description: (Upstream Ports only) Indicates if the function requires software initialization upon exiting the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.										
25:24	EMER_POWER_REDUCTION_SUPPORTED. Read-only. Reset: Fixed,0h. Description: (Upstream Ports only) Indicates if the function supports the Emergency Power Reduction mechanism. For Downstream Ports, this bit is Reserved. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Not Supported</td></tr> <tr> <td>1h</td><td>Supported using Device Specific mechanism</td></tr> <tr> <td>2h</td><td>Supported using Form Factor or Device Specific mechanisms</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Not Supported	1h	Supported using Device Specific mechanism	2h	Supported using Form Factor or Device Specific mechanisms	3h	Reserved.
Value	Description										
0h	Not Supported										
1h	Supported using Device Specific mechanism										
2h	Supported using Form Factor or Device Specific mechanisms										
3h	Reserved.										
23:22	MAX_END_END_TLP_PREFIXES. Read-only. Indicates the maximum number of End-End TLP Prefixes supported by a function with End-End TLP Prefix Supported set. If End-End TLP Prefix Supported bit is not set, this field is Reserved. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>4 E-E TLP Prefixes Supported</td></tr> <tr> <td>1h</td><td>1 E-E TLP Prefix Supported</td></tr> <tr> <td>2h</td><td>2 E-E TLP Prefixes Supported</td></tr> <tr> <td>3h</td><td>3 E-E TLP Prefixes Supported</td></tr> </table>	Value	Description	0h	4 E-E TLP Prefixes Supported	1h	1 E-E TLP Prefix Supported	2h	2 E-E TLP Prefixes Supported	3h	3 E-E TLP Prefixes Supported
Value	Description										
0h	4 E-E TLP Prefixes Supported										
1h	1 E-E TLP Prefix Supported										
2h	2 E-E TLP Prefixes Supported										
3h	3 E-E TLP Prefixes Supported										
21	END_END_TLP_PREFIX_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports receiving End-End TLP Prefixes.										
20	EXTENDED_FMT_FIELD_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the 3-bit definition of the Fmt field. When not set, the function supports only the 2-bit definition of the Fmt field.										
19:18	OBFF_SUPPORTED. Read-only. Reset: 0h. Indicates if the function supports Optimized Buffer Flush/Fill signaling.										

	ValidValues:	
	Value	Description
	0h	OBFF not Supported
	1h	OBFF using Message Supported
	2h	OBFF using WAKE# Supported
	3h	OBFF using WAKE# and Message Supported
17	TEN_BIT_TAG_REQUESTER_SUPPORTED. Read-only. 0=Use Extended Tag Field Supported. 1=10-Bit Tag Supported. Indicates the maximum supported size of the Tag field as a Requester.	
16	TEN_BIT_TAG_COMPLETER_SUPPORTED. Read-only. 0=8-Bit Tag Supported. 1=10-Bit Tag Supported. Indicates the maximum supported size of the Tag field as a Completer.	
15:14	LN_SYSTEM_CLS. Read-only. Reset: Fixed,0h. For Root Ports, indicates if the Root Port supports LN protocol as an LN Completer.	
	ValidValues:	
	Value	Description
	0h	LN Completer not Supported
	1h	LN Completer with 64 byte cachelines
	2h	LN Completer with 128 byte cachelines
	3h	Reserved.
13:12	TPH_CPLR_SUPPORTED. Read-only. For Root Ports and Endpoints, indicates if the Completer supports TPH or Extended TPH. For all other functions, this field is Reserved.	
	ValidValues:	
	Value	Description
	0h	TPH and Extended TPH Completer not Supported
	1h	TPH Completer Supported and Extended TPH Completer not Supported
	2h	Reserved.
	3h	TPH and Extended TPH Completer Supported
11	LTR_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the Latency Tolerance Reporting mechanism.	
10	NO_RO_ENABLED_P2P_PASSING. Read-only. 0=Not Supported. 1=Supported. Description: (Downstream Ports or Switch Upstream Ports only) Indicates if a routing element supports never allowing posted requests with Relaxed Ordering attribute bit set, to pass each other. For Endpoints, this bit is Reserved.	
9	CAS128_CMPLT_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 128-bit AtomicOp completer.	
8	ATOMICOP_64CMPLT_SUPPORTED. Read-only. 0=Not Supported. 1=Supported. Indicates if a function supports being a 64-bit AtomicOp completer.	
7	ATOMICOP_32CMPLT_SUPPORTED. Read-only. 0=Not Supported. 1=Supported. Indicates if a function supports being a 32-bit AtomicOp completer.	
6	ATOMICOP_ROUTING_SUPPORTED. Read-only. 0=Not Supported. 1=Supported. Description: (Downstream Ports or Switch Upstream Ports only) Indicates if a Port supports AtomicOp routing. For Endpoints, this bit is Reserved.	
5	ARI_FORWARDING_SUPPORTED. Read-only. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if a Port supports ARI forwarding. For Upstream Ports, this bit is Reserved.	
4	CPL_TIMEOUT_DIS_SUPPORTED. Read-only. 0=Not Supported. 1=Supported. Indicates if a Requester supports the Completion Timeout disable mechanism. For functions that don't issue requests, this field is Reserved.	
3:0	CPL_TIMEOUT_RANGE_SUPPORTED. Read-only. Indicates if a Requester supports the Completion Timeout programmability mechanism. For functions that don't issue requests, this field is Reserved.	

	ValidValues:	
	Value	Description
	0h	Fixed
	1h	Range A Supported
	2h	Range B Supported
	3h	Ranges A & B Supported
	5h-4h	Reserved.
	6h	Ranges B & C Supported
	7h	Ranges A & B & C Supported
	Dh-8h	Reserved.
	Eh	Ranges B & C & D Supported
	Fh	Ranges A & B & C & D Supported

BXXD0[1F1...2F1]x080 (PCIERCCFG::DEVICE_CNTL2)

Read-write.

The Device Control 2 register controls device specific parameters.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x080; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x080; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x080; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x080; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000080; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000080; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000080; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000080; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000080; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000080; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000080; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000080; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000080; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000080; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description										
15	END_END_TLP_PREFIX_BLOCKING. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: (Downstream Ports or Switch Upstream Ports only) Controls the ability of a Port to block TLPs containing End-End TLP Prefixes that target going out of this Egress Port. For Endpoints, this bit is Reserved.										
14:13	OBFF_EN. Read-write. Reset: 0h. Controls if the function is permitted to use Optimized Buffer Flush/Fill signaling. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Disable</td></tr> <tr> <td>1h</td><td>Enable OBFF Message A</td></tr> <tr> <td>2h</td><td>Enable OBFF Message B</td></tr> <tr> <td>3h</td><td>Enable OBFF WAKE#</td></tr> </table>	Value	Description	0h	Disable	1h	Enable OBFF Message A	2h	Enable OBFF Message B	3h	Enable OBFF WAKE#
Value	Description										
0h	Disable										
1h	Enable OBFF Message A										
2h	Enable OBFF Message B										
3h	Enable OBFF WAKE#										
12	TEN_BIT_TAG_REQUESTER_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a function is permitted to use a 10-bit Tag field as a Requester. When disabled the function uses the setting in the Extended Tag Field Enable bit.										
11	EMER_POWER_REDUCTION_REQUEST. Read-write. Reset: Fixed,0. 0=Normal Operation. 1=Enter Emergency Power Reduction state. Description: (Upstream Ports only) Triggers the function to enter the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.										
10	LTR_EN. Read-write. 0=Disable. 1=Enable. Controls if the Port is permitted to use the Latency Tolerance Reporting mechanism.										
9	IDO_COMPLETION_ENABLE. Read-write. 0=Disable. 1=Enable. Controls if the function is permitted to set the IDO bit in the Attributes field of completions it returns.										
8	IDO_REQUEST_ENABLE. Read-write. 0=Disable. 1=Enable. Controls if the function is permitted to set the IDO bit in the Attributes field of requests it initiates.										
7	ATOMICOP_EGRESS_BLOCKING. Read-write. 0=Disable. 1=Enable. Description: (Downstream Ports or Switch Upstream Ports only) Controls the ability of a Port to block AtomicOps that target going out of this Egress Port. For Endpoints, this bit is Reserved.										
6	ATOMICOP_REQUEST_EN. Read-write. 0=Disable. 1=Enable. Controls the ability of a function to initiate AtomicOp requests.										
5	ARI_FORWARDING_EN. Read-write. 0=Disable. 1=Enable. Description: (Downstream Ports only) Controls the ability of a Port to allow Configuration requests for Device Numbers greater than 0, when converting from a Type 1 Configuration cycle to a Type 0 Configuration cycle. For Upstream Ports, this bit is Reserved.										

4	CPL_TIMEOUT_DIS. Read-write. 0=Enable. 1=Disable. Controls the ability of a function to use the completion timeout mechanism.																												
3:0	CPL_TIMEOUT_VALUE. Read-write. Controls the completion timeout value for the function. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>50 us to 50 ms (Fixed)</td></tr> <tr> <td>1h</td><td>50 to 100 us (Range A only)</td></tr> <tr> <td>2h</td><td>1 to 10 ms (Range A only)</td></tr> <tr> <td>4h-3h</td><td>Reserved.</td></tr> <tr> <td>5h</td><td>16 to 55 ms (Range B only)</td></tr> <tr> <td>6h</td><td>65 to 210 ms (Range B only)</td></tr> <tr> <td>8h-7h</td><td>Reserved.</td></tr> <tr> <td>9h</td><td>260 to 900 ms (Range C only)</td></tr> <tr> <td>Ah</td><td>1 to 3.5 s (Range C only)</td></tr> <tr> <td>Ch-Bh</td><td>Reserved.</td></tr> <tr> <td>Dh</td><td>4 to 13 s (Range D only)</td></tr> <tr> <td>Eh</td><td>17 to 64 s (Range D only)</td></tr> <tr> <td>Fh</td><td>Reserved.</td></tr> </table>	Value	Description	0h	50 us to 50 ms (Fixed)	1h	50 to 100 us (Range A only)	2h	1 to 10 ms (Range A only)	4h-3h	Reserved.	5h	16 to 55 ms (Range B only)	6h	65 to 210 ms (Range B only)	8h-7h	Reserved.	9h	260 to 900 ms (Range C only)	Ah	1 to 3.5 s (Range C only)	Ch-Bh	Reserved.	Dh	4 to 13 s (Range D only)	Eh	17 to 64 s (Range D only)	Fh	Reserved.
Value	Description																												
0h	50 us to 50 ms (Fixed)																												
1h	50 to 100 us (Range A only)																												
2h	1 to 10 ms (Range A only)																												
4h-3h	Reserved.																												
5h	16 to 55 ms (Range B only)																												
6h	65 to 210 ms (Range B only)																												
8h-7h	Reserved.																												
9h	260 to 900 ms (Range C only)																												
Ah	1 to 3.5 s (Range C only)																												
Ch-Bh	Reserved.																												
Dh	4 to 13 s (Range D only)																												
Eh	17 to 64 s (Range D only)																												
Fh	Reserved.																												

BXXD0[1F1...2F1]x082 (PCIERCCFG::DEVICE_STATUS2)

Read-only. Reset: Fixed,0000h.

The Device Status 2 register provides information about device specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x082; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x082; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x082; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x082; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000082; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000082; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000082; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000082; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000082; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000082; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000082; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000082; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000082; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000082; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:0	Reserved.

BXXD0[1F1...2F1]x084 (PCIERCCFG::LINK_CAP2)

Read-only.

The Link Capabilities 2 register identifies Link specific capabilities.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x084; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x084; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x084; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x084; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000084; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000084; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000084; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000084; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000084; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000084; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000084; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000084; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000084; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000084; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description																								
31	DRS_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports Device Readiness Status capability.																								
30:25	Reserved.																								
24	RTM2_PRESENCE_DET_SUPPORT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the Port supports two Retimers presence detection.																								
23	RTM1_PRESENCE_DET_SUPPORT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the Port supports Retimer presence detection.																								
22:16	LOWER_SKP_OS_RCV_SUPPORT. Read-only. Reset: 00h. Indicates if the Port supports both SRIS and receiving SKP ordered sets at the SRNS rate, while running in SRIS, for the indicated speed(s). ValidValues: See: PCIERCCFG::LINK_CAP2[LOWER_SKP_OS_RCV_SUPPORT] Valid Values.																								
15:9	LOWER_SKP_OS_GEN_SUPPORT. Read-only. Reset: 00h. Indicates if the Port supports both SRIS and software control of the SKP ordered set transmission scheduling rate for the indicated speed(s). ValidValues: See: PCIERCCFG::LINK_CAP2[LOWER_SKP_OS_GEN_SUPPORT] Valid Values.																								
8	CROSSLINK_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports crosslinks.																								
7:1	SUPPORTED_LINK_SPEED. Read-only. Reset: 1Fh. Indicates the link speeds supported by the Port. ValidValues:																								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>Link inactive</td></tr> <tr> <td>01h</td><td>2.5 GT/s</td></tr> <tr> <td>02h</td><td>Reserved.</td></tr> <tr> <td>03h</td><td>2.5 to 5.0 GT/s</td></tr> <tr> <td>06h-04h</td><td>Reserved.</td></tr> <tr> <td>07h</td><td>2.5 to 8.0 GT/s</td></tr> <tr> <td>0Eh-08h</td><td>Reserved.</td></tr> <tr> <td>0Fh</td><td>2.5 to 16.0 GT/s</td></tr> <tr> <td>1Eh-10h</td><td>Reserved.</td></tr> <tr> <td>1Fh</td><td>2.5 to 32.0 GT/s</td></tr> <tr> <td>7Fh-20h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	Link inactive	01h	2.5 GT/s	02h	Reserved.	03h	2.5 to 5.0 GT/s	06h-04h	Reserved.	07h	2.5 to 8.0 GT/s	0Eh-08h	Reserved.	0Fh	2.5 to 16.0 GT/s	1Eh-10h	Reserved.	1Fh	2.5 to 32.0 GT/s	7Fh-20h	Reserved.
Value	Description																								
00h	Link inactive																								
01h	2.5 GT/s																								
02h	Reserved.																								
03h	2.5 to 5.0 GT/s																								
06h-04h	Reserved.																								
07h	2.5 to 8.0 GT/s																								
0Eh-08h	Reserved.																								
0Fh	2.5 to 16.0 GT/s																								
1Eh-10h	Reserved.																								
1Fh	2.5 to 32.0 GT/s																								
7Fh-20h	Reserved.																								
0	Reserved.																								

PCIERCCFG::LINK_CAP2[LOWER_SKP_OS_RCV_SUPPORT] Valid Values

Value	Description
00h	Not Supported
01h	Supported at 2.5 GT/s
02h	Supported at 5.0 GT/s
03h	Supported at 2.5 to 5.0 GT/s
04h	Supported at 8.0 GT/s
05h	Supported at 2.5 & 8.0 GT/s
06h	Supported at 5.0 to 8.0 GT/s
07h	Supported at 2.5 to 8.0 GT/s
08h	Supported at 16.0 GT/s
09h	Supported at 2.5 & 16.0 GT/s
0Ah	Supported at 5.0 & 16.0 GT/s
0Bh	Supported at 2.5 & 5.0 & 16.0 GT/s
0Ch	Supported at 8.0 to 16.0 GT/s
0Dh	Supported at 2.5 & 8.0 & 16.0 GT/s
0Eh	Supported at 5.0 to 16.0 GT/s
0Fh	Supported at 2.5 to 16.0 GT/s
10h	Supported at 32.0 GT/s
11h	Supported at 2.5 & 32.0 GT/s
12h	Supported at 5.0 & 32.0 GT/s
13h	Supported at 2.5 & 5.0 & 32.0 GT/s
14h	Supported at 8.0 & 32.0 GT/s
15h	Supported at 2.5 & 8.0 & 32.0 GT/s
16h	Supported at 5.0 & 8.0 & 32.0 GT/s
17h	Supported at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Supported at 16.0 to 32.0 GT/s
19h	Supported at 2.5 & 16.0 & 32.0 GT/s
1Ah	Supported at 5.0 & 16.0 & 32.0 GT/s
1Bh	Supported at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Supported at 8.0 to 32.0 GT/s
1Dh	Supported at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Supported at 5.0 to 32.0 GT/s
1Fh	Supported at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

PCIERCCFG::LINK_CAP2[LOWER_SKP_OS_GEN_SUPPORT] Valid Values

Value	Description
00h	Not Supported
01h	Supported at 2.5 GT/s
02h	Supported at 5.0 GT/s
03h	Supported at 2.5 to 5.0 GT/s
04h	Supported at 8.0 GT/s
05h	Supported at 2.5 & 8.0 GT/s
06h	Supported at 5.0 to 8.0 GT/s
07h	Supported at 2.5 to 8.0 GT/s
08h	Supported at 16.0 GT/s
09h	Supported at 2.5 & 16.0 GT/s

0Ah	Supported at 5.0 & 16.0 GT/s
0Bh	Supported at 2.5 & 5.0 & 16.0 GT/s
0Ch	Supported at 8.0 to 16.0 GT/s
0Dh	Supported at 2.5 & 8.0 & 16.0 GT/s
0Eh	Supported at 5.0 to 16.0 GT/s
0Fh	Supported at 2.5 to 16.0 GT/s
10h	Supported at 32.0 GT/s
11h	Supported at 2.5 & 32.0 GT/s
12h	Supported at 5.0 & 32.0 GT/s
13h	Supported at 2.5 & 5.0 & 32.0 GT/s
14h	Supported at 8.0 & 32.0 GT/s
15h	Supported at 2.5 & 8.0 & 32.0 GT/s
16h	Supported at 5.0 & 8.0 & 32.0 GT/s
17h	Supported at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Supported at 16.0 to 32.0 GT/s
19h	Supported at 2.5 & 16.0 & 32.0 GT/s
1Ah	Supported at 5.0 & 16.0 & 32.0 GT/s
1Bh	Supported at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Supported at 8.0 to 32.0 GT/s
1Dh	Supported at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Supported at 5.0 to 32.0 GT/s
1Fh	Supported at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

BXXD0[1F1...2F1]x088 (PCIERCCFG::LINK_CNTL2)

Reset: 0005h.

The Link Control 2 register controls Link specific parameters.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x088; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x088; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x088; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x088; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000088; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000088; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000088; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000088; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000088; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000088; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000088; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000088; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000088; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000088; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description****15:12 COMPLIANCE_DEEMPHASIS.** Read-write. Reset: 0h.**Description:** At 5.0 [GT/s](#) only, when using Enter Compliance bit, this field controls the Port's transmitter de-emphasis level in compliance mode.

At 8.0 GT/s or higher only, when using Enter Compliance bit, this field controls the Port's transmitter Preset setting in compliance mode. This field is sticky.

ValidValues:

Value	Description
0h	DeEmph -6.0 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -6.0 dB (5.0 GT/s)
1h	DeEmph -3.5 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -3.5 dB (5.0 GT/s)
2h	DeEmph -4.4 dB, Preshoot 0.0 dB
3h	DeEmph -2.5 dB, Preshoot 0.0 dB
4h	DeEmph -0.0 dB, Preshoot 0.0 dB
5h	DeEmph -0.0 dB, Preshoot 1.9 dB
6h	DeEmph -0.0 dB, Preshoot 2.5 dB
7h	DeEmph -6.0 dB, Preshoot 3.5 dB
8h	DeEmph -3.5 dB, Preshoot 3.5 dB
9h	DeEmph -0.0 dB, Preshoot 3.5 dB
Ah	DeEmph variable, Preshoot 0.0 dB
Fh-Bh	Reserved.

11 COMPLIANCE_SOS. Read-write. Reset: 0. 0=Disable. 1=Enable. At 5.0 [GT/s](#) or lower only, controls if the Port's transmitter inserts SKP ordered sets when sending either compliance pattern. This bit is sticky.**10 ENTER_MOD_COMPLIANCE.** Read-write. Reset: 0. 0=Compliance Pattern. 1=Modified Compliance Pattern. Controls which compliance pattern the Port transmits, when Enter Compliance bit is used to enter compliance mode. This bit is sticky.**9:7 XMIT_MARGIN.** Read-write. Reset: 0h. Controls the value of the non-deemphasized voltage level at the Port's transmitter pins. This field is sticky.**6 SELECTABLE_DEEMPHASIS.** Read-only. Reset: 0. 0=-6.0 dB. 1=-3.5 dB. (Downstream Ports only) At 5.0 [GT/s](#) only, controls the Port's transmitter de-emphasis level.**5 HW_AUTONOMOUS_SPEED_DISABLE.** Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the Port's ability to autonomously direct changes in link speed. This bit is sticky.**4 ENTER_COMPLIANCE.** Read-write. Reset: 0. 0=Normal Operation. 1=Enter Compliance. Forces a Port to enter compliance mode, when it receives a hot reset. This bit is sticky, but for Upstream Ports only is cleared if the link state goes to Detect.

3:0	TARGET_LINK_SPEED. Read-write. Reset: 5h. (Downstream Ports only) Controls the upper limit on the Link operational speed by restricting the data rate values advertised by the upstream component. When using Enter Compliance bit, this field controls the Port's target compliance mode speed. This field is sticky.	
	ValidValues:	
	Value	Description
	0h	Link inactive
	1h	2.5 GT/s
	2h	5.0 GT/s
	3h	8.0 GT/s
	4h	16.0 GT/s
	5h	32.0 GT/s
	Fh-6h	Reserved.

BXXD0[1F1...2F1]x08A (PCIERCCFG::LINK_STATUS2)

The Link Status 2 register provides information about Link specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x08A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x08A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x08A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x08A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000008A; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000008A; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000008A; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000008A; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000008A; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000008A; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000008A; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000008A; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000008A; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000008A; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description																
15	DRS_MESSAGE_RECEIVED. Read-write. Reset: 0. 0=Not Detected. 1=Detected. Description: (Downstream Ports only) When DRS Supported bit is set and When the optionally supported SFI DRS Mask bit is clear, indicates if the Port has received a DRS Message. For Upstream Ports, this bit is Reserved.																
14:12	DOWNSTREAM_COMPONENT_PRESENCE. Read-only. Reset: 0h. Description: (Downstream Ports only) When DRS Supported bit is set, this field indicates the presence and DRS state of the downstream component (if any). For Upstream Ports, this bit is Reserved. ValidValues: <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Link Down, Presence not Determined</td> </tr> <tr> <td>1h</td> <td>Link Down, Component not Present</td> </tr> <tr> <td>2h</td> <td>Link Down, Component Present and Data Link Layer not Active</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>Link Up, Component Present and DRS Message not Received</td> </tr> <tr> <td>5h</td> <td>Link Up, Component Present and DRS Message Received</td> </tr> <tr> <td>7h-6h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	Link Down, Presence not Determined	1h	Link Down, Component not Present	2h	Link Down, Component Present and Data Link Layer not Active	3h	Reserved.	4h	Link Up, Component Present and DRS Message not Received	5h	Link Up, Component Present and DRS Message Received	7h-6h	Reserved.
Value	Description																
0h	Link Down, Presence not Determined																
1h	Link Down, Component not Present																
2h	Link Down, Component Present and Data Link Layer not Active																
3h	Reserved.																
4h	Link Up, Component Present and DRS Message not Received																
5h	Link Up, Component Present and DRS Message Received																
7h-6h	Reserved.																
11:10	Reserved.																
9:8	CROSSLINK_RESOLUTION. Read-only. Reset: Fixed,0h. Indicates the state of the Port's crosslink negotiation (if supported). ValidValues: <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No Information</td> </tr> <tr> <td>1h</td> <td>Completed as Upstream Port</td> </tr> <tr> <td>2h</td> <td>Completed as Downstream Port</td> </tr> <tr> <td>3h</td> <td>In Progress</td> </tr> </tbody> </table>	Value	Description	0h	No Information	1h	Completed as Upstream Port	2h	Completed as Downstream Port	3h	In Progress						
Value	Description																
0h	No Information																
1h	Completed as Upstream Port																
2h	Completed as Downstream Port																
3h	In Progress																
7	RTM2_PRESENCE_DET. Read-only. 0=Not Detected. 1=Detected. When Two Retimers Presence Detect Supported bit is set, indicates if the Port detected two Retimers in the most recent link negotiation. This bit is sticky.																
6	RTM1_PRESENCE_DET. Read-only. 0=Not Detected. 1=Detected. When Retimer Presence Detect Supported bit is set, indicates if the Port detected a Retimer in the most recent link negotiation. This bit is sticky.																
5	LINK_EQUALIZATION_REQUEST_8GT. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 8.0 GT/s link equalization to be performed. This bit is sticky.																
4	EQUALIZATION_PHASE3_SUCCESS_8GT. Read-only. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.																

3	EQUALIZATION_PHASE2_SUCCESS_8GT . Read-only. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
2	EQUALIZATION_PHASE1_SUCCESS_8GT . Read-only. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
1	EQUALIZATION_COMPLETE_8GT . Read-only. 0=Not Detected. 1=Detected. Indicates if the 8.0 GT/s Transmitter Equalization procedure has completed. This bit is sticky.
0	CUR_DEEMPHASIS_LEVEL . Read-only. 0=-6.0 dB. 1=-3.5 dB. At 5.0 GT/s only, indicates the Port's transmitter de-emphasis level.

BXXD0[1F1...2F1]x08C (PCIERCCFG::SLOT_CAP2)

Read-write. Reset: 0000_0000h.

The Slot Capabilities 2 register identifies slot specific capabilities.

[_func\[6:0\]_instPCIE0_nbio0_aliasHOST](#); BXXD01F[7:1]x08C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM][_func\[6:0\]_instPCIE0_nbio1_aliasHOST](#); BXXD01F[7:1]x08C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM][_func7_instPCIE3_nbio0_aliasHOST](#); BXXD02F1x08C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM][_func7_instPCIE3_nbio1_aliasHOST](#); BXXD02F1x08C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM][_func\[8:0\]_instPCIE0_nbio0_aliasSMN](#); NBIO0PCIECORE0P[8:0]CFGx0000008C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h[_func\[8:0\]_instPCIE1_nbio0_aliasSMN](#); NBIO0PCIECORE1P[8:0]CFGx0000008C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h[_func\[8:0\]_instPCIE2_nbio0_aliasSMN](#); NBIO0PCIECORE2P[8:0]CFGx0000008C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h[_func\[8:0\]_instPCIE3_nbio0_aliasSMN](#); NBIO0PCIECORE3P[8:0]CFGx0000008C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h[_func\[3:0\]_instPCIE4_nbio0_aliasSMN](#); NBIO0PCIECORE4P[3:0]CFGx0000008C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h[_func\[8:0\]_instPCIE0_nbio1_aliasSMN](#); NBIO1PCIECORE0P[8:0]CFGx0000008C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h[_func\[8:0\]_instPCIE1_nbio1_aliasSMN](#); NBIO1PCIECORE1P[8:0]CFGx0000008C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h[_func\[8:0\]_instPCIE2_nbio1_aliasSMN](#); NBIO1PCIECORE2P[8:0]CFGx0000008C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h[_func\[8:0\]_instPCIE3_nbio1_aliasSMN](#); NBIO1PCIECORE3P[8:0]CFGx0000008C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h[_func\[3:0\]_instPCIE4_nbio1_aliasSMN](#); NBIO1PCIECORE4P[3:0]CFGx0000008C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:1	Reserved.
0	INBAND_PD_DISABLE_SUPPORTED . Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the slot supports disabling the use of in-band presence to determine Presence Detect State and Component Presence.

BXXD0[1F1...2F1]x090 (PCIERCCFG::SLOT_CNTL2)

Read-only. Reset: Fixed,0000h.

The Slot Control 2 register controls slot specific parameters.

[_func\[6:0\]_instPCIE0_nbio0_aliasHOST](#); BXXD01F[7:1]x090; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM][_func\[6:0\]_instPCIE0_nbio1_aliasHOST](#); BXXD01F[7:1]x090; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM][_func7_instPCIE3_nbio0_aliasHOST](#); BXXD02F1x090; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM][_func7_instPCIE3_nbio1_aliasHOST](#); BXXD02F1x090; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM][_func\[8:0\]_instPCIE0_nbio0_aliasSMN](#); NBIO0PCIECORE0P[8:0]CFGx00000090; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h[_func\[8:0\]_instPCIE1_nbio0_aliasSMN](#); NBIO0PCIECORE1P[8:0]CFGx00000090; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h[_func\[8:0\]_instPCIE2_nbio0_aliasSMN](#); NBIO0PCIECORE2P[8:0]CFGx00000090; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h[_func\[8:0\]_instPCIE3_nbio0_aliasSMN](#); NBIO0PCIECORE3P[8:0]CFGx00000090; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h[_func\[3:0\]_instPCIE4_nbio0_aliasSMN](#); NBIO0PCIECORE4P[3:0]CFGx00000090; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h[_func\[8:0\]_instPCIE0_nbio1_aliasSMN](#); NBIO1PCIECORE0P[8:0]CFGx00000090; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h[_func\[8:0\]_instPCIE1_nbio1_aliasSMN](#); NBIO1PCIECORE1P[8:0]CFGx00000090; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h[_func\[8:0\]_instPCIE2_nbio1_aliasSMN](#); NBIO1PCIECORE2P[8:0]CFGx00000090; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h[_func\[8:0\]_instPCIE3_nbio1_aliasSMN](#); NBIO1PCIECORE3P[8:0]CFGx00000090; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h[_func\[3:0\]_instPCIE4_nbio1_aliasSMN](#); NBIO1PCIECORE4P[3:0]CFGx00000090; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:0	Reserved.

BXXD0[1F1...2F1]x092 (PCIERCCFG::SLOT_STATUS2)

Read-only. Reset: Fixed,0000h.

The Slot Status 2 register provides information about slot specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x092; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x092; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x092; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x092; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000092; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000092; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000092; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000092; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000092; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000092; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000092; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000092; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000092; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000092; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

15:0 Reserved.

BXXD0[1F1...2F1]x0A0 (PCIERCCFG::MSI_CAP_LIST)

Read-only.

Message Signaled Interrupt Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x0A0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x0A0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x0A0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x0A0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000000A0; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000000A0; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000000A0; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000000A0; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000000A0; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000000A0; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000000A0; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000000A0; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000000A0; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000000A0; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**15:8 **NEXT_PTR.** Read-only. Reset: C0h. Pointer to the next item in the capabilities list, or 00h if no other items exist.7:0 **CAP_ID.** Read-only. Reset: Fixed,05h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD0[1F1...2F1]x0A2 (PCIERCCFG::MSI_MSG_CNTL)

Message Signaled Interrupt Control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x0A2; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x0A2; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x0A2; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x0A2; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000000A2; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000000A2; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000000A2; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000000A2; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000000A2; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000000A2; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000000A2; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000000A2; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000000A2; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000000A2; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

15:11 Reserved.

10 **MSI_EXT_MSG_DATA_EN**. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to generate extended message data.9 **MSI_EXT_MSG_DATA_CAP**. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports generating extended message data.8 **MSI_PERVECTOR_MASKING_CAP**. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports MSI per-vector masking.7 **MSI_64BIT**. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports generating 64-bit message addresses.6:4 **MSI_MULTI_EN**. Read-write. Reset: 0h. Controls the number of MSI vectors that the function is permitted to use.**ValidValues:**

Value	Description
0h	1 Vector Allocated
1h	2 Vectors Allocated
2h	4 Vectors Allocated
3h	8 Vectors Allocated
4h	16 Vectors Allocated
5h	32 Vectors Allocated
7h-6h	Reserved.

3:1 **MSI_MULTI_CAP**. Read-only. Reset: 0h. Indicates the number of MSI vectors that the function can support.**ValidValues:**

Value	Description
0h	1 Vector Supported
1h	2 Vectors Supported
2h	4 Vectors Supported
3h	8 Vectors Supported
4h	16 Vectors Supported
5h	32 Vectors Supported
7h-6h	Reserved.

0 **MSI_EN**. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to generate MSI requests.

BXXD0[1F1...2F1]x0A4 (PCIERCCFG::MSI_MSG_ADDR_LO)

Read-write. Reset: 0000_0000h.

Message Lower Address register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x0A4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x0A4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x0A4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x0A4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000000A4; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000000A4; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000000A4; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000000A4; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000000A4; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000000A4; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000000A4; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000000A4; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000000A4; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000000A4; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:2 **MSI_MSG_ADDR_LO**. Read-write. Reset: 0000_0000h. Bits 31-2 for MSI address.

1:0 Reserved.

BXXD0[1F1...2F1]x0A8_msi64bit0 (PCIERCCFG::MSI_MSG_DATA)

Read-write. Reset: 0000_0000h.

Message Data register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x0A8_msi64bit0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x0A8_msi64bit0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM];
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x0A8_msi64bit0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x0A8_msi64bit0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM];
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000000A8_msi64bit0; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000000A8_msi64bit0; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000000A8_msi64bit0; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000000A8_msi64bit0; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000000A8_msi64bit0; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000000A8_msi64bit0; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000000A8_msi64bit0; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000000A8_msi64bit0; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000000A8_msi64bit0; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000000A8_msi64bit0; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]**Bits Description**31:16 **MSI_EXT_DATA**. Read-write. Reset: 0000h. Upper 16 bits for Message Data.15:0 **MSI_DATA**. Read-write. Reset: 0000h. Lower 16 bits for Message Data.

BXXD0[1F1...2F1]x0A8_msi64bit1 (PCIERCCFG::MSI_MSG_ADDR_HI)

Read-write. Reset: 0000_0000h.

Message Upper Address register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x0A8_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x0A8_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM];
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x0A8_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x0A8_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM];
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000000A8_msi64bit1; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000000A8_msi64bit1; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000000A8_msi64bit1; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000000A8_msi64bit1; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000000A8_msi64bit1; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000000A8_msi64bit1; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000000A8_msi64bit1; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000000A8_msi64bit1; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000000A8_msi64bit1; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000000A8_msi64bit1; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
------	-------------

31:0	MSI_MSG_ADDR_HI. Read-write. Reset: 0000_0000h. Upper 32 bits for MSI address.
------	---

BXXD0[1F1...2F1]x0AC_msi64bit1 (PCIERCCFG::MSI_MSG_DATA_64)

Read-write. Reset: 0000_0000h.

Message Data register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x0AC_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x0AC_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM];
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x0AC_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x0AC_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM];
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000000AC_msi64bit1; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000000AC_msi64bit1; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000000AC_msi64bit1; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000000AC_msi64bit1; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000000AC_msi64bit1; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000000AC_msi64bit1; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000000AC_msi64bit1; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000000AC_msi64bit1; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000000AC_msi64bit1; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000000AC_msi64bit1; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h;
DataPortCheck=PCIERCCFG::MSI_MSG_CNTL[MSI_64BIT]**Bits Description**31:16 **MSI_EXT_DATA_64.** Read-write. Reset: 0000h. Upper 16 bits for Message Data.15:0 **MSI_DATA_64.** Read-write. Reset: 0000h. Lower 16 bits for Message Data.**BXXD0[1F1...2F1]x0C0 (PCIERCCFG::SSID_CAP_LIST)**

Read-only.

Subsystem ID Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x0C0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x0C0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x0C0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x0C0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000000C0; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000000C0; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000000C0; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000000C0; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000000C0; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000000C0; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000000C0; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000000C0; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000000C0; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000000C0; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description15:8 **NEXT_PTR.** Read-only. Reset: C8h. Pointer to the next item in the capabilities list, or 00h if no other items exist.7:0 **CAP_ID.** Read-only. Reset: Fixed,0Dh. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD0[1F1...2F1]x0C4 (PCIERCCFG::SSID_CAP)

Read-only.

Subsystem ID Capability register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000000C4; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000000C4; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000000C4; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000000C4; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000000C4; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000000C4; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000000C4; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000000C4; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000000C4; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000000C4; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:16 **SUBSYSTEM_ID**. Read-only. Subsystem ID. Specified by the vendor.15:0 **SUBSYSTEM_VENDOR_ID**. Read-only. Subsystem Vendor ID. Specified by the vendor.**BXXD0[1F1...2F1]x0C8 (PCIERCCFG::MSI_MAP_CAP_LIST)**

Read-only. Reset: Fixed,0008h.

HyperTransport Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x0C8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x0C8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x0C8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x0C8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000000C8; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000000C8; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000000C8; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000000C8; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000000C8; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000000C8; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000000C8; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000000C8; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000000C8; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000000C8; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description15:8 **NEXT_PTR**. Read-only. Reset: Fixed,00h. Pointer to the next item in the capabilities list, or 00h if no other items exist.7:0 **CAP_ID**. Read-only. Reset: Fixed,08h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD0[1F1...2F1]x0CA (PCIERCCFG::MSI_MAP_CAP)

Read-only. Reset: Fixed,A803h.

MSI Mapping Capability register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x0CA; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x0CA; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x0CA; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x0CA; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000000CA; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000000CA; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000000CA; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000000CA; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000000CA; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000000CA; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000000CA; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000000CA; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000000CA; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000000CA; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description15:11 **CAP_TYPE.** Read-only. Reset: Fixed,15h. Indicates this as the MSI Mapping Capability block.

10:2 Reserved.

1 **FIXD.** Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the function supports a fixed MSI mapping at 0xFEExxxxx.0 **EN.** Read-only. Reset: Fixed,1. 0=Disable. 1=Enable. Controls if the MSI mapping is active.**BXXD0[1F1...2F1]x100 (PCIERCCFG::PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST)**

Read-only.

Vendor-Specific Extended Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x100; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x100; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x100; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x100; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000100; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000100; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000100; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000100; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000100; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000100; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000100; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000100; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000100; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000100; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:20 **NEXT_PTR.** Read-only. Reset: 110h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.19:16 **CAP_VER.** Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.15:0 **CAP_ID.** Read-only. Reset: Fixed,000Bh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x104 (PCIERCCFG::PCIE_VENDOR_SPECIFIC_HDR)

Read-only. Reset: Fixed, 0101_0001h.

Vendor Specific Header register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x104; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x104; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x104; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x104; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000104; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000104; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000104; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000104; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000104; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000104; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000104; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000104; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000104; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000104; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:20 **VSEC_LENGTH.** Read-only. Reset: Fixed, 010h. Number of bytes in the entire VSEC structure.19:16 **VSEC_REV.** Read-only. Reset: Fixed, 1h. Vendor-defined revision number.15:0 **VSEC_ID.** Read-only. Reset: Fixed, 0001h. Vendor-defined ID number.**BXXD0[1F1...2F1]x108 (PCIERCCFG::PCIE_VENDOR_SPECIFIC1)**

Read-write. Reset: 0000_0000h.

Vendor-Specific Scratch register 1

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x108; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x108; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x108; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x108; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000108; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000108; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000108; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000108; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000108; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000108; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000108; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000108; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000108; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000108; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:0 **SCRATCH.** Read-write. Reset: 0000_0000h. PCIE scratch register.

BXXD0[1F1...2F1]x10C (PCIERCCFG::PCIE_VENDOR_SPECIFIC2)

Read-write. Reset: 0000_0000h.

Vendor-Specific Scratch register 2

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x10C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x10C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x10C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x10C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000010C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000010C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000010C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000010C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000010C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000010C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000010C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000010C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000010C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000010C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:0 **SCRATCH.** Read-write. Reset: 0000_0000h. PCIe scratch register.**BXXD0[1F1...2F1]x110 (PCIERCCFG::PCIE_VC_ENH_CAP_LIST)**

Read-only.

Virtual Channel Extended Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x110; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x110; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x110; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x110; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000110; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000110; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000110; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000110; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000110; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000110; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000110; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000110; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000110; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000110; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:20 **NEXT_PTR.** Read-only. Reset: 140h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.19:16 **CAP_VER.** Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.15:0 **CAP_ID.** Read-only. Reset: Fixed,0002h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x114 (PCIERCCFG::PCIE_PORT_VC_CAP_REG1)

Read-only.

Port VC Capability register 1.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x114; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x114; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x114; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x114; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000114; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000114; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000114; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000114; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000114; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000114; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000114; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000114; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000114; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000114; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description										
31:12	Reserved.										
11:10	PORT_ARB_TABLE_ENTRY_SIZE. Read-only. Reset: Fixed,0h. Indicates the size (in bits) of Port Arbitration table entry in the device, or must be 0 if Port Arbitration table is not supported. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 bit</td></tr> <tr> <td>1h</td><td>2 bits</td></tr> <tr> <td>2h</td><td>4 bits</td></tr> <tr> <td>3h</td><td>8 bits</td></tr> </table>	Value	Description	0h	1 bit	1h	2 bits	2h	4 bits	3h	8 bits
Value	Description										
0h	1 bit										
1h	2 bits										
2h	4 bits										
3h	8 bits										
9:8	REF_CLK. Read-only. Reset: Fixed,0h. Indicates the reference clock for Virtual Channels that support time-based WRR Port Arbitration, otherwise it must be 0. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>100 ns</td></tr> <tr> <td>3h-1h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	100 ns	3h-1h	Reserved.				
Value	Description										
0h	100 ns										
3h-1h	Reserved.										
7	Reserved.										
6:4	LOW_PRIORITY_EXT_VC_COUNT. Read-only. Reset: Fixed,0h. Indicates the number of (extended) Virtual Channels in addition to the default VC belonging to the Low Priority Virtual Channel group.										
3	Reserved.										
2:0	EXT_VC_COUNT. Read-only. Reset: 0h. Indicates the number of (extended) Virtual Channels in addition to the default VC supported by the device.										

BXXD0[1F1...2F1]x118 (PCIERCCFG::PCIE_PORT_VC_CAP_REG2)

Read-only. Reset: Fixed,0000_0000h.

Port VC Capability register 2.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x118; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x118; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x118; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x118; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000118; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000118; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000118; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000118; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000118; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000118; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000118; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000118; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000118; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000118; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:24	VC_ARB_TABLE_OFFSET. Read-only. Reset: Fixed,00h. Indicates the location of the VC Arbitration Table, or must be 0 if the VC Arbitration Table is not present.
23:8	Reserved.
7:0	VC_ARB_CAP. Read-only. Reset: Fixed,00h. Indicates the types of VC Arbitration supported by the device for the Low Priority Virtual Channel group, or must be 0 if the Low Priority Virtual Channel group contains only VC0. Bit 0 = Fixed; Bit 1 = WRR-32; Bit 2 = WRR-64; Bit 3 = WRR-128.

BXXD0[1F1...2F1]x11C (PCIERCCFG::PCIE_PORT_VC_CNTL)

Port VC Control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x11C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x11C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x11C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x11C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000011C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000011C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000011C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000011C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000011C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000011C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000011C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000011C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000011C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000011C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:4	Reserved.
3:1	VC_ARB_SELECT. Read-write. Reset: 0h. Configures the VC Arbitration by selecting one of the supported VC Arbitration schemes.
0	LOAD_VC_ARB_TABLE. Read-only. Reset: Fixed,0. Updates the VC Arbitration logic from the VC Arbitration Table (if present), when written with 1. Reads always return 0.

BXXD0[1F1...2F1]x11E (PCIERCCFG::PCIE_PORT_VC_STATUS)

Read-only. Reset: Fixed,0000h.

Port VC Status register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x11E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x11E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x11E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x11E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000011E; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000011E; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000011E; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000011E; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000011E; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000011E; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000011E; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000011E; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000011E; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000011E; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:1	Reserved.
0	VC_ARB_TABLE_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the contents of the VC Arbitration Table are coherent, or must be 0 if the VC Arbitration Table is not present.

BXXD0[1F1...2F1]x120 (PCIERCCFG::PCIE_VC0_RESOURCE_CAP)

Read-only. Reset: Fixed,0000_0001h.

VC0 Resource Capability register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x120; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x120; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x120; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x120; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000120; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000120; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000120; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000120; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000120; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000120; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000120; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000120; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000120; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000120; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:24	PORT_ARB_TABLE_OFFSET. Read-only. Reset: Fixed,00h. Indicates the location of the Port Arbitration Table associated with the VC resource, or must be 0 if the Port Arbitration Table is not present.
23	Reserved.
22:16	MAX_TIME_SLOTS. Read-only. Reset: Fixed,00h. Indicates the maximum number of time slots (minus one) that the VC resource is capable of supporting, when configured for Timed WRR Port Arbitration.
15	REJECT_SNOOP_TRANS. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the Virtual Channel is permitted to reject transactions for which the No Snoop Attribute is applicable, but is not set.
14:8	Reserved.
7:0	PORT_ARB_CAP. Read-only. Reset: Fixed,01h. Indicates the types of Port Arbitration supported by the VC resource. Bit 0 = Fixed; Bit 1 = WRR-32; Bit 2 = WRR-64; Bit 3 = WRR-128; Bit 4 = Timed WRR-128; Bit 5 = WRR-256.

BXXD0[1F1...2F1]x124 (PCIERCCFG::PCIE_VC0_RESOURCE_CNTL)

VC0 Resource Control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x124; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x124; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x124; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x124; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000124; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000124; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000124; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000124; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000124; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000124; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000124; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000124; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000124; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000124; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31	VC_ENABLE. Read-only. Reset: Fixed,1. 0=Disable. 1=Enable. Controls the enabling of a Virtual Channel.
30:27	Reserved.
26:24	VC_ID. Read-only. Reset: Fixed,0h. Assigns a VC ID to the VC resource.
23:20	Reserved.
19:17	PORT_ARB_SELECT. Read-write. Reset: 0h. Configures the Port Arbitration for the VC resource by selecting one of the supported Port Arbitration schemes.
16	LOAD_PORT_ARB_TABLE. Read-only. Reset: Fixed,0. Updates the Port Arbitration logic from the Port Arbitration Table (if present) for the VC resource, when written with 1. Reads always return 0.
15:8	Reserved.
7:1	TC_VC_MAP_TC1_7. Read-write. Reset: 7Fh. Indicates the TCs that are mapped to the VC resource.
0	TC_VC_MAP_TC0. Read-only. Reset: Fixed,1. Indicates the TCs that are mapped to the VC resource.

BXXD0[1F1...2F1]x12A (PCIERCCFG::PCIE_VC0_RESOURCE_STATUS)

Read-only.

VC0 Resource Status register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x12A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x12A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x12A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x12A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000012A; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000012A; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000012A; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000012A; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000012A; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000012A; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000012A; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000012A; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000012A; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000012A; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:2	Reserved.
1	VC_NEGOTIATION_PENDING. Read-only. Reset: 1. 0=Ready. 1=Pending. Indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state.
0	PORT_ARB_TABLE_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the contents of the Port Arbitration Table associated with the VC resource are coherent, or must be 0 if the Port Arbitration Table is not present.

BXXD0[1F1...2F1]x12C (PCIERCCFG::PCIE_VC1_RESOURCE_CAP)

Read-only. Reset: Fixed,0000_0001h.

VC1 Resource Capability register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x12C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x12C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x12C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x12C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000012C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000012C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000012C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000012C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000012C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000012C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000012C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000012C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000012C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000012C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:24	PORT_ARB_TABLE_OFFSET. Read-only. Reset: Fixed,00h. Indicates the location of the Port Arbitration Table associated with the VC resource, or must be 0 if the Port Arbitration Table is not present.
23	Reserved.
22:16	MAX_TIME_SLOTS. Read-only. Reset: Fixed,00h. Indicates the maximum number of time slots (minus one) that the VC resource is capable of supporting, when configured for Timed WRR Port Arbitration.
15	REJECT_SNOOP_TRANS. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the Virtual Channel is permitted to reject transactions for which the No Snoop Attribute is applicable, but is not set.
14:8	Reserved.
7:0	PORT_ARB_CAP. Read-only. Reset: Fixed,01h. Indicates the types of Port Arbitration supported by the VC resource. Bit 0 = Fixed; Bit 1 = WRR-32; Bit 2 = WRR-64; Bit 3 = WRR-128; Bit 4 = Timed WRR-128; Bit 5 = WRR-256.

BXXD0[1F1...2F1]x130 (PCIERCCFG::PCIE_VC1_RESOURCE_CNTL)

VC1 Resource Control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x130; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x130; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x130; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x130; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000130; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000130; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000130; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000130; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000130; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000130; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000130; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000130; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000130; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000130; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31	VC_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the enabling of a Virtual Channel.
30:27	Reserved.
26:24	VC_ID. Read-write. Reset: 0h. Assigns a VC ID to the VC resource.
23:20	Reserved.
19:17	PORT_ARB_SELECT. Read-write. Reset: 0h. Configures the Port Arbitration for the VC resource by selecting one of the supported Port Arbitration schemes.
16	LOAD_PORT_ARB_TABLE. Read-only. Reset: Fixed,0. Updates the Port Arbitration logic from the Port Arbitration Table (if present) for the VC resource, when written with 1. Reads always return 0.
15:8	Reserved.
7:1	TC_VC_MAP_TC1_7. Read-write. Reset: 00h. Indicates the TCs that are mapped to the VC resource.
0	TC_VC_MAP_TC0. Read-only. Reset: Fixed,0. Indicates the TCs that are mapped to the VC resource.

BXXD0[1F1...2F1]x136 (PCIERCCFG::PCIE_VC1_RESOURCE_STATUS)

Read-only.

VC1 Resource Status register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x136; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x136; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x136; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x136; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000136; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000136; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000136; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000136; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000136; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000136; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000136; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000136; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000136; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000136; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:2	Reserved.
1	VC_NEGOTIATION_PENDING. Read-only. Reset: 1. 0=Ready. 1=Pending. Indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state.
0	PORT_ARB_TABLE_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the contents of the Port Arbitration Table associated with the VC resource are coherent, or must be 0 if the Port Arbitration Table is not present.

BXXD0[1F1...2F1]x140 (PCIERCCFG::PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST)

Read-only.

Device Serial Number Extended Capability header.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x140; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x140; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x140; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x140; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000140; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000140; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000140; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000140; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000140; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000140; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000140; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000140; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000140; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000140; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 150h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0003h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x144 (PCIERCCFG::PCIE_DEV_SERIAL_NUM_DW1)

Read-only. Reset: 0000_0000h.

PCI Express Device Serial Number (1st [DW](#)) register.`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x144; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x144; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x144; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x144; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000144; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000144; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000144; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000144; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000144; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000144; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000144; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000144; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000144; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000144; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:0	SERIAL_NUMBER_LO. Read-only. Reset: 0000_0000h. Lower 32-bits of IEEE defined 64-bit extended unique identifier. (EUI-64).

BXXD0[1F1...2F1]x148 (PCIERCCFG::PCIE_DEV_SERIAL_NUM_DW2)

Read-only. Reset: 0000_0000h.

PCI Express Device Serial Number (2nd [DW](#)) register.`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x148; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x148; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x148; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x148; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000148; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000148; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000148; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000148; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000148; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000148; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000148; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000148; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000148; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000148; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:0	SERIAL_NUMBER_HI . Read-only. Reset: 0000_0000h. Upper 32-bits of IEEE defined 64-bit extended unique identifier. (EUI-64).

BXXD0[1F1...2F1]x150 (PCIERCCFG::PCIE_ADV_ERR_RPT_ENH_CAP_LIST)

Read-only.

Advanced Error Reporting Extended Capability header.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x150; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x150; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x150; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x150; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000150; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000150; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000150; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000150; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000150; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000150; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000150; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000150; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000150; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000150; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:20	NEXT_PTR . Read-only. Reset: 270h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER . Read-only. Reset: 2h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID . Read-only. Reset: Fixed,0001h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x154 (PCIERCCFG::PCIE_UNCORR_ERR_STATUS)

The Uncorrectable Error Status register reports error status of individual uncorrectable errors in a function.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x154; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x154; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x154; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x154; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000154; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
 _func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000154; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
 _func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000154; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
 _func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000154; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
 _func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000154; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
 _func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000154; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
 _func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000154; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
 _func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000154; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
 _func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000154; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
 _func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000154; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Poisoned TLP Egress Blocked Error. This bit is sticky.
25	TLP_PREFIX_BLOCKED_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a TLP Prefix Blocked Error. This bit is sticky.
24	ATOMICOP_EGRESS_BLOCKED_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an AtomicOp Egress Blocked Error. This bit is sticky.
23	MC_BLOCKED_TLP_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a MC Blocked TLP. This bit is sticky.
22	UNCORR_INT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an ECRC Error. This bit is sticky.
18	MAL_TLP_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Receiver Overflow Error. This bit is sticky.
16	UNEXP_CPL_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Completion Timeout Error. This bit is sticky.
13	FC_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Flow Control Protocol Error.
12	PSN_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Poisoned TLP Received Error. This bit is sticky.
11:6	Reserved.
5	SURPDN_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. (Downstream Ports only) Indicates if the function detects a Surprise Down Error.
4	DLP_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Data Link Protocol Error. This bit is sticky.

3:0	Reserved.
-----	-----------

BXXD0[1F1...2F1]x158 (PCIERCCFG::PCIE_UNCORR_ERR_MASK)

The Uncorrectable Error Mask register controls reporting of individual uncorrectable errors by a function.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x158; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x158; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x158; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x158; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000158; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000158; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000158; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000158; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000158; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000158; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000158; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000158; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000158; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000158; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_MASK. Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the function can report a Poisoned TLP Egress Blocked Error. This bit is sticky.
25	TLP_PREFIX_BLOCKED_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a TLP Prefix Blocked Error. This bit is sticky.
24	ATOMICOP_EGRESS_BLOCKED_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an AtomicOp Egress Blocked Error. This bit is sticky.
23	MC_BLOCKED_TLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a MC Blocked TLP Error. This bit is sticky.
22	UNCORR_INT_ERR_MASK. Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the function can report an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an ECRC Error. This bit is sticky.
18	MAL_TLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Receiver Overflow Error. This bit is sticky.
16	UNEXP_CPL_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Completion Timeout Error. This bit is sticky.
13	FC_ERR_MASK. Read-only. Reset: Fixed, 0. 0=Unmasked. 1=Masked. Controls if the function can report a Flow Control Protocol Error.
12	PSN_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Poisoned TLP Received Error. This bit is sticky.
11:6	Reserved.
5	SURPDN_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. (Downstream Ports only) Controls if the function can report a Surprise Down Error.
4	DLP_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Data Link Protocol Error. This bit is sticky.

3:0	Reserved.
-----	-----------

BXXD0[1F1...2F1]x15C (PCIERCCFG::PCIE_UNCORR_ERR_SEVERITY)

Read-write.

The Uncorrectable Error Severity register controls whether an individual uncorrectable error is reported by a function as a Non-fatal or Fatal error.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x15C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x15C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x15C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x15C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000015C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000015C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000015C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000015C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000015C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000015C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000015C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000015C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000015C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000015C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Poisoned TLP Egress Blocked Error. This bit is sticky.
25	TLP_PREFIX_BLOCKED_ERR_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a TLP Prefix Blocked Error. This bit is sticky.
24	ATOMICOP_EGRESS_BLOCKED_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an AtomicOp Egress Blocked Error. This bit is sticky.
23	MC_BLOCKED_TLP_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a MC Blocked TLP Error. This bit is sticky.
22	UNCORR_INT_ERR_SEVERITY. Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an ECRC Error. This bit is sticky.
18	MAL_TLP_SEVERITY. Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_SEVERITY. Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Receiver Overflow Error. This bit is sticky.
16	UNEXP_CPL_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Completion Timeout Error. This bit is sticky.
13	FC_ERR_SEVERITY. Read-write. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Flow Control Protocol Error.
12	PSN_ERR_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Poisoned TLP Received Error. This bit is sticky.
11:6	Reserved.
5	SURPDN_ERR_SEVERITY. Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. (Downstream Ports only) Controls how the function reports a Surprise Down Error.

4	DLP_ERR_SEVERITY . Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD0[1F1...2F1]x160 (PCIERCCFG::PCIE_CORR_ERR_STATUS)

The Correctable Error Status register reports error status of individual correctable errors in a function.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x160; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x160; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x160; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x160; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000160; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000160; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000160; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000160; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000160; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000160; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000160; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000160; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000160; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000160; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:16	Reserved.
15	HDR_LOG_OVFL_STATUS . Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Header Log Overflow Error.
14	CORR_INT_ERR_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Corrected Internal Error. This bit is sticky.
13	ADVISORY_NONFATAL_ERR_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Advisory Non-Fatal Error. This bit is sticky.
12	REPLAY_TIMER_TIMEOUT_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Replay Timer Timeout Error. This bit is sticky.
11:9	Reserved.
8	REPLAY_NUM_ROLLOVER_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a REPLAY_NUM Rollover Error. This bit is sticky.
7	BAD_DLLP_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Bad DLLP Error. This bit is sticky.
6	BAD_TLP_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Bad TLP Error. This bit is sticky.
5:1	Reserved.
0	RCV_ERR_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Receiver Error. This bit is sticky.

BXXD0[1F1...2F1]x164 (PCIERCCFG::PCIE_CORR_ERR_MASK)

The Correctable Error Mask register controls reporting of individual correctable errors by a function.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x164; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x164; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x164; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x164; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000164; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000164; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000164; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000164; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000164; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000164; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000164; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000164; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000164; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000164; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:16	Reserved.
15	HDR_LOG_OVFL_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Header Log Overflow Error.
14	CORR_INT_ERR_MASK. Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the function can report a Corrected Internal Error. This bit is sticky.
13	ADVISORY_NONFATAL_ERR_MASK. Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the function can report an Advisory Non-Fatal Error. This bit is sticky.
12	REPLAY_TIMER_TIMEOUT_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Replay Timer Timeout Error. This bit is sticky.
11:9	Reserved.
8	REPLAY_NUM_ROLLOVER_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a REPLAY_NUM Rollover Error. This bit is sticky.
7	BAD_DLLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Bad DLLP Error. This bit is sticky.
6	BAD_TLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Bad TLP Error. This bit is sticky.
5:1	Reserved.
0	RCV_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Receiver Error. This bit is sticky.

BXXD0[1F1...2F1]x168 (PCIERCCFG::PCIE_ADV_ERR_CAP_CNTL)

Advanced Error Capabilities and Control register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x168; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x168; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x168; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x168; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000168; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000168; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000168; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000168; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000168; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000168; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000168; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000168; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000168; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000168; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:13	Reserved.
12	COMPLETION_TIMEOUT_LOG_CAPABLE . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of recording the TLP Prefix (if any) and the Header for the TLP corresponding to a detected Completion Timeout error.
11	TLP_PREFIX_LOG_PRESENT . Read-only. Reset: 0. 0=Not Detected. 1=Detected. When the First Error Pointer is valid, indicates that the TLP Prefix Log register contains valid information. This bit is sticky. If End-End TLP Prefix Supported bit is not set, this bit is Reserved.
10	MULTI_HDR_RECD_EN . Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the function is permitted to record more than one error header.
9	MULTI_HDR_RECD_CAP . Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is capable of recording more than one error header.
8	ECRC_CHECK_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function checks ECRC. This bit is sticky.
7	ECRC_CHECK_CAP . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of checking ECRC.
6	ECRC_GEN_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function generates ECRC. This bit is sticky.
5	ECRC_GEN_CAP . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of generating ECRC.
4:0	FIRST_ERR_PTR . Read-only. Reset: 00h. Indicates the bit position of the first error reported in the Uncorrectable Error Status register. This field is only valid if the indicated bit is also set. This field is sticky.

BXXD0[1F1...2F1]x16C (PCIERCCFG::PCIE_HDR_LOG0)

Read-only. Reset: 0000_0000h.

Header Log register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x16C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x16C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x16C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x16C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000016C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000016C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000016C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000016C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000016C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000016C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000016C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000016C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000016C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000016C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 1st DW captures the first DW of the Header for the TLP corresponding to a detected error. This field is sticky.

BXXD0[1F1...2F1]x170 (PCIERCCFG::PCIE_HDR_LOG1)

Read-only. Reset: 0000_0000h.

Header Log register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x170; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x170; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x170; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x170; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000170; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000170; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000170; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000170; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000170; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000170; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000170; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000170; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000170; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000170; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 2nd DW captures the second DW of the Header for the TLP corresponding to a detected error. This field is sticky.

BXXD0[1F1...2F1]x174 (PCIERCCFG::PCIE_HDR_LOG2)

Read-only. Reset: 0000_0000h.

Header Log register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x174; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x174; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x174; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x174; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000174; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000174; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000174; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000174; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000174; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000174; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000174; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000174; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000174; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000174; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 3rd DW captures the third DW of the Header for the TLP corresponding to a detected error. This field is sticky.
------	--

BXXD0[1F1...2F1]x178 (PCIERCCFG::PCIE_HDR_LOG3)

Read-only. Reset: 0000_0000h.

Header Log register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x178; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x178; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x178; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x178; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000178; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000178; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000178; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000178; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000178; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000178; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000178; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000178; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000178; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000178; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 4th DW captures the fourth DW (if present) of the Header for the TLP corresponding to a detected error. This field is sticky.
------	--

BXXD0[1F1...2F1]x17C (PCIERCCFG::PCIE_ROOT_ERR_CMD)

Read-write. Reset: 0000_0000h.

Root Error Command register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x17C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x17C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x17C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x17C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000017C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000017C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000017C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000017C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000017C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000017C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000017C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000017C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000017C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000017C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:3	Reserved.
2	FATAL_ERR_REP_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the generation of an interrupt when a Fatal error is reported by any of the devices in the hierarchy associated with this Root Port.
1	NONFATAL_ERR_REP_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the generation of an interrupt when a Non-fatal error is reported by any of the devices in the hierarchy associated with this Root Port.
0	CORR_ERR_REP_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the generation of an interrupt when a correctable error is reported by any of the devices in the hierarchy associated with this Root Port.

BXXD0[1F1...2F1]x180 (PCIERCCFG::PCIE_ROOT_ERR_STATUS)

Root Error Status register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x180; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x180; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x180; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x180; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000180; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000180; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000180; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000180; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000180; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000180; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000180; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000180; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000180; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000180; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:27	ADV_ERR_INT_MSG_NUM. Read-only. Reset: Fixed,00h. Indicates the MSI/MSI-X vector used for interrupts generated in association with any of the status bits in the AER capability structure.
26:9	Reserved.
8:7	ERR_COR_SUBCLASS. Read-only. When ERR_COR Subclass Capable bit is set, indicates the ERR_COR Subclass indicated in the received ERR_COR Message when the ERR_COR Received bit is not already set. This field is sticky.
6	FATAL_ERROR_MSG_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if one or more Fatal Uncorrectable error Messages have been received. This bit is sticky.
5	NONFATAL_ERROR_MSG_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if one or more Non-Fatal Uncorrectable error Messages have been received. This bit is sticky.
4	FIRST_UNCORRECTABLE_FATAL. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the first Uncorrectable error Message received is for a Fatal error. This bit is sticky.
3	MULT_ERR_FATAL_NONFATAL_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if either a Fatal or a Non-fatal error is received and ERR_FATAL/NONFATAL Received is already set. This bit is sticky.
2	ERR_FATAL_NONFATAL_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if either a Fatal or a Non-fatal error Message is received and this bit is not already set. This bit is sticky.
1	MULT_ERR_CORR_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a correctable error Message is received and ERR_COR Received is already set. This bit is sticky.
0	ERR_CORR_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a correctable error Message is received and this bit is not already set. This bit is sticky.

BXXD0[1F1...2F1]x184 (PCIERCCFG::PCIE_ERR_SRC_ID)

Read-only. Reset: 0000_0000h.

The Error Source Identification register identifies the source (Requester ID) of first correctable and uncorrectable (Non-fatal/Fatal) errors reported in the Root Error Status register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x184; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x184; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x184; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x184; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000184; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000184; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000184; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000184; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000184; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000184; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000184; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000184; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000184; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000184; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:16	ERR_FATAL_NONFATAL_SRC_ID. Read-only. Reset: 0000h. Indicates the Requester ID indicated in the received ERR_FATAL or ERR_NONFATAL Message when the ERR_FATAL/NONFATAL Received bit is not already set. This field is sticky.
15:0	ERR_CORR_SRC_ID. Read-only. Reset: 0000h. Indicates the Requester ID indicated in the received ERR_COR Message when the ERR_COR Received bit is not already set. This field is sticky.

BXXD0[1F1...2F1]x188 (PCIERCCFG::PCIE_TLP_PREFIX_LOG0)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x188; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x188; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x188; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x188; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000188; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000188; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000188; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000188; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000188; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000188; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000188; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000188; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000188; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000188; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. First TLP Prefix Log (if supported) captures the first End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.

BXXD0[1F1...2F1]x18C (PCIERCCFG::PCIE_TLP_PREFIX_LOG1)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x18C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x18C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x18C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x18C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000018C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000018C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000018C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000018C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000018C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000018C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000018C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000018C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000018C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000018C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Second TLP Prefix Log (if supported) captures the second End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.
------	--

BXXD0[1F1...2F1]x190 (PCIERCCFG::PCIE_TLP_PREFIX_LOG2)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x190; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x190; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x190; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x190; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000190; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000190; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000190; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000190; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000190; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000190; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000190; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000190; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000190; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000190; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Third TLP Prefix Log (if supported) captures the third End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.
------	--

BXXD0[1F1...2F1]x194 (PCIERCCFG::PCIE_TLP_PREFIX_LOG3)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x194; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x194; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x194; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x194; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000194; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000194; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000194; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000194; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000194; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000194; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000194; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000194; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000194; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000194; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Fourth TLP Prefix Log (if supported) captures the fourth End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.
------	--

BXXD0[1F1...2F1]x270 (PCIERCCFG::PCIE_SECONDARY_ENH_CAP_LIST)

Read-only.

Secondary PCI Express Extended Capability header.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x270; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x270; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x270; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x270; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000270; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000270; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000270; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000270; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000270; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000270; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000270; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000270; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000270; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000270; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:20	NEXT_PTR. Read-only. Reset: 2A0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0019h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x274 (PCIERCCFG::PCIE_LINK_CNTL3)

Read-write. Reset: 0000_0000h.

Link Control 3 register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x274; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x274; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x274; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x274; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000274; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000274; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000274; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000274; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000274; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000274; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000274; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000274; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000274; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000274; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:16	Reserved.
15:9	ENABLE_LOWER_SKP_OS_GEN. Read-write. Reset: 00h. Controls if the Port overrides SRIS requirements for SKP ordered set transmission rates by transmitting SKP ordered sets at the SRNS scheduling rate when in L0, for the indicated speed(s). ValidValues: See: PCIERCCFG::PCIE_LINK_CNTL3[ENABLE_LOWER_SKP_OS_GEN] Valid Values.
8:2	Reserved.
1	LINK_EQUALIZATION_REQ_INT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: (Downstream Ports only) Controls if the Downstream Port generates an interrupt to indicate that the Link Equalization Request 8.0 GT/s , or the Link Equalization Request 16.0 GT/s, or the Link Equalization Request 32.0 GT/s bits have been set. For Upstream Ports that don't support crosslinks, this bit is Reserved.
0	PERFORM_EQUALIZATION. Read-write. Reset: 0. 0=Normal Operation. 1=Perform Equalization. Description: (Downstream Ports only) Forces the Downstream Port to perform link equalization, when a 1 is written to Retrain Link bit with Target Link Speed field set to 8.0 GT/s or higher. For Upstream Ports that don't support crosslinks, this bit is Reserved.

PCIERCCFG::PCIE_LINK_CNTL3[ENABLE_LOWER_SKP_OS_GEN] Valid Values

Value	Description
00h	Lower SKP Generation Disabled
01h	Enabled at 2.5 GT/s
02h	Enabled at 5.0 GT/s
03h	Enabled at 2.5 to 5.0 GT/s
04h	Enabled at 8.0 GT/s
05h	Enabled at 2.5 & 8.0 GT/s
06h	Enabled at 5.0 to 8.0 GT/s
07h	Enabled at 2.5 to 8.0 GT/s
08h	Enabled at 16.0 GT/s
09h	Enabled at 2.5 & 16.0 GT/s
0Ah	Enabled at 5.0 & 16.0 GT/s
0Bh	Enabled at 2.5 & 5.0 & 16.0 GT/s
0Ch	Enabled at 8.0 to 16.0 GT/s
0Dh	Enabled at 2.5 & 8.0 & 16.0 GT/s
0Eh	Enabled at 5.0 to 16.0 GT/s
0Fh	Enabled at 2.5 to 16.0 GT/s

10h	Enabled at 32.0 GT/s
11h	Enabled at 2.5 & 32.0 GT/s
12h	Enabled at 5.0 & 32.0 GT/s
13h	Enabled at 2.5 & 5.0 & 32.0 GT/s
14h	Enabled at 8.0 & 32.0 GT/s
15h	Enabled at 2.5 & 8.0 & 32.0 GT/s
16h	Enabled at 5.0 & 8.0 & 32.0 GT/s
17h	Enabled at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Enabled at 16.0 to 32.0 GT/s
19h	Enabled at 2.5 & 16.0 & 32.0 GT/s
1Ah	Enabled at 5.0 & 16.0 & 32.0 GT/s
1Bh	Enabled at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Enabled at 8.0 to 32.0 GT/s
1Dh	Enabled at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Enabled at 5.0 to 32.0 GT/s
1Fh	Enabled at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

BXXD0[1F1...2F1]x278 (PCIERCCFG::PCIE_LANE_ERROR_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

Lane Error Status register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x278; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x278; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x278; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x278; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000278; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000278; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000278; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000278; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000278; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000278; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000278; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000278; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000278; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000278; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

31:16 Reserved.

15:0 **LANE_ERROR_STATUS_BITS.** Read,Write-1-to-clear. Reset: 0000h. Indicates if the corresponding lane detected a lane based error. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD01F1x27C...BXXD02F1x29A (PCIERCCFG::PCIE_LANE_EQUALIZATION_CNTL)

Read-write. Reset: 7F7Fh.

Lane 0 Equalization Control register.

_func0_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F1x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func0_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F1x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func1_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F2x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func1_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F2x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func2_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F3x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func2_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F3x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func3_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F4x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func3_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F4x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func4_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F5x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func4_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F5x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func5_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F6x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func5_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F6x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func6_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F7x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func6_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F7x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_n[15:0]_nbio0_aliasHOST; BXXD02F1x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_n[15:0]_nbio1_aliasHOST; BXXD02F1x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func0_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE0P0CFG=1A30_0000h_func1_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P1CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE0P1CFG=1A30_1000h_func2_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P2CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE0P2CFG=1A30_2000h_func3_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P3CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE0P3CFG=1A30_3000h_func4_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P4CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE0P4CFG=1A30_4000h_func5_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P5CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE0P5CFG=1A30_5000h_func6_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P6CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE0P6CFG=1A30_6000h_func7_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P7CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE0P7CFG=1A30_7000h_func8_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P8CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE0P8CFG=1A30_8000h_func0_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE1P0CFG=1A70_0000h_func1_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P1CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE1P1CFG=1A70_1000h_func2_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P2CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE1P2CFG=1A70_2000h_func3_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P3CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE1P3CFG=1A70_3000h_func4_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P4CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE1P4CFG=1A70_4000h_func5_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P5CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE1P5CFG=1A70_5000h_func6_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P6CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];
NBIO0PCIECORE1P6CFG=1A70_6000h

[illegible]

_func1_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P1CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE1P1CFG=1A90_1000h	
_func2_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P2CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE1P2CFG=1A90_2000h	
_func3_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P3CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE1P3CFG=1A90_3000h	
_func4_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P4CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE1P4CFG=1A90_4000h	
_func5_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P5CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE1P5CFG=1A90_5000h	
_func6_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P6CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE1P6CFG=1A90_6000h	
_func7_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P7CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE1P7CFG=1A90_7000h	
_func8_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P8CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE1P8CFG=1A90_8000h	
_func0_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE2P0CFG=1AA0_0000h	
_func1_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P1CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE2P1CFG=1AA0_1000h	
_func2_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P2CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE2P2CFG=1AA0_2000h	
_func3_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P3CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE2P3CFG=1AA0_3000h	
_func4_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P4CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE2P4CFG=1AA0_4000h	
_func5_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P5CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE2P5CFG=1AA0_5000h	
_func6_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P6CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE2P6CFG=1AA0_6000h	
_func7_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P7CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE2P7CFG=1AA0_7000h	
_func8_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P8CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE2P8CFG=1AA0_8000h	
_func0_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE3P0CFG=1A60_0000h	
_func1_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P1CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE3P1CFG=1A60_1000h	
_func2_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P2CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE3P2CFG=1A60_2000h	
_func3_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P3CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE3P3CFG=1A60_3000h	
_func4_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P4CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE3P4CFG=1A60_4000h	
_func5_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P5CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE3P5CFG=1A60_5000h	
_func6_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P6CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE3P6CFG=1A60_6000h	
_func7_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P7CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE3P7CFG=1A60_7000h	
_func8_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P8CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE3P8CFG=1A60_8000h	
_func0_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE4P0CFG=1AD0_0000h	
_func1_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P1CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE4P1CFG=1AD0_1000h	
_func2_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P2CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE4P2CFG=1AD0_2000h	
_func3_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P3CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C]; NBIO1PCIECORE4P3CFG=1AD0_3000h	
Bits	Description
15	Reserved.
14:12	UPSTREAM_PORT_8GT_RX_PRESET_HINT. Read-write. Reset: 7h.

	Description: Selects the receiver preset hint value that the Downstream Port requests the other side to optionally use for initial operation at 8.0 GT/s . (Upstream Ports only) captures the receiver preset hint value that the Upstream Port received from the other side for initial operation at 8.0 GT/s.
11:8	UPSTREAM_PORT_8GT_TX_PRESET. Read-write. Reset: Fh. Description: Selects the transmitter preset value that the Downstream Port requests the other side to use for initial operation at 8.0 GT/s . (Upstream Ports only) captures the transmitter preset value that the Upstream Port received from the other side for initial operation at 8.0 GT/s.
7	Reserved.
6:4	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT. Read-write. Reset: 7h. Description: Optionally selects the Downstream Port's receiver preset hint for initial operation at 8.0 GT/s . For Upstream Ports that don't support crosslinks, this bit is Reserved.
3:0	DOWNSTREAM_PORT_8GT_TX_PRESET. Read-write. Reset: Fh. Selects the Downstream Port's transmitter preset for initial operation at 8.0 GT/s . For Upstream Ports that don't support crosslinks, this bit is Reserved.

BXXD0[1F1...2F1]x2A0 (PCIERCCFG::PCIE_ACS_ENH_CAP_LIST)

Read-only.

ACS Extended Capability header.

[_func\[6:0\]_instPCIE0_nbio0_aliasHOST; BXXD01F\[7:1\]x2A0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN\[NB_BUS_NUM\]](#)[_func\[6:0\]_instPCIE0_nbio1_aliasHOST; BXXD01F\[7:1\]x2A0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN\[NB_BUS_NUM\]](#)[_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x2A0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN\[NB_BUS_NUM\]](#)[_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x2A0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN\[NB_BUS_NUM\]](#)[_func\[8:0\]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P\[8:0\]CFGx000002A0; NBIO0PCIECORE0P\[8:0\]CFG=1A30_\[8:0\]000h](#)[_func\[8:0\]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P\[8:0\]CFGx000002A0; NBIO0PCIECORE1P\[8:0\]CFG=1A70_\[8:0\]000h](#)[_func\[8:0\]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P\[8:0\]CFGx000002A0; NBIO0PCIECORE2P\[8:0\]CFG=1A80_\[8:0\]000h](#)[_func\[8:0\]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P\[8:0\]CFGx000002A0; NBIO0PCIECORE3P\[8:0\]CFG=1A40_\[8:0\]000h](#)[_func\[3:0\]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P\[3:0\]CFGx000002A0; NBIO0PCIECORE4P\[3:0\]CFG=1AB0_\[3:0\]000h](#)[_func\[8:0\]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P\[8:0\]CFGx000002A0; NBIO1PCIECORE0P\[8:0\]CFG=1A50_\[8:0\]000h](#)[_func\[8:0\]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P\[8:0\]CFGx000002A0; NBIO1PCIECORE1P\[8:0\]CFG=1A90_\[8:0\]000h](#)[_func\[8:0\]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P\[8:0\]CFGx000002A0; NBIO1PCIECORE2P\[8:0\]CFG=1AA0_\[8:0\]000h](#)[_func\[8:0\]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P\[8:0\]CFGx000002A0; NBIO1PCIECORE3P\[8:0\]CFG=1A60_\[8:0\]000h](#)[_func\[3:0\]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P\[3:0\]CFGx000002A0; NBIO1PCIECORE4P\[3:0\]CFG=1AD0_\[3:0\]000h](#)**Bits Description**

31:20	NEXT_PTR. Read-only. Reset: 2F0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Dh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x2A4 (PCIERCCFG::PCIE_ACS_CAP)

Read-only.

ACS Capability register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x2A4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x2A4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x2A4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x2A4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000002A4; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000002A4; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000002A4; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000002A4; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000002A4; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000002A4; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000002A4; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000002A4; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000002A4; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000002A4; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:8	EGRESS_CONTROL_VECTOR_SIZE. Read-only. Reset: Fixed,00h. When ACS P2P Egress Control bit is set, a non-zero value indicates the number of bits in the Egress Control Vector, while a value of 0 indicates 256 bits in the Egress Control Vector.
7	ENHANCED_CAPABILITY. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Enhanced Capability.
6	DIRECT_TRANSLATED_P2P. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Direct Translated P2P.
5	P2P_EGRESS_CONTROL. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Egress Control.
4	UPSTREAM_FORWARDING. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Upstream Forwarding.
3	P2P_COMPLETION_REDIRECT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Completion Redirect.
2	P2P_REQUEST_REDIRECT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Request Redirect.
1	TRANSLATION_BLOCKING. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Translation Blocking.
0	SOURCE_VALIDATION. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Source Validation.

BXXD0[1F1...2F1]x2A6 (PCIERCCFG::PCIE_ACS_CNTL)

ACS Control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x2A6; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x2A6; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x2A6; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x2A6; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000002A6; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000002A6; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000002A6; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000002A6; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000002A6; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000002A6; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000002A6; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000002A6; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000002A6; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000002A6; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description										
15:13	Reserved.										
12	UNCLAIMED_REQUEST_REDIRECT_CNTL. Read-write. Reset: Fixed,0. 0=Unsupported Request. 1=Forwarded upstream. Controls how the component handles upstream Memory Requests that target the component's Switch Upstream Port memory aperture which is not within any of the component's Switch Downstream Port memory aperture or BAR claimed memory space.										
11:10	USP_MEMORY_TARGET_ACCESS_CNTL. Read-write. Reset: Fixed,0h. Controls how the component handles upstream Memory Requests that target the component's Switch Upstream Port BAR claimed memory space. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Request allowed</td></tr> <tr> <td>1h</td><td>Request blocked</td></tr> <tr> <td>2h</td><td>Request redirected</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Request allowed	1h	Request blocked	2h	Request redirected	3h	Reserved.
Value	Description										
0h	Request allowed										
1h	Request blocked										
2h	Request redirected										
3h	Reserved.										
9:8	DSP_MEMORY_TARGET_ACCESS_CNTL. Read-write. Reset: Fixed,0h. Controls how the component handles upstream Memory Requests that target the component's BAR claimed memory space. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Request allowed</td></tr> <tr> <td>1h</td><td>Request blocked</td></tr> <tr> <td>2h</td><td>Request redirected</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Request allowed	1h	Request blocked	2h	Request redirected	3h	Reserved.
Value	Description										
0h	Request allowed										
1h	Request blocked										
2h	Request redirected										
3h	Reserved.										
7	IO_REQUEST_BLOCKING_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the component handles upstream I/O Requests as ACS Violations.										
6	DIRECT_TRANSLATED_P2P_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component overrides the ACS P2P Request Redirect and ACS P2P Egress Control mechanisms with P2P Memory Requests whose Address Translation field indicates a Translated address.										
5	P2P_EGRESS_CONTROL_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. In conjunction with the Egress Control Vector plus the ACS P2P Request Redirect and ACS Direct Translated P2P mechanisms, controls when to allow, disallow, or redirect P2P Requests.										
4	UPSTREAM_FORWARDING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component forwards Upstream any Request or Completion TLPs it receives that were redirected Upstream by a component lower in the hierarchy.										
3	P2P_COMPLETION_REDIRECT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component redirects P2P Completions Upstream; applicable only to Read Completions whose Relaxed Ordering Attribute is clear.										

2	P2P_REQUEST_REDIRECT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. In conjunction with ACS P2P Egress Control and ACS Direct Translated P2P mechanisms, controls if the component redirects P2P Requests Upstream.
1	TRANSLATION_BLOCKING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component blocks all Upstream Memory Requests whose Address Translation field is not set to the default value.
0	SOURCE_VALIDATION_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component validates the Bus Number from the Requester ID of Upstream Requests against the secondary or subordinate Bus Numbers.

BXXD0[1F1...2F1]x2F0 (PCIERCCFG::PCIE_MC_ENH_CAP_LIST)

Read-only.

Multicast Extended Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x2F0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x2F0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x2F0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x2F0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000002F0; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000002F0; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000002F0; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000002F0; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000002F0; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000002F0; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000002F0; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000002F0; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000002F0; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000002F0; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 320h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0012h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x2F4 (PCIERCCFG::PCIE_MC_CAP)

Read-only.

Multicast Capability register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x2F4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x2F4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x2F4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x2F4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000002F4; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000002F4; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000002F4; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000002F4; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000002F4; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000002F4; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000002F4; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000002F4; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000002F4; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000002F4; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
15	MC_ECRC_REGEN_SUPP. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if ECRC regeneration is supported by the component.
14	Reserved.
13:8	MC_WIN_SIZE_REQ. Read-only. Reset: Fixed,00h. Description: (Endpoints only) Indicates as a log2 value the Multicast window size requested. For non-Endpoints this field is Reserved.
7:6	Reserved.
5:0	MC_MAX_GROUP. Read-only. Reset: Fixed,3Fh. Indicates the maximum number (plus one) of Multicast Groups that the component supports.

BXXD0[1F1...2F1]x2F6 (PCIERCCFG::PCIE_MC_CNTL)

Read-write. Reset: 0000h.

Multicast Control register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x2F6; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x2F6; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x2F6; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x2F6; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000002F6; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000002F6; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000002F6; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000002F6; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000002F6; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000002F6; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000002F6; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000002F6; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000002F6; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000002F6; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
15	MC_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Multicast mechanism is enabled for the component.
14:6	Reserved.
5:0	MC_NUM_GROUP. Read-write. Reset: 00h. Controls the number of Multicast Groups (plus one) used by the component.

BXXD0[1F1...2F1]x2F8 (PCIERCCFG::PCIE_MC_ADDR0)

Read-write. Reset: 0000_0000h.

Multicast Base Address 0 register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x2F8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x2F8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x2F8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x2F8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000002F8; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000002F8; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000002F8; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000002F8; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000002F8; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000002F8; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000002F8; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000002F8; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000002F8; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000002F8; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:12	MC_BASE_ADDR_0. Read-write. Reset: 0_0000h. Controls the lower base address bits 31-12 of the Multicast address range.
11:6	Reserved.
5:0	MC_INDEX_POS. Read-write. Reset: 00h. Controls the location of the LSB of the Multicast Group number within the address. The minimum value is 12.

BXXD0[1F1...2F1]x2FC (PCIERCCFG::PCIE_MC_ADDR1)

Read-write. Reset: 0000_0000h.

Multicast Base Address 1 register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x2FC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x2FC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x2FC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x2FC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000002FC; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000002FC; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000002FC; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000002FC; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000002FC; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000002FC; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000002FC; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000002FC; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000002FC; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000002FC; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:0	MC_BASE_ADDR_1. Read-write. Reset: 0000_0000h. Controls the upper base address [63:32] of the Multicast address range.

BXXD0[1F1...2F1]x300 (PCIERCCFG::PCIE_MC_RCV0)

Read-write. Reset: 0000_0000h.

Multicast Receive 0 register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x300; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x300; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x300; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x300; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000300; NBIO0PCIECORE0P[8:0]CFG=1A30 [8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000300; NBIO0PCIECORE1P[8:0]CFG=1A70 [8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000300; NBIO0PCIECORE2P[8:0]CFG=1A80 [8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000300; NBIO0PCIECORE3P[8:0]CFG=1A40 [8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000300; NBIO0PCIECORE4P[3:0]CFG=1AB0 [3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000300; NBIO1PCIECORE0P[8:0]CFG=1A50 [8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000300; NBIO1PCIECORE1P[8:0]CFG=1A90 [8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000300; NBIO1PCIECORE2P[8:0]CFG=1AA0 [8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000300; NBIO1PCIECORE3P[8:0]CFG=1A60 [8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000300; NBIO1PCIECORE4P[3:0]CFG=1AD0 [3:0]000h`

Bits	Description
31:0	MC_RECEIVE_0. Read-write. Reset: 0000_0000h. The lower 32 bits of the vector controlling which associated Multicast Groups the function (or Port) should accept (or forward) a copy of any Multicast TLP. This field is half of a bit vector that covers the group range specified by MC_Num_Group.

BXXD0[1F1...2F1]x304 (PCIERCCFG::PCIE_MC_RCV1)

Read-write. Reset: 0000_0000h.

Multicast Receive 1 register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x304; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x304; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x304; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x304; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000304; NBIO0PCIECORE0P[8:0]CFG=1A30 [8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000304; NBIO0PCIECORE1P[8:0]CFG=1A70 [8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000304; NBIO0PCIECORE2P[8:0]CFG=1A80 [8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000304; NBIO0PCIECORE3P[8:0]CFG=1A40 [8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000304; NBIO0PCIECORE4P[3:0]CFG=1AB0 [3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000304; NBIO1PCIECORE0P[8:0]CFG=1A50 [8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000304; NBIO1PCIECORE1P[8:0]CFG=1A90 [8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000304; NBIO1PCIECORE2P[8:0]CFG=1AA0 [8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000304; NBIO1PCIECORE3P[8:0]CFG=1A60 [8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000304; NBIO1PCIECORE4P[3:0]CFG=1AD0 [3:0]000h`

Bits	Description
31:0	MC_RECEIVE_1. Read-write. Reset: 0000_0000h. The upper 32 bits of the vector controlling which associated Multicast Groups the function (or Port) should accept (or forward) a copy of any Multicast TLP. This field is half of a bit vector that covers the group range specified by MC_Num_Group.

BXXD0[1F1...2F1]x308 (PCIERCCFG::PCIE_MC_BLOCK_ALL0)

Read-write. Reset: 0000_0000h.

Multicast Block All 0 register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x308; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x308; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x308; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x308; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000308; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000308; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000308; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000308; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000308; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000308; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000308; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000308; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000308; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000308; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:0	MC_BLOCK_ALL_0. Read-write. Reset: 0000_0000h. The lower 32 bits of the vector controlling which associated Multicast Groups the function is blocked from sending TLPs to. This field is half of a bit vector that covers the group range specified by MC_Num_Group.

BXXD0[1F1...2F1]x30C (PCIERCCFG::PCIE_MC_BLOCK_ALL1)

Read-write. Reset: 0000_0000h.

Multicast Block All 1 register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x30C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x30C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x30C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x30C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000030C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000030C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000030C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000030C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000030C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000030C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000030C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000030C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000030C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000030C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:0	MC_BLOCK_ALL_1. Read-write. Reset: 0000_0000h. The upper 32 bits of the vector controlling which associated Multicast Groups the function is blocked from sending TLPs to. This field is half of a bit vector that covers the group range specified by MC_Num_Group.

BXXD0[1F1...2F1]x310 (PCIERCCFG::PCIE_MC_BLOCK_UNTRANSLATED_0)

Read-write. Reset: 0000_0000h.

Multicast Block Untranslated 0 register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x310; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x310; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x310; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x310; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000310; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000310; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000310; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000310; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000310; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000310; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000310; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000310; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000310; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000310; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:0	MC_BLOCK_UNTRANSLATED_0. Read-write. Reset: 0000_0000h. The lower 32 bits of the vector controlling which associated Multicast Groups the function is blocked from sending TLPs containing untranslated addresses to. This field is half of a bit vector that covers the group range specified by MC_Num_Group.

BXXD0[1F1...2F1]x314 (PCIERCCFG::PCIE_MC_BLOCK_UNTRANSLATED_1)

Read-write. Reset: 0000_0000h.

Multicast Block Untranslated 1 register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x314; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x314; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x314; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x314; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000314; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000314; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000314; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000314; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000314; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000314; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000314; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000314; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000314; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000314; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:0	MC_BLOCK_UNTRANSLATED_1. Read-write. Reset: 0000_0000h. The upper 32 bits of the vector controlling which associated Multicast Groups the function is blocked from sending TLPs containing untranslated addresses to. This field is half of a bit vector that covers the group range specified by MC_Num_Group.

BXXD0[1F1...2F1]x318 (PCIERCCFG::PCIE_MC_OVERLAY_BAR0)

Read-write. Reset: 0000_0000h.

Multicast Overlay [BAR](#) 0 register.`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x318; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x318; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x318; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x318; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000318; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000318; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000318; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000318; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000318; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000318; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000318; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000318; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000318; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000318; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:6	MC_OVERLAY_BAR_0. Read-write. Reset: 000_0000h. The lower half of the Multicast Overlay BAR bits 31-6 which controls the base address of the window on which Multicast TLPs passing through this function are overlaid.
5:0	MC_OVERLAY_SIZE. Read-write. Reset: 00h. When greater than 5, controls the size in bytes of the overlay aperture as a power of 2. When less than 6, disables the overlay mechanism.

BXXD0[1F1...2F1]x31C (PCIERCCFG::PCIE_MC_OVERLAY_BAR1)

Read-write. Reset: 0000_0000h.

Multicast Overlay [BAR](#) 1 register.`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x31C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x31C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x31C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x31C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000031C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000031C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000031C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000031C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000031C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000031C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000031C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000031C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000031C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000031C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:0	MC_OVERLAY_BAR_1. Read-write. Reset: 0000_0000h. The upper half of the Multicast Overlay BAR [63:32] which controls the base address of the window on which Multicast TLPs passing through this function are overlaid.

BXXD0[1F1...2F1]x320 (PCIERCCFG::PCIE_LTR_ENH_CAP_LIST)

Read-only.

LTR Extended Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x320; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x320; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x320; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x320; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000320; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000320; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000320; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000320; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000320; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000320; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000320; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000320; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000320; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000320; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description

31:20	NEXT_PTR. Read-only. Reset: 328h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0018h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x324 (PCIERCCFG::PCIE_LTR_CAP)

Read-write. Reset: 0000_0000h.

Max Snoop Latency and Max No-Snoop Latency registers.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x324; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x324; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x324; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x324; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000324; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000324; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000324; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000324; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000324; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000324; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000324; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000324; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000324; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000324; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:29 Reserved.

28:26 **LTR_MAX_NS_LATENCY_SCALE**. Read-write. Reset: 0h. Indicates the scale used for the Maximum No-Snoop Latency Value.**Valid Values:**

Value	Description
0h	Value times 1 ns
1h	Value times 32 ns
2h	Value times 1,024 ns
3h	Value times 32,768 ns
4h	Value times 1,048,576 ns
5h	Value times 33,554,432 ns
6h	Not Permitted
7h	Not Permitted

25:16 **LTR_MAX_NS_LATENCY_VALUE**. Read-write. Reset: 000h. In combination with the Max No-Snoop LatencyScale value, indicates the maximum no-snoop latency that a device is permitted to request.

15:13 Reserved.

12:10 **LTR_MAX_S_LATENCY_SCALE**. Read-write. Reset: 0h. Indicates the scale used for the Maximum Snoop Latency Value.**Valid Values:**

Value	Description
0h	Value times 1 ns
1h	Value times 32 ns
2h	Value times 1,024 ns
3h	Value times 32,768 ns
4h	Value times 1,048,576 ns
5h	Value times 33,554,432 ns
6h	Not Permitted
7h	Not Permitted

9:0 **LTR_MAX_S_LATENCY_VALUE**. Read-write. Reset: 000h. In combination with the Max Snoop LatencyScale value, indicates the maximum snoop latency that a device is permitted to request.

BXXD0[1F1...2F1]x328 (PCIERCCFG::PCIE_ARI_ENH_CAP_LIST)

Read-only.

ARI Extended Capability header.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x328; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x328; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x328; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x328; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000328; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000328; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000328; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000328; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000328; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000328; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000328; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000328; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000328; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000328; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:20	NEXT_PTR. Read-only. Reset: 370h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Eh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x32C (PCIERCCFG::PCIE_ARI_CAP)

Read-only. Reset: Fixed,0000h.

ARI Capability register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x32C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x32C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x32C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x32C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000032C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000032C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000032C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000032C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000032C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000032C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000032C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000032C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000032C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000032C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

15:8	ARI_NEXT_FUNC_NUM. Read-only. Reset: Fixed,00h. Indicates the next function number in the device, or 0 if this is the last function.
7:2	Reserved.
1	ARI_ACS_FUNC_GROUPS_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. For Function 0 only, indicates if the device supports Function Group level granularity for ACS P2P Egress Control.
0	ARI_MFVC_FUNC_GROUPS_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. For Function 0 only, indicates if the device supports Function Group level arbitration via its MFVC capability.

BXXD0[1F1...2F1]x32E (PCIERCCFG::PCIE_ARI_CNTL)

Read-only. Reset: Fixed,0000h.

ARI Control register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x32E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x32E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x32E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x32E; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000032E; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000032E; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000032E; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000032E; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000032E; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000032E; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000032E; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000032E; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000032E; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000032E; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
15:7	Reserved.
6:4	ARI_FUNCTION_GROUP . Read-only. Reset: Fixed,0h. Controls the Function Group number assigned to this function.
3:2	Reserved.
1	ARI_ACS_FUNC_GROUPS_EN . Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. For Function 0 only, controls if the device associates bits in its Egress Control Vector with Function Group numbers.
0	ARI_MFVC_FUNC_GROUPS_EN . Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. For Function 0 only, controls if the device interprets entries in its Function Arbitration table as Function Group numbers.

BXXD0[1F1...2F1]x370 (PCIERCCFG::PCIE_L1_PM_SUB_CAP_LIST)

Read-only.

L1 PM Substates Extended Capability header.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x370; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x370; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x370; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x370; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000370; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000370; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000370; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000370; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000370; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000370; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000370; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000370; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000370; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000370; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:20	NEXT_PTR . Read-only. Reset: 380h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER . Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID . Read-only. Reset: Fixed,001Eh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x374 (PCIERCCFG::PCIE_L1_PM_SUB_CAP)

Read-write.

L1 PM Substates Capabilities register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x374; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x374; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x374; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x374; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000374; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000374; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000374; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000374; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000374; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000374; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000374; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000374; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000374; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000374; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

31:24 Reserved.

23:19 **PORT_T_POWER_ON_VALUE**. Read-write. In combination with the Port T_POWER_ON Scale value, indicates the time (in us) that the Port requires the other side of the Link to wait in L1.2.Exit after sampling CLKREQ# asserted before actively driving the interface.

18 Reserved.

17:16 **PORT_T_POWER_ON_SCALE**. Read-write. Indicates the scale used for the Port T_POWER_ON Value.**ValidValues:**

Value	Description
0h	2 us
1h	10 us
2h	100 us
3h	Reserved.

15:8 **PORT_CM_RESTORE_TIME**. Read-write. Indicates time (in us) required for the Port to re-establish common mode.

7:6 Reserved.

5 **LINK_ACTIVATION_SUPPORTED**. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported.**Description:** (Downstream Ports only) Indicates if the Port supports Link Activation. For Upstream Ports this field is Reserved.4 **L1_PM_SUB_SUPPORTED**. Read-write. 0=Not Supported. 1=Supported. Indicates if the Port supports L1 PM Substates.3 **ASPM_L1_1_SUPPORTED**. Read-write. 0=Not Supported. 1=Supported. Indicates if ASPM L1.1 is supported.2 **ASPM_L1_2_SUPPORTED**. Read-write. 0=Not Supported. 1=Supported. Indicates if ASPM L1.2 is supported.1 **PCI_PM_L1_1_SUPPORTED**. Read-write. 0=Not Supported. 1=Supported. Indicates if PCI-PM L1.1 is supported.0 **PCI_PM_L1_2_SUPPORTED**. Read-write. 0=Not Supported. 1=Supported. Indicates if PCI-PM L1.2 is supported.

BXXD0[1F1...2F1]x378 (PCIERCCFG::PCIE_L1_PM_SUB_CNTL)

Read-write.

L1 PM Substates Control 1 register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x378; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x378; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x378; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x378; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000378; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000378; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000378; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000378; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000378; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000378; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000378; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000378; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000378; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000378; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description																		
31:29	LTR_L1_2_THRESHOLD_SCALE. Read-write. Reset: 0h. When ASPM L1.2 Supported bit is set, and if programmed when ASPM L1.2 Enable bit is clear, controls the scale used for the LTR L1.2 THRESHOLD Value. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Value times 1 ns</td></tr> <tr> <td>1h</td><td>Value times 32 ns</td></tr> <tr> <td>2h</td><td>Value times 1,024 ns</td></tr> <tr> <td>3h</td><td>Value times 32,768 ns</td></tr> <tr> <td>4h</td><td>Value times 1,048,576 ns</td></tr> <tr> <td>5h</td><td>Value times 33,554,432 ns</td></tr> <tr> <td>6h</td><td>Not Permitted</td></tr> <tr> <td>7h</td><td>Not Permitted</td></tr> </table>	Value	Description	0h	Value times 1 ns	1h	Value times 32 ns	2h	Value times 1,024 ns	3h	Value times 32,768 ns	4h	Value times 1,048,576 ns	5h	Value times 33,554,432 ns	6h	Not Permitted	7h	Not Permitted
Value	Description																		
0h	Value times 1 ns																		
1h	Value times 32 ns																		
2h	Value times 1,024 ns																		
3h	Value times 32,768 ns																		
4h	Value times 1,048,576 ns																		
5h	Value times 33,554,432 ns																		
6h	Not Permitted																		
7h	Not Permitted																		
28:26	Reserved.																		
25:16	LTR_L1_2_THRESHOLD_VALUE. Read-write. Reset: 000h. When ASPM L1.2 Supported bit is set, and if programmed when ASPM L1.2 Enable bit is clear, in combination with the LTR L1.2 THRESHOLD Scale value, controls the LTR threshold used to determine if entry into L1 results in L1.1 (if enabled) or L1.2 (if enabled).																		
15:8	COMMON_MODE_RESTORE_TIME. Read-write. Reset: 00h. Description: (Downstream Ports only) When any of PCI-PM L1.2 Supported bit or ASPM L1.2 Supported bit is set, and if programmed when ASPM L1.2 Enable bit and PCI-PM L1.2 Enable bit are both clear, controls the value of Tcommonmode (in us) which must be used by the Downstream Port for timing the re-establishment of common mode. For Upstream Ports this field is Reserved.																		
7:6	Reserved.																		
5	LINK_ACTIVATION_CNTL. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Description: (Downstream Ports only) Controls if the port must initiate the link activation process when in L1. For Upstream Ports this field is Reserved.																		
4	LINK_ACTIVATION_INTERRUPT_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Description: (Downstream Ports only) Controls the generation of an interrupt when the link activation process has been completed. For Upstream Ports this field is Reserved.																		
3	ASPM_L1_1_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if ASPM L1.1 is enabled.																		
2	ASPM_L1_2_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if ASPM L1.2 is enabled.																		
1	PCI_PM_L1_1_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if PCI-PM L1.1 is enabled.																		
0	PCI_PM_L1_2_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if PCI-PM L1.2 is enabled.																		

BXXD0[1F1...2F1]x37C (PCIERCCFG::PCIE_L1_PM_SUB_CNTL2)

Read-write. Reset: 0000_0028h.

L1 PM Substates Control 2 register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x37C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x37C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x37C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x37C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000037C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000037C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000037C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000037C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000037C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000037C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000037C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000037C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000037C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000037C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:8	Reserved.
7:3	T_POWER_ON_VALUE. Read-write. Reset: 05h. When any of PCI-PM L1.2 Supported bit or ASPM L1.2 Supported bit is set, and if programmed when ASPM L1.2 Enable bit and PCI-PM L1.2 Enable bit are both clear, in combination with the T_POWER_ON Scale value, controls the minimum amount of time (in us) that the Port must wait in L1.2.Exit after sampling CLKREQ# asserted before actively driving the interface.
2	Reserved.
1:0	T_POWER_ON_SCALE. Read-write. Reset: 0h. When any of PCI-PM L1.2 Supported bit or ASPM L1.2 Supported bit is set, and if programmed when ASPM L1.2 Enable bit and PCI-PM L1.2 Enable bit are both clear, controls the scale used for T_POWER_ON Value.
ValidValues:	
Value	Description
0h	2 us
1h	10 us
2h	100 us
3h	Reserved.

BXXD0[1F1...2F1]x380 (PCIERCCFG::PCIE_DPC_ENH_CAP_LIST)

Read-only.

Data Port Containment Extended Capability header.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x380; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x380; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x380; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x380; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000380; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000380; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000380; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000380; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000380; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000380; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000380; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000380; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000380; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000380; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 3C4h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,001Dh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x384 (PCIERCCFG::PCIE_DPC_CAP_LIST)

Read-only. Reset: Fixed,16E0h.

DPC Capability register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x384; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x384; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x384; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x384; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000384; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000384; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000384; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000384; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000384; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000384; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000384; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000384; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000384; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000384; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:13	Reserved.
12	DL_ACTIVE_ERR_COR_SIGNALING_SUPPORTED. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the Port supports the ability to signal with ERR_COR when the Link transitions to the DL_Active state.
11:8	RP_PIO_LOG_SIZE. Read-only. Reset: Fixed,6h. Indicates how many DWORDs are allocated for the RP PIO log registers. When RP Extensions for DPC bit is set, this value ranges from 4 (RP PIO Header Log only) to 9 (RP PIO Header Log, RP PIO ImpSpec Log, 4 DWs of RP PIO TLP Prefix Log).
7	DPC_SOFTWARE_TRIGGERING_SUPPORTED. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the Port supports the ability for software to trigger DPC.
6	POISONED_TLP_EGRESS_BLOCKING_SUPPORTED. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the Port supports the ability to block the transmission of a poisoned TLP from its Egress Port.
5	RP_EXTENSIONS_FOR_DPC. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the Port supports a defined set of DPC Extensions that are specific to Root Ports.
4:0	DPC_INTR_MSG_NUM. Read-only. Reset: Fixed,00h. Indicates the MSI/MSI-X vector used for interrupts generated in association with any of the status bits in the DPC capability structure.

BXXD0[1F1...2F1]x386 (PCIERCCFG::PCIE_DPC_CNTL)

Reset: 0000h.

DPC Control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x386; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x386; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x386; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x386; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000386; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000386; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000386; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000386; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000386; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000386; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000386; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000386; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000386; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000386; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description										
15:9	Reserved.										
8	DPC_SIG_SFW_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. When ERR_COR Subclass Capable bit is set, controls if the Downstream Port signals with ERR_COR when DPC has been triggered due to an ECS SIG_SFW subclass.										
7	DL_ACTIVE_ERR_COR_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. When DL_Active ERR_COR Signaling Supported bit is set, controls if the Downstream Port signals with ERR_COR when the Link transitions to the DL_Active state.										
6	DPC_SOFTWARE_TRIGGER. Write-only. Reset: 0. When DPC Software Triggering Supported bit is set, and if DPC Trigger Enable field is 1 or 2, or is being written to 1 or 2 in the same register update that writes this bit, and DPC Trigger Status bit is clear, writes of 1 to this bit trigger DPC; otherwise, writes to this bit have no effect. Reads always return 0.										
5	POISONED_TLP_EGRESS_BLOCKING_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. When Poisoned TLP Egress Blocking Supported bit is set, controls if the Egress Port blocks the transmission of poisoned TLPs.										
4	DPC_ERR_COR_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Downstream Port signals with ERR_COR when DPC has been triggered.										
3	DPC_INTERRUPT_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the generation of an interrupt when DPC has been triggered.										
2	DPC_COMPLETION_CONTROL. Read-write. Reset: 0. 0=Completer Abort. 1=Unsupported Request. Controls the Completion Status for Completions formed during DPC.										
1:0	DPC_TRIGGER_ENABLE. Read-write. Reset: 0h. Controls if DPC is enabled and the conditions that cause DPC to be triggered. Trigger 1 occurs when the Downstream Port detects an unmasked uncorrectable error or when the Downstream Port receives an ERR_FATAL Message. Trigger 2 occurs when the Downstream Port detects an unmasked uncorrectable error or when the Downstream Port receives an ERR_NONFATAL or ERR_FATAL Message. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Disable</td></tr> <tr> <td>1h</td><td>Enable with Trigger 1</td></tr> <tr> <td>2h</td><td>Enable with Trigger 2</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Disable	1h	Enable with Trigger 1	2h	Enable with Trigger 2	3h	Reserved.
Value	Description										
0h	Disable										
1h	Enable with Trigger 1										
2h	Enable with Trigger 2										
3h	Reserved.										

BXXD0[1F1...2F1]x388 (PCIERCCFG::PCIE_DPC_STATUS)

DPC Status register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x388; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x388; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x388; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x388; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000388; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000388; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000388; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000388; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000388; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000388; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000388; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000388; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000388; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000388; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description										
15:14	Reserved.										
13	DPC_SIG_SFW_STATUS. Read-write. Reset: 0. When ERR_COR Subclass Capable bit is set, indicates if the Downstream Port signaled with ERR_COR using an ECS SIG_SFW subclass, when DPC was triggered. This bit is sticky.										
12:8	RP_PIO_FIRST_ERROR_POINTER. Read-only. Description: If RP Extensions for DPC bit is set, indicates the bit position of the first error reported in the RP PIO Status register. This field is only valid if the indicated bit is also set. This field is sticky. If RP Extensions for DPC bit is clear, this field is Reserved.										
7	Reserved.										
6:5	DPC_TRIGGER_REASON_EXTENSION. Read-only. When DPC Trigger Status bit is set and DPC Trigger Reason field is 3, indicates why DPC has been triggered. This field is sticky. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Triggered due to a RP PIO error</td></tr> <tr> <td>1h</td><td>Triggered due to DPC Software Trigger bit being written with 1</td></tr> <tr> <td>3h-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Triggered due to a RP PIO error	1h	Triggered due to DPC Software Trigger bit being written with 1	3h-2h	Reserved.		
Value	Description										
0h	Triggered due to a RP PIO error										
1h	Triggered due to DPC Software Trigger bit being written with 1										
3h-2h	Reserved.										
4	DPC_RP_BUSY. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. Description: If RP Extensions for DPC bit is set, when DPC Trigger Status bit is set, indicates if the Root Port is busy with internal activity that must complete before software is permitted to clear the DPC Trigger Status bit. If RP Extensions for DPC bit is clear, this bit is Reserved.										
3	DPC_INTERRUPT_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. When DPC Interrupt Enable bit is set, indicates if a DPC interrupt is pending internally in the Port. This bit is sticky.										
2:1	DPC_TRIGGER_REASON. Read-only. When DPC Trigger Status bit is set, indicates why DPC has been triggered. This field is sticky. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Triggered due to an unmasked uncorrectable error</td></tr> <tr> <td>1h</td><td>Triggered due to receiving an ERR_NONFATAL</td></tr> <tr> <td>2h</td><td>Triggered due to receiving an ERR_FATAL</td></tr> <tr> <td>3h</td><td>Triggered due to reason in DPC Trigger Reason Extension field</td></tr> </table>	Value	Description	0h	Triggered due to an unmasked uncorrectable error	1h	Triggered due to receiving an ERR_NONFATAL	2h	Triggered due to receiving an ERR_FATAL	3h	Triggered due to reason in DPC Trigger Reason Extension field
Value	Description										
0h	Triggered due to an unmasked uncorrectable error										
1h	Triggered due to receiving an ERR_NONFATAL										
2h	Triggered due to receiving an ERR_FATAL										
3h	Triggered due to reason in DPC Trigger Reason Extension field										
0	DPC_TRIGGER_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if DPC has been triggered. While this bit is set, the Port's Link remains in the Disabled state. This bit is sticky.										

BXXD0[1F1...2F1]x38A (PCIERCCFG::PCIE_DPC_ERROR_SOURCE_ID)

Read-only.

DPC Error Source ID register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x38A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x38A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x38A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x38A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000038A; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000038A; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000038A; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000038A; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000038A; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000038A; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000038A; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000038A; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000038A; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000038A; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

15:0	DPC_ERROR_SOURCE_ID. Read-only. When DPC Trigger Status bit is set and DPC Trigger Reason field is 1 or 2, indicates the Requester ID of the received ERR_FATAL or ERR_NONFATAL Message. This field is sticky.
------	---

BXXD0[1F1...2F1]x38C (PCIERCCFG::PCIE_RP_PIO_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

The RP PIO Status register reports error status of individual RP PIO errors on a Port.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x38C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x38C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x38C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x38C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000038C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000038C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000038C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000038C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000038C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000038C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000038C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000038C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000038C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000038C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:19	Reserved.
18	MEM_CTO. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port detects a Memory Request Completion Timeout. This bit is sticky.
17	MEM_CA_CPL. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port detects a Memory Request received CA Completion. This bit is sticky.
16	MEM_UR_CPL. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port detects a Memory Request received UR Completion. This bit is sticky.
15:11	Reserved.
10	IO_CTO. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port detects an I/O Request Completion Timeout. This bit is sticky.
9	IO_CA_CPL. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port detects an I/O Request received CA Completion. This bit is sticky.
8	IO_UR_CPL. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port detects an I/O Request received UR Completion. This bit is sticky.
7:3	Reserved.
2	CFG_CTO. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port detects a Configuration Request Completion Timeout. This bit is sticky.
1	CFG_CA_CPL. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port detects a Configuration Request received CA Completion. This bit is sticky.
0	CFG_UR_CPL. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port detects a Configuration Request received UR Completion. This bit is sticky.

BXXD0[1F1...2F1]x390 (PCIERCCFG::PCIE_RP_PIO_MASK)

Read-write. Reset: 0007_0707h.

The RP PIO Mask register controls reporting of individual RP PIO errors by a Port.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x390; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x390; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x390; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x390; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000390; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000390; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000390; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000390; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000390; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000390; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000390; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000390; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000390; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000390; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:19	Reserved.
18	MEM_CTO . Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the Port can report a Memory Request Completion Timeout. This bit is sticky.
17	MEM_CA_CPL . Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the Port can report a Memory Request received CA Completion. This bit is sticky.
16	MEM_UR_CPL . Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the Port can report a Memory Request received UR Completion. This bit is sticky.
15:11	Reserved.
10	IO_CTO . Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the Port can report an I/O Request Completion Timeout. This bit is sticky.
9	IO_CA_CPL . Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the Port can report an I/O Request received CA Completion. This bit is sticky.
8	IO_UR_CPL . Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the Port can report an I/O Request received UR Completion. This bit is sticky.
7:3	Reserved.
2	CFG_CTO . Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the Port can report a Configuration Request Completion Timeout. This bit is sticky.
1	CFG_CA_CPL . Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the Port can report a Configuration Request received CA Completion. This bit is sticky.
0	CFG_UR_CPL . Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the Port can report a Configuration Request received UR Completion. This bit is sticky.

BXXD0[1F1...2F1]x394 (PCIERCCFG::PCIE_RP_PIO_SEVERITY)

Read-write. Reset: 0000_0000h.

The RP PIO Severity register controls whether an individual RP PIO error is reported by a Port as an Advisory Non-fatal or uncorrectable error.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x394; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x394; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x394; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x394; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000394; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000394; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000394; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000394; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000394; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000394; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000394; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000394; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000394; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000394; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:19	Reserved.
18	MEM_CTO. Read-write. Reset: 0. 0=Advisory Non-fatal. 1=Uncorrectable. Controls how the Port reports a Memory Request Completion Timeout. This bit is sticky.
17	MEM_CA_CPL. Read-write. Reset: 0. 0=Advisory Non-fatal. 1=Uncorrectable. Controls how the Port reports a Memory Request received CA Completion. This bit is sticky.
16	MEM_UR_CPL. Read-write. Reset: 0. 0=Advisory Non-fatal. 1=Uncorrectable. Controls how the Port reports a Memory Request received UR Completion. This bit is sticky.
15:11	Reserved.
10	IO_CTO. Read-write. Reset: 0. 0=Advisory Non-fatal. 1=Uncorrectable. Controls how the Port reports an I/O Request Completion Timeout. This bit is sticky.
9	IO_CA_CPL. Read-write. Reset: 0. 0=Advisory Non-fatal. 1=Uncorrectable. Controls how the Port reports an I/O Request received CA Completion. This bit is sticky.
8	IO_UR_CPL. Read-write. Reset: 0. 0=Advisory Non-fatal. 1=Uncorrectable. Controls how the Port reports an I/O Request received UR Completion. This bit is sticky.
7:3	Reserved.
2	CFG_CTO. Read-write. Reset: 0. 0=Advisory Non-fatal. 1=Uncorrectable. Controls how the Port reports a Configuration Request Completion Timeout. This bit is sticky.
1	CFG_CA_CPL. Read-write. Reset: 0. 0=Advisory Non-fatal. 1=Uncorrectable. Controls how the Port reports a Configuration Request received CA Completion. This bit is sticky.
0	CFG_UR_CPL. Read-write. Reset: 0. 0=Advisory Non-fatal. 1=Uncorrectable. Controls how the Port reports a Configuration Request received UR Completion. This bit is sticky.

BXXD0[1F1...2F1]x398 (PCIERCCFG::PCIE_RP_PIO_SYSEERROR)

Read-write. Reset: 0000_0000h.

The RP PIO SysError register controls whether an individual unmasked RP PIO error is enabled to be reported by a Port as a system error.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x398; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x398; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x398; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x398; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000398; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000398; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000398; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000398; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000398; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000398; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000398; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000398; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000398; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000398; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:19	Reserved.
18	MEM_CTO. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a system error for a Memory Request Completion Timeout. This bit is sticky.
17	MEM_CA_CPL. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a system error for a Memory Request received CA Completion. This bit is sticky.
16	MEM_UR_CPL. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a system error for a Memory Request received UR Completion. This bit is sticky.
15:11	Reserved.
10	IO_CTO. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a system error for an I/O Request Completion Timeout. This bit is sticky.
9	IO_CA_CPL. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a system error for an I/O Request received CA Completion. This bit is sticky.
8	IO_UR_CPL. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a system error for an I/O Request received UR Completion. This bit is sticky.
7:3	Reserved.
2	CFG_CTO. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a system error for a Configuration Request Completion Timeout. This bit is sticky.
1	CFG_CA_CPL. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a system error for a Configuration Request received CA Completion. This bit is sticky.
0	CFG_UR_CPL. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a system error for a Configuration Request received UR Completion. This bit is sticky.

BXXD0[1F1...2F1]x39C (PCIERCCFG::PCIE_RP_PIO_EXCEPTION)

Read-write. Reset: 0000_0000h.

The RP PIO Exception register controls whether an individual RP PIO error is enabled to be reported by a Port as a synchronous processor exception.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x39C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x39C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x39C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x39C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000039C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000039C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000039C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000039C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000039C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000039C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000039C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000039C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000039C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000039C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:19	Reserved.
18	MEM_CTO. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a synchronous processor exception for a Memory Request Completion Timeout. This bit is sticky.
17	MEM_CA_CPL. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a synchronous processor exception for a Memory Request received CA Completion. This bit is sticky.
16	MEM_UR_CPL. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a synchronous processor exception for a Memory Request received UR Completion. This bit is sticky.
15:11	Reserved.
10	IO_CTO. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a synchronous processor exception for an I/O Request Completion Timeout. This bit is sticky.
9	IO_CA_CPL. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a synchronous processor exception for an I/O Request received CA Completion. This bit is sticky.
8	IO_UR_CPL. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a synchronous processor exception for an I/O Request received UR Completion. This bit is sticky.
7:3	Reserved.
2	CFG_CTO. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a synchronous processor exception for a Configuration Request Completion Timeout. This bit is sticky.
1	CFG_CA_CPL. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a synchronous processor exception for a Configuration Request received CA Completion. This bit is sticky.
0	CFG_UR_CPL. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port can report a synchronous processor exception for a Configuration Request received UR Completion. This bit is sticky.

BXXD0[1F1...2F1]x3A0 (PCIERCCFG::PCIE_RP_PIO_HDR_LOG0)

Read-only.

RP PIO Header Log register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3A0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3A0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3A0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3A0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003A0; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003A0; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003A0; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003A0; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003A0; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003A0; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003A0; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003A0; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003A0; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003A0; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:0	TLP_HDR. Read-only. RP PIO Header 1st DW captures the first DW of the Header for the TLP corresponding to a detected RP PIO error. This field is sticky.
------	---

BXXD0[1F1...2F1]x3A4 (PCIERCCFG::PCIE_RP_PIO_HDR_LOG1)

Read-only.

RP PIO Header Log register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3A4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3A4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3A4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3A4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003A4; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003A4; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003A4; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003A4; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003A4; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003A4; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003A4; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003A4; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003A4; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003A4; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:0	TLP_HDR. Read-only. RP PIO Header 2nd DW captures the second DW of the Header for the TLP corresponding to a detected RP PIO error. This field is sticky.
------	--

BXXD0[1F1...2F1]x3A8 (PCIERCCFG::PCIE_RP_PIO_HDR_LOG2)

Read-only.

RP PIO Header Log register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3A8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3A8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3A8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3A8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003A8; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003A8; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003A8; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003A8; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003A8; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003A8; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003A8; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003A8; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003A8; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003A8; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:0	TLP_HDR. Read-only. RP PIO Header 3rd DW captures the third DW of the Header for the TLP corresponding to a detected RP PIO error. This field is sticky.
------	---

BXXD0[1F1...2F1]x3AC (PCIERCCFG::PCIE_RP_PIO_HDR_LOG3)

Read-only.

RP PIO Header Log register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3AC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3AC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3AC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3AC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003AC; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003AC; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003AC; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003AC; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003AC; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003AC; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003AC; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003AC; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003AC; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003AC; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:0	TLP_HDR. Read-only. RP PIO Header 4th DW captures the fourth DW (if present) of the Header for the TLP corresponding to a detected RP PIO error. This field is sticky.
------	---

BXXD0[1F1...2F1]x3B0 (PCIERCCFG::PCIE_RP_PIO_IMPSPEC_LOG)

Read-write. Reset: Fixed,0000_0000h.

RP PIO ImpSpec Log register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3B0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3B0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3B0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3B0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003B0; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003B0; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003B0; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003B0; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003B0; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003B0; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003B0; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003B0; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003B0; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003B0; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:0 **TLP_HDR.** Read-write. Reset: Fixed,0000_0000h. RP PIO ImpSpec log captures implementation-specific information (if any) associated with a detected RP PIO error.**BXXD0[1F1...2F1]x3B4 (PCIERCCFG::PCIE_RP_PIO_PREFIX_LOG0)**

Read-only.

RP PIO TLP Prefix Log register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3B4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3B4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3B4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3B4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003B4; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003B4; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003B4; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003B4; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003B4; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003B4; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003B4; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003B4; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003B4; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003B4; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:0 **TLP_PREFIX.** Read-only. First RP PIO TLP Prefix Log (if supported) captures the first End-End TLP Prefix (if present) for the TLP corresponding to the detected RP PIO error. This field is sticky.

BXXD0[1F1...2F1]x3B8 (PCIERCCFG::PCIE_RP_PIO_PREFIX_LOG1)

Read-write. Reset: Fixed,0000_0000h.

RP PIO TLP Prefix Log register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3B8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3B8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3B8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3B8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003B8; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003B8; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003B8; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003B8; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003B8; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003B8; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003B8; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003B8; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003B8; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003B8; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description

31:0	TLP_PREFIX. Read-write. Reset: Fixed,0000_0000h. Second RP PIO TLP Prefix Log (if supported) captures the second End-End TLP Prefix (if present) for the TLP corresponding to the detected RP PIO error.
------	---

BXXD0[1F1...2F1]x3BC (PCIERCCFG::PCIE_RP_PIO_PREFIX_LOG2)

Read-write. Reset: Fixed,0000_0000h.

RP PIO TLP Prefix Log register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3BC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3BC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3BC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3BC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003BC; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003BC; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003BC; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003BC; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003BC; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003BC; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003BC; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003BC; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003BC; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003BC; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description

31:0	TLP_PREFIX. Read-write. Reset: Fixed,0000_0000h. Third RP PIO TLP Prefix Log (if supported) captures the third End-End TLP Prefix (if present) for the TLP corresponding to the detected RP PIO error.
------	---

BXXD0[1F1...2F1]x3C0 (PCIERCCFG::PCIE_RP_PIO_PREFIX_LOG3)

Read-write. Reset: Fixed,0000_0000h.

RP PIO TLP Prefix Log register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3C0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3C0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3C0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3C0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003C0; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003C0; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003C0; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003C0; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003C0; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003C0; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003C0; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003C0; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003C0; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003C0; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:0	TLP_PREFIX. Read-write. Reset: Fixed,0000_0000h. Fourth RP PIO TLP Prefix Log (if supported) captures the fourth End-End TLP Prefix (if present) for the TLP corresponding to the detected RP PIO error.

BXXD0[1F1...2F1]x3C4 (PCIERCCFG::PCIE_ESM_CAP_LIST)

Read-only.

Designated Vendor-Specific Extended Capability header.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3C4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3C4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3C4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3C4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003C4; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003C4; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003C4; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003C4; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003C4; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003C4; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003C4; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003C4; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003C4; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003C4; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 400h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0023h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x3C8 (PCIERCCFG::PCIE_ESM_HEADER_1)

Read-only. Reset: Fixed, 02C1_1022h.

Designated Vendor-Specific Header 1 register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3C8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3C8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3C8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3C8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003C8; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003C8; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003C8; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003C8; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003C8; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003C8; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003C8; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003C8; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003C8; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003C8; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:20 **ESM_CAP_LEN**. Read-only. Reset: Fixed, 02Ch. Number of bytes in the entire DVSEC structure.19:16 **ESM_CAP_REV**. Read-only. Reset: Fixed, 1h. Vendor-defined revision number.15:0 **ESM_VENDOR_ID**. Read-only. Reset: Fixed, 1022h. Vendor-defined ID number. This value is AMD.**BXXD0[1F1...2F1]x3CC (PCIERCCFG::PCIE_ESM_HEADER_2)**

Read-only. Reset: Fixed, 0001h.

Designated Vendor-Specific Header 2 register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3CC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3CC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3CC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3CC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003CC; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003CC; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003CC; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003CC; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003CC; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003CC; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003CC; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003CC; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003CC; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003CC; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description15:0 **CAP_ID**. Read-only. Reset: Fixed, 0001h. Vendor-defined ID number that indicates the nature and format of the DVSEC structure. This value is ESM capability structure.

BXXD0[1F1...2F1]x3CE (PCIERCCFG::PCIE_ESM_STATUS)

ESM Status register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3CE; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3CE; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3CE; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3CE; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003CE; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003CE; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003CE; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003CE; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003CE; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003CE; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003CE; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003CE; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003CE; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003CE; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

15:12 Reserved.

11:9 **MIN_TIME_IN_EI_SCALE**. Read-write. Reset: Fixed,2h. Indicates the scale used for the Min Time in EI Value.**ValidValues:**

Value	Description
0h	Value times 1 ns
1h	Value times 32 ns
2h	Value times 1,024 ns
3h	Value times 32,768 ns
4h	Value times 1,048,576 ns
5h	Value times 33,554,432 ns
7h-6h	Reserved.

8:0 **MIN_TIME_IN_EI_VAL**. Read-only. Reset: 000h. In combination with the Min Time in EI Scale value, indicates the minimum time the Port's receivers need to see Electrical Idle during receiver calibration.

BXXD0[1F1...2F1]x3D0 (PCIERCCFG::PCIE_ESM_CTRL)

Read-write. Reset: 0000h.

ESM Control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3D0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3D0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3D0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3D0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003D0; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003D0; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003D0; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003D0; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003D0; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003D0; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003D0; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003D0; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003D0; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003D0; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15	ESM_ENABLED. Read-write. Reset: 0. 0=Normal Mode. 1=ESM Mode. Writes of 1 triggers the sequence that configures the Port to run in ESM mode. Writes of 0 have no effect, except when the bit is already set, in which case the resulting behavior is undefined.
14:8	ESM_GEN_4_DATA_RATE. Read-write. Reset: 00h. When ESM Enable bit is set, controls the data rate of the Link when speed changes negotiate to the Gen 4 data rate. The data rate equals (128 + the value in this field) x 100x10e6.
7	Reserved.
6:0	ESM_GEN_3_DATA_RATE. Read-write. Reset: 00h. When ESM Enable bit is set, controls the data rate of the Link when speed changes negotiate to the Gen 3 data rate. The data rate equals (64 + the value in this field) x 100x10e6.

BXXD0[1F1...2F1]x3D4 (PCIERCCFG::PCIE_ESM_CAP_1)

ESM Capabilities 1 register.

```

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3D4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3D4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3D4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3D4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003D4; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003D4; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003D4; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003D4; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003D4; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003D4; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003D4; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003D4; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003D4; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003D4; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

```

Bits	Description
31:30	Reserved.
29	ESM_10P9G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 10.9 GT/s .
28	ESM_10P8G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 10.8 GT/s .
27	ESM_10P7G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 10.7 GT/s .
26	ESM_10P6G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 10.6 GT/s .
25	ESM_10P5G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 10.5 GT/s .
24	ESM_10P4G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 10.4 GT/s .
23	ESM_10P3G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 10.3 GT/s .
22	ESM_10P2G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 10.2 GT/s .
21	ESM_10P1G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 10.1 GT/s .
20	ESM_10P0G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 10.0 GT/s .
19	ESM_9P9G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 9.9 GT/s .
18	ESM_9P8G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 9.8 GT/s .
17	ESM_9P7G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 9.7 GT/s .
16	ESM_9P6G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 9.6 GT/s .
15	ESM_9P5G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 9.5 GT/s .
14	ESM_9P4G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 9.4 GT/s .
13	ESM_9P3G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 9.3 GT/s .
12	ESM_9P2G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 9.2 GT/s .
11	ESM_9P1G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 9.1 GT/s .
10	ESM_9P0G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 9.0 GT/s .
9	ESM_8P9G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 8.9 GT/s .
8	ESM_8P8G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 8.8 GT/s .
7	ESM_8P7G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 8.7 GT/s .
6	ESM_8P6G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 8.6 GT/s .

5	ESM_8P5G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 8.5 GT/s .
4	ESM_8P4G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 8.4 GT/s .
3	ESM_8P3G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 8.3 GT/s .
2	ESM_8P2G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 8.2 GT/s .
1	ESM_8P1G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 8.1 GT/s .
0	ESM_8P0G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 8.0 GT/s .

BXXD0[1F1...2F1]x3D8 (PCIERCCFG::PCIE_ESM_CAP_2)

ESM Capabilities 2 register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3D8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3D8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3D8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3D8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003D8; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003D8; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003D8; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003D8; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003D8; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003D8; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003D8; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003D8; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003D8; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003D8; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:30	Reserved.
29	ESM_13P9G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 13.9 GT/s .
28	ESM_13P8G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 13.8 GT/s .
27	ESM_13P7G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 13.7 GT/s .
26	ESM_13P6G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 13.6 GT/s .
25	ESM_13P5G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 13.5 GT/s .
24	ESM_13P4G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 13.4 GT/s .
23	ESM_13P3G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 13.3 GT/s .
22	ESM_13P2G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 13.2 GT/s .
21	ESM_13P1G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 13.1 GT/s .
20	ESM_13P0G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 13.0 GT/s .
19	ESM_12P9G. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 12.9 GT/s .
18	ESM_12P8G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 12.8 GT/s .
17	ESM_12P7G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 12.7 GT/s .
16	ESM_12P6G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 12.6 GT/s .
15	ESM_12P5G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 12.5 GT/s .
14	ESM_12P4G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 12.4 GT/s .
13	ESM_12P3G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 12.3 GT/s .
12	ESM_12P2G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 12.2 GT/s .
11	ESM_12P1G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 12.1 GT/s .
10	ESM_12P0G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 12.0 GT/s .
9	ESM_11P9G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 11.9 GT/s .
8	ESM_11P8G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 11.8 GT/s .
7	ESM_11P7G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 11.7 GT/s .
6	ESM_11P6G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 11.6 GT/s .

5	ESM_11P5G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 11.5 GT/s .
4	ESM_11P4G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 11.4 GT/s .
3	ESM_11P3G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 11.3 GT/s .
2	ESM_11P2G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 11.2 GT/s .
1	ESM_11P1G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 11.1 GT/s .
0	ESM_11P0G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 11.0 GT/s .

BXXD0[1F1...2F1]x3DC (PCIERCCFG::PCIE_ESM_CAP_3)

Read-only. Reset: Fixed, 0000_0000h.

ESM Capabilities 3 register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3DC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3DC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3DC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3DC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003DC; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003DC; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003DC; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003DC; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003DC; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003DC; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003DC; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003DC; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003DC; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003DC; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:20	Reserved.
19	ESM_15P9G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 15.9 GT/s .
18	ESM_15P8G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 15.8 GT/s .
17	ESM_15P7G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 15.7 GT/s .
16	ESM_15P6G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 15.6 GT/s .
15	ESM_15P5G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 15.5 GT/s .
14	ESM_15P4G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 15.4 GT/s .
13	ESM_15P3G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 15.3 GT/s .
12	ESM_15P2G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 15.2 GT/s .
11	ESM_15P1G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 15.1 GT/s .
10	ESM_15P0G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 15.0 GT/s .
9	ESM_14P9G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 14.9 GT/s .
8	ESM_14P8G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 14.8 GT/s .
7	ESM_14P7G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 14.7 GT/s .
6	ESM_14P6G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 14.6 GT/s .
5	ESM_14P5G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 14.5 GT/s .
4	ESM_14P4G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 14.4 GT/s .
3	ESM_14P3G. Read-only. Reset: Fixed, 0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 14.3 GT/s .

2	ESM_14P2G . Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 14.2 GT/s .
1	ESM_14P1G . Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 14.1 GT/s .
0	ESM_14P0G . Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 14.0 GT/s .

BXXD0[1F1...2F1]x3E0 (PCIERCCFG::PCIE_ESM_CAP_4)

Read-only.

ESM Capabilities 4 register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3E0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3E0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3E0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3E0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003E0; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003E0; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003E0; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003E0; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003E0; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003E0; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003E0; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003E0; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003E0; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003E0; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:30 Reserved.

29 **ESM_18P9G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 18.9 [GT/s](#).28 **ESM_18P8G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 18.8 [GT/s](#).27 **ESM_18P7G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 18.7 [GT/s](#).26 **ESM_18P6G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 18.6 [GT/s](#).25 **ESM_18P5G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 18.5 [GT/s](#).24 **ESM_18P4G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 18.4 [GT/s](#).23 **ESM_18P3G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 18.3 [GT/s](#).22 **ESM_18P2G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 18.2 [GT/s](#).21 **ESM_18P1G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 18.1 [GT/s](#).20 **ESM_18P0G.** Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 18.0 [GT/s](#).19 **ESM_17P9G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 17.9 [GT/s](#).18 **ESM_17P8G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 17.8 [GT/s](#).17 **ESM_17P7G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 17.7 [GT/s](#).16 **ESM_17P6G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 17.6 [GT/s](#).15 **ESM_17P5G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 17.5 [GT/s](#).14 **ESM_17P4G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 17.4 [GT/s](#).13 **ESM_17P3G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 17.3 [GT/s](#).

12	ESM_17P2G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 17.2 GT/s .
11	ESM_17P1G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 17.1 GT/s .
10	ESM_17P0G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 17.0 GT/s .
9	ESM_16P9G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 16.9 GT/s .
8	ESM_16P8G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 16.8 GT/s .
7	ESM_16P7G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 16.7 GT/s .
6	ESM_16P6G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 16.6 GT/s .
5	ESM_16P5G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 16.5 GT/s .
4	ESM_16P4G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 16.4 GT/s .
3	ESM_16P3G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 16.3 GT/s .
2	ESM_16P2G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 16.2 GT/s .
1	ESM_16P1G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 16.1 GT/s .
0	ESM_16P0G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 16.0 GT/s .

BXXD0[1F1...2F1]x3E4 (PCIERCCFG::PCIE_ESM_CAP_5)

Read-only.

ESM Capabilities 5 register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3E4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3E4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3E4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3E4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003E4; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003E4; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003E4; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003E4; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003E4; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003E4; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003E4; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003E4; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003E4; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003E4; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:30	Reserved.
29	ESM_21P9G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 21.9 GT/s .
28	ESM_21P8G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 21.8 GT/s .
27	ESM_21P7G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 21.7 GT/s .
26	ESM_21P6G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 21.6 GT/s .
25	ESM_21P5G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 21.5 GT/s .
24	ESM_21P4G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 21.4 GT/s .
23	ESM_21P3G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 21.3 GT/s .
22	ESM_21P2G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 21.2 GT/s .
21	ESM_21P1G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 21.1 GT/s .
20	ESM_21P0G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 21.0 GT/s .
19	ESM_20P9G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 20.9 GT/s .
18	ESM_20P8G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 20.8 GT/s .
17	ESM_20P7G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 20.7 GT/s .
16	ESM_20P6G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 20.6 GT/s .
15	ESM_20P5G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 20.5 GT/s .
14	ESM_20P4G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 20.4 GT/s .
13	ESM_20P3G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 20.3 GT/s .

12	ESM_20P2G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 20.2 GT/s .
11	ESM_20P1G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 20.1 GT/s .
10	ESM_20P0G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 20.0 GT/s .
9	ESM_19P9G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 19.9 GT/s .
8	ESM_19P8G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 19.8 GT/s .
7	ESM_19P7G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 19.7 GT/s .
6	ESM_19P6G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 19.6 GT/s .
5	ESM_19P5G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 19.5 GT/s .
4	ESM_19P4G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 19.4 GT/s .
3	ESM_19P3G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 19.3 GT/s .
2	ESM_19P2G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 19.2 GT/s .
1	ESM_19P1G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 19.1 GT/s .
0	ESM_19P0G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 19.0 GT/s .

BXXD0[1F1...2F1]x3E8 (PCIERCCFG::PCIE_ESM_CAP_6)

Read-only.

ESM Capabilities 6 register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3E8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3E8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3E8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3E8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003E8; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003E8; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003E8; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003E8; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003E8; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003E8; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003E8; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003E8; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003E8; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003E8; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:30 Reserved.

29 **ESM_24P9G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 24.9 [GT/s](#).28 **ESM_24P8G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 24.8 [GT/s](#).27 **ESM_24P7G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 24.7 [GT/s](#).26 **ESM_24P6G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 24.6 [GT/s](#).25 **ESM_24P5G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 24.5 [GT/s](#).24 **ESM_24P4G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 24.4 [GT/s](#).23 **ESM_24P3G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 24.3 [GT/s](#).22 **ESM_24P2G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 24.2 [GT/s](#).21 **ESM_24P1G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 24.1 [GT/s](#).20 **ESM_24P0G.** Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 24.0 [GT/s](#).19 **ESM_23P9G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 23.9 [GT/s](#).18 **ESM_23P8G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 23.8 [GT/s](#).17 **ESM_23P7G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 23.7 [GT/s](#).16 **ESM_23P6G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 23.6 [GT/s](#).15 **ESM_23P5G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 23.5 [GT/s](#).14 **ESM_23P4G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 23.4 [GT/s](#).13 **ESM_23P3G.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 23.3 [GT/s](#).

12	ESM_23P2G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 23.2 GT/s .
11	ESM_23P1G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 23.1 GT/s .
10	ESM_23P0G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 23.0 GT/s .
9	ESM_22P9G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 22.9 GT/s .
8	ESM_22P8G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 22.8 GT/s .
7	ESM_22P7G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 22.7 GT/s .
6	ESM_22P6G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 22.6 GT/s .
5	ESM_22P5G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 22.5 GT/s .
4	ESM_22P4G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 22.4 GT/s .
3	ESM_22P3G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 22.3 GT/s .
2	ESM_22P2G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 22.2 GT/s .
1	ESM_22P1G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 22.1 GT/s .
0	ESM_22P0G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 22.0 GT/s .

BXXD0[1F1...2F1]x3EC (PCIERCCFG::PCIE_ESM_CAP_7)

Read-only.

ESM Capabilities 7 register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x3EC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x3EC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x3EC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x3EC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000003EC; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000003EC; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000003EC; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000003EC; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000003EC; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000003EC; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000003EC; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000003EC; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000003EC; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000003EC; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31	Reserved.
30	ESM_28P0G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 28.0 GT/s .
29	ESM_27P9G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 27.9 GT/s .
28	ESM_27P8G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 27.8 GT/s .
27	ESM_27P7G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 27.7 GT/s .
26	ESM_27P6G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 27.6 GT/s .
25	ESM_27P5G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 27.5 GT/s .
24	ESM_27P4G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 27.4 GT/s .
23	ESM_27P3G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 27.3 GT/s .
22	ESM_27P2G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 27.2 GT/s .
21	ESM_27P1G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 27.1 GT/s .
20	ESM_27P0G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 27.0 GT/s .
19	ESM_26P9G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 26.9 GT/s .
18	ESM_26P8G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 26.8 GT/s .
17	ESM_26P7G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 26.7 GT/s .
16	ESM_26P6G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 26.6 GT/s .
15	ESM_26P5G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 26.5 GT/s .
14	ESM_26P4G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 26.4 GT/s .

13	ESM_26P3G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 26.3 GT/s .
12	ESM_26P2G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 26.2 GT/s .
11	ESM_26P1G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 26.1 GT/s .
10	ESM_26P0G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 26.0 GT/s .
9	ESM_25P9G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 25.9 GT/s .
8	ESM_25P8G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 25.8 GT/s .
7	ESM_25P7G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 25.7 GT/s .
6	ESM_25P6G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 25.6 GT/s .
5	ESM_25P5G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 25.5 GT/s .
4	ESM_25P4G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 25.4 GT/s .
3	ESM_25P3G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 25.3 GT/s .
2	ESM_25P2G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 25.2 GT/s .
1	ESM_25P1G. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 25.1 GT/s .
0	ESM_25P0G. Read-only. 0=Not Supported. 1=Supported. Indicates if the Port supports ESM Mode at 25.0 GT/s .

BXXD0[1F1...2F1]x400 (PCIERCCFG::PCIE_DLF_ENH_CAP_LIST)

Read-only.

Data Link Feature Extended Capability header.

[_func\[6:0\]_instPCIE0_nbio0_aliasHOST; BXXD01F\[7:1\]x400; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN\[NB_BUS_NUM\]](#)[_func\[6:0\]_instPCIE0_nbio1_aliasHOST; BXXD01F\[7:1\]x400; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN\[NB_BUS_NUM\]](#)[_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x400; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN\[NB_BUS_NUM\]](#)[_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x400; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN\[NB_BUS_NUM\]](#)[_func\[8:0\]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P\[8:0\]CFGx00000400; NBIO0PCIECORE0P\[8:0\]CFG=1A30_\[8:0\]000h](#)[_func\[8:0\]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P\[8:0\]CFGx00000400; NBIO0PCIECORE1P\[8:0\]CFG=1A70_\[8:0\]000h](#)[_func\[8:0\]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P\[8:0\]CFGx00000400; NBIO0PCIECORE2P\[8:0\]CFG=1A80_\[8:0\]000h](#)[_func\[8:0\]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P\[8:0\]CFGx00000400; NBIO0PCIECORE3P\[8:0\]CFG=1A40_\[8:0\]000h](#)[_func\[3:0\]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P\[3:0\]CFGx00000400; NBIO0PCIECORE4P\[3:0\]CFG=1AB0_\[3:0\]000h](#)[_func\[8:0\]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P\[8:0\]CFGx00000400; NBIO1PCIECORE0P\[8:0\]CFG=1A50_\[8:0\]000h](#)[_func\[8:0\]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P\[8:0\]CFGx00000400; NBIO1PCIECORE1P\[8:0\]CFG=1A90_\[8:0\]000h](#)[_func\[8:0\]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P\[8:0\]CFGx00000400; NBIO1PCIECORE2P\[8:0\]CFG=1AA0_\[8:0\]000h](#)[_func\[8:0\]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P\[8:0\]CFGx00000400; NBIO1PCIECORE3P\[8:0\]CFG=1A60_\[8:0\]000h](#)[_func\[3:0\]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P\[3:0\]CFGx00000400; NBIO1PCIECORE4P\[3:0\]CFG=1AD0_\[3:0\]000h](#)

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 410h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0025h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x404 (PCIERCCFG::DATA_LINK_FEATURE_CAP)

Read-write.

Data Link Feature Capabilities register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x404; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x404; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x404; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x404; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000404; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000404; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000404; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000404; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000404; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000404; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000404; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000404; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000404; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000404; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31	DLF_EXCHANGE_ENABLE. Read-write. Reset: 1. 0=Bypass DL_Feature negotiation. 1=Perform DL_Feature negotiation. Indicates if the Port will perform the Data Link Feature Exchange during Data Link Layer activation.
30:23	Reserved.
22:1	LOCAL_DLF_SUPPORTED_22_1. Read-write. Reset: Fixed,00_0000h. Indicates which Data Link Features the Port supports. This bit is the upper part of a field that is a bit vector that covers all supported features. If Data Link Feature Exchange Enable bit is set, the entire bit vector's value is sent in the Port's transmitted Data Link Feature DLLP.
0	LOCAL_DLF_SCALED_FLOW_CONTROL_SUPPORTED. Read-write. Reset: 1. Indicates which Data Link Features the Port supports. This bit is the lower part of a field that is a bit vector that covers all supported features: Bit 0 is Scaled Flow Control Supported. If Data Link Feature Exchange Enable bit is set, the entire bit vector's value is sent in the Port's transmitted Data Link Feature DLLP.

BXXD0[1F1...2F1]x408 (PCIERCCFG::DATA_LINK_FEATURE_STATUS)

Read-only. Reset: 0000_0000h.

Data Link Feature Status register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x408; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x408; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x408; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x408; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000408; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000408; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000408; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000408; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000408; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000408; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000408; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000408; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000408; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000408; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31	REMOTE_DLF_SUPPORTED_VALID. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port received a Data Link Feature DLLP during DL_Feature negotiation, containing meaningful Remote Data Link Feature Supported and Remote Data Link Feature Ack fields. The bit is cleared when the Data Link Layer enters the DL_Inactive state.
30:23	Reserved.
22:0	REMOTE_DLF_SUPPORTED. Read-only. Reset: 00_0000h. Captures which Data Link Features the Remote Port supports. This field is a bit vector that covers all supported features: Bit 0 is Scaled Flow Control Supported. If Data Link Feature Exchange Enable bit is set, this field's value is from the Port's received Data Link Feature DLLP.

BXXD0[1F1...2F1]x410 (PCIERCCFG::PCIE_PHY_16GT_ENH_CAP_LIST)

Read-only.

Physical Layer 16.0 [GT/s](#) Extended Capability header.`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x410; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x410; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x410; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x410; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000410; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000410; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000410; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000410; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000410; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000410; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000410; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000410; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000410; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000410; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 440h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0026h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x414 (PCIERCCFG::LINK_CAP_16GT)

Read-only. Reset: Fixed,0000_0000h.

The 16.0 [GT/s](#) Capabilities register identifies Physical Layer 16.0 GT/s specific capabilities.[_func\[6:0\]_instPCIE0_nbio0_aliasHOST](#); BXXD01F[7:1]x414; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM][_func\[6:0\]_instPCIE0_nbio1_aliasHOST](#); BXXD01F[7:1]x414; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM][_func7_instPCIE3_nbio0_aliasHOST](#); BXXD02F1x414; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM][_func7_instPCIE3_nbio1_aliasHOST](#); BXXD02F1x414; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM][_func\[8:0\]_instPCIE0_nbio0_aliasSMN](#); NBIO0PCIECORE0P[8:0]CFGx00000414; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h[_func\[8:0\]_instPCIE1_nbio0_aliasSMN](#); NBIO0PCIECORE1P[8:0]CFGx00000414; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h[_func\[8:0\]_instPCIE2_nbio0_aliasSMN](#); NBIO0PCIECORE2P[8:0]CFGx00000414; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h[_func\[8:0\]_instPCIE3_nbio0_aliasSMN](#); NBIO0PCIECORE3P[8:0]CFGx00000414; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h[_func\[3:0\]_instPCIE4_nbio0_aliasSMN](#); NBIO0PCIECORE4P[3:0]CFGx00000414; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h[_func\[8:0\]_instPCIE0_nbio1_aliasSMN](#); NBIO1PCIECORE0P[8:0]CFGx00000414; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h[_func\[8:0\]_instPCIE1_nbio1_aliasSMN](#); NBIO1PCIECORE1P[8:0]CFGx00000414; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h[_func\[8:0\]_instPCIE2_nbio1_aliasSMN](#); NBIO1PCIECORE2P[8:0]CFGx00000414; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h[_func\[8:0\]_instPCIE3_nbio1_aliasSMN](#); NBIO1PCIECORE3P[8:0]CFGx00000414; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h[_func\[3:0\]_instPCIE4_nbio1_aliasSMN](#); NBIO1PCIECORE4P[3:0]CFGx00000414; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

31:0 Reserved.

BXXD0[1F1...2F1]x418 (PCIERCCFG::LINK_CNTL_16GT)

Read-only. Reset: Fixed,0000_0000h.

The 16.0 [GT/s](#) Control register controls Physical Layer 16.0 GT/s specific parameters.[_func\[6:0\]_instPCIE0_nbio0_aliasHOST](#); BXXD01F[7:1]x418; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM][_func\[6:0\]_instPCIE0_nbio1_aliasHOST](#); BXXD01F[7:1]x418; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM][_func7_instPCIE3_nbio0_aliasHOST](#); BXXD02F1x418; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM][_func7_instPCIE3_nbio1_aliasHOST](#); BXXD02F1x418; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM][_func\[8:0\]_instPCIE0_nbio0_aliasSMN](#); NBIO0PCIECORE0P[8:0]CFGx00000418; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h[_func\[8:0\]_instPCIE1_nbio0_aliasSMN](#); NBIO0PCIECORE1P[8:0]CFGx00000418; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h[_func\[8:0\]_instPCIE2_nbio0_aliasSMN](#); NBIO0PCIECORE2P[8:0]CFGx00000418; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h[_func\[8:0\]_instPCIE3_nbio0_aliasSMN](#); NBIO0PCIECORE3P[8:0]CFGx00000418; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h[_func\[3:0\]_instPCIE4_nbio0_aliasSMN](#); NBIO0PCIECORE4P[3:0]CFGx00000418; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h[_func\[8:0\]_instPCIE0_nbio1_aliasSMN](#); NBIO1PCIECORE0P[8:0]CFGx00000418; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h[_func\[8:0\]_instPCIE1_nbio1_aliasSMN](#); NBIO1PCIECORE1P[8:0]CFGx00000418; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h[_func\[8:0\]_instPCIE2_nbio1_aliasSMN](#); NBIO1PCIECORE2P[8:0]CFGx00000418; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h[_func\[8:0\]_instPCIE3_nbio1_aliasSMN](#); NBIO1PCIECORE3P[8:0]CFGx00000418; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h[_func\[3:0\]_instPCIE4_nbio1_aliasSMN](#); NBIO1PCIECORE4P[3:0]CFGx00000418; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

31:0 Reserved.

BXXD0[1F1...2F1]x41C (PCIERCCFG::LINK_STATUS_16GT)

The 16.0 [GT/s](#) Status register provides information about Physical Layer 16.0 GT/s specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x41C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x41C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x41C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x41C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000041C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
 _func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000041C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
 _func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000041C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
 _func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000041C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
 _func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000041C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
 _func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000041C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
 _func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000041C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
 _func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000041C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
 _func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000041C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
 _func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000041C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:5	Reserved.
4	LINK_EQUALIZATION_REQUEST_16GT . Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 16.0 GT/s link equalization to be performed. This bit is sticky.
3	EQUALIZATION_PHASE3_SUCCESS_16GT . Read-only. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 16.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
2	EQUALIZATION_PHASE2_SUCCESS_16GT . Read-only. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 16.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
1	EQUALIZATION_PHASE1_SUCCESS_16GT . Read-only. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 16.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
0	EQUALIZATION_COMPLETE_16GT . Read-only. 0=Not Detected. 1=Detected. Indicates if the 16.0 GT/s Transmitter Equalization procedure has completed. This bit is sticky.

BXXD0[1F1...2F1]x420 (PCIERCCFG::LOCAL_PARITY_MISMATCH_STATUS_16GT)

Read,Write-1-to-clear. Reset: 0000_0000h.

16.0 [GT/s](#) Local Data Parity Mismatch Status register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x420; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x420; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x420; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
 _func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x420; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
 _func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000420; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
 _func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000420; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
 _func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000420; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
 _func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000420; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
 _func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000420; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
 _func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000420; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
 _func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000420; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
 _func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000420; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
 _func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000420; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
 _func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000420; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:16	Reserved.
15:0	LOCAL_PARITY_MISMATCH_STATUS_BITS . Read,Write-1-to-clear. Reset: 0000h. Indicates if the corresponding lane detected a data parity mismatch from the local receiver. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD0[1F1...2F1]x424 (PCIERCCFG::RTM1_PARITY_MISMATCH_STATUS_16GT)

Read,Write-1-to-clear. Reset: 0000_0000h.

16.0 [GT/s](#) First Retimer Data Parity Mismatch Status register.[_func\[6:0\]_instPCIE0_nbio0_aliasHOST; BXXD01F\[7:1\]x424; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN\[NB_BUS_NUM\]](#)[_func\[6:0\]_instPCIE0_nbio1_aliasHOST; BXXD01F\[7:1\]x424; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN\[NB_BUS_NUM\]](#)[_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x424; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN\[NB_BUS_NUM\]](#)[_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x424; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN\[NB_BUS_NUM\]](#)[_func\[8:0\]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P\[8:0\]CFGx00000424; NBIO0PCIECORE0P\[8:0\]CFG=1A30_\[8:0\]000h](#)[_func\[8:0\]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P\[8:0\]CFGx00000424; NBIO0PCIECORE1P\[8:0\]CFG=1A70_\[8:0\]000h](#)[_func\[8:0\]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P\[8:0\]CFGx00000424; NBIO0PCIECORE2P\[8:0\]CFG=1A80_\[8:0\]000h](#)[_func\[8:0\]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P\[8:0\]CFGx00000424; NBIO0PCIECORE3P\[8:0\]CFG=1A40_\[8:0\]000h](#)[_func\[3:0\]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P\[3:0\]CFGx00000424; NBIO0PCIECORE4P\[3:0\]CFG=1AB0_\[3:0\]000h](#)[_func\[8:0\]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P\[8:0\]CFGx00000424; NBIO1PCIECORE0P\[8:0\]CFG=1A50_\[8:0\]000h](#)[_func\[8:0\]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P\[8:0\]CFGx00000424; NBIO1PCIECORE1P\[8:0\]CFG=1A90_\[8:0\]000h](#)[_func\[8:0\]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P\[8:0\]CFGx00000424; NBIO1PCIECORE2P\[8:0\]CFG=1AA0_\[8:0\]000h](#)[_func\[8:0\]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P\[8:0\]CFGx00000424; NBIO1PCIECORE3P\[8:0\]CFG=1A60_\[8:0\]000h](#)[_func\[3:0\]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P\[3:0\]CFGx00000424; NBIO1PCIECORE4P\[3:0\]CFG=1AD0_\[3:0\]000h](#)**Bits Description**

31:16 Reserved.

15:0 **RTM1_PARITY_MISMATCH_STATUS_BITS**. Read,Write-1-to-clear. Reset: 0000h. Indicates if the corresponding lane detected a data parity mismatch from the first Retimer (if present) on the path. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD0[1F1...2F1]x428 (PCIERCCFG::RTM2_PARITY_MISMATCH_STATUS_16GT)

Read,Write-1-to-clear. Reset: 0000_0000h.

16.0 [GT/s](#) Second Retimer Data Parity Mismatch Status register.[_func\[6:0\]_instPCIE0_nbio0_aliasHOST; BXXD01F\[7:1\]x428; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN\[NB_BUS_NUM\]](#)[_func\[6:0\]_instPCIE0_nbio1_aliasHOST; BXXD01F\[7:1\]x428; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN\[NB_BUS_NUM\]](#)[_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x428; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN\[NB_BUS_NUM\]](#)[_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x428; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN\[NB_BUS_NUM\]](#)[_func\[8:0\]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P\[8:0\]CFGx00000428; NBIO0PCIECORE0P\[8:0\]CFG=1A30_\[8:0\]000h](#)[_func\[8:0\]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P\[8:0\]CFGx00000428; NBIO0PCIECORE1P\[8:0\]CFG=1A70_\[8:0\]000h](#)[_func\[8:0\]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P\[8:0\]CFGx00000428; NBIO0PCIECORE2P\[8:0\]CFG=1A80_\[8:0\]000h](#)[_func\[8:0\]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P\[8:0\]CFGx00000428; NBIO0PCIECORE3P\[8:0\]CFG=1A40_\[8:0\]000h](#)[_func\[3:0\]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P\[3:0\]CFGx00000428; NBIO0PCIECORE4P\[3:0\]CFG=1AB0_\[3:0\]000h](#)[_func\[8:0\]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P\[8:0\]CFGx00000428; NBIO1PCIECORE0P\[8:0\]CFG=1A50_\[8:0\]000h](#)[_func\[8:0\]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P\[8:0\]CFGx00000428; NBIO1PCIECORE1P\[8:0\]CFG=1A90_\[8:0\]000h](#)[_func\[8:0\]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P\[8:0\]CFGx00000428; NBIO1PCIECORE2P\[8:0\]CFG=1AA0_\[8:0\]000h](#)[_func\[8:0\]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P\[8:0\]CFGx00000428; NBIO1PCIECORE3P\[8:0\]CFG=1A60_\[8:0\]000h](#)[_func\[3:0\]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P\[3:0\]CFGx00000428; NBIO1PCIECORE4P\[3:0\]CFG=1AD0_\[3:0\]000h](#)**Bits Description**

31:16 Reserved.

15:0 **RTM2_PARITY_MISMATCH_STATUS_BITS**. Read,Write-1-to-clear. Reset: 0000h. Indicates if the corresponding lane detected a data parity mismatch from the second Retimer (if present) on the path. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD01F1x430...BXXD02F1x43F (PCIERCCFG::LANE_EQUALIZATION_CNTL_16GT)

Read-write. Reset: Ffh.

16.0 GT/s Lane n Equalization Control register.

func0_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F1x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func0_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F1x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func1_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F2x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func1_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F2x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func2_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F3x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func2_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F3x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func3_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F4x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func3_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F4x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func4_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F5x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func4_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F5x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func5_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F6x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func5_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F6x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func6_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F7x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func6_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F7x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func7_instPCIE3_n[15:0]_nbio0_aliasHOST; BXXD02F1x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func7_instPCIE3_n[15:0]_nbio1_aliasHOST; BXXD02F1x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func0_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P0CFGx0000_043[F:0]; NBIO0PCIECORE0P0CFG=1A30_0000h
func1_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P1CFGx0000_043[F:0]; NBIO0PCIECORE0P1CFG=1A30_1000h
func2_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P2CFGx0000_043[F:0]; NBIO0PCIECORE0P2CFG=1A30_2000h
func3_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P3CFGx0000_043[F:0]; NBIO0PCIECORE0P3CFG=1A30_3000h
func4_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P4CFGx0000_043[F:0]; NBIO0PCIECORE0P4CFG=1A30_4000h
func5_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P5CFGx0000_043[F:0]; NBIO0PCIECORE0P5CFG=1A30_5000h
func6_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P6CFGx0000_043[F:0]; NBIO0PCIECORE0P6CFG=1A30_6000h
func7_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P7CFGx0000_043[F:0]; NBIO0PCIECORE0P7CFG=1A30_7000h
func8_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P8CFGx0000_043[F:0]; NBIO0PCIECORE0P8CFG=1A30_8000h
func0_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P0CFGx0000_043[F:0]; NBIO0PCIECORE1P0CFG=1A70_0000h
func1_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P1CFGx0000_043[F:0]; NBIO0PCIECORE1P1CFG=1A70_1000h
func2_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P2CFGx0000_043[F:0]; NBIO0PCIECORE1P2CFG=1A70_2000h
func3_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P3CFGx0000_043[F:0]; NBIO0PCIECORE1P3CFG=1A70_3000h
func4_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P4CFGx0000_043[F:0]; NBIO0PCIECORE1P4CFG=1A70_4000h
func5_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P5CFGx0000_043[F:0]; NBIO0PCIECORE1P5CFG=1A70_5000h
func6_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P6CFGx0000_043[F:0]; NBIO0PCIECORE1P6CFG=1A70_6000h
func7_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P7CFGx0000_043[F:0]; NBIO0PCIECORE1P7CFG=1A70_7000h
func8_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P8CFGx0000_043[F:0]; NBIO0PCIECORE1P8CFG=1A70_8000h
func0_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P0CFGx0000_043[F:0]; NBIO0PCIECORE2P0CFG=1A80_0000h
func1_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P1CFGx0000_043[F:0]; NBIO0PCIECORE2P1CFG=1A80_1000h
func2_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P2CFGx0000_043[F:0]; NBIO0PCIECORE2P2CFG=1A80_2000h
func3_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P3CFGx0000_043[F:0]; NBIO0PCIECORE2P3CFG=1A80_3000h
func4_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P4CFGx0000_043[F:0]; NBIO0PCIECORE2P4CFG=1A80_4000h
func5_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P5CFGx0000_043[F:0]; NBIO0PCIECORE2P5CFG=1A80_5000h
func6_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P6CFGx0000_043[F:0]; NBIO0PCIECORE2P6CFG=1A80_6000h
func7_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P7CFGx0000_043[F:0]; NBIO0PCIECORE2P7CFG=1A80_7000h
func8_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P8CFGx0000_043[F:0]; NBIO0PCIECORE2P8CFG=1A80_8000h
func0_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P0CFGx0000_043[F:0]; NBIO0PCIECORE3P0CFG=1A40_0000h
func1_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P1CFGx0000_043[F:0]; NBIO0PCIECORE3P1CFG=1A40_1000h
func2_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P2CFGx0000_043[F:0]; NBIO0PCIECORE3P2CFG=1A40_2000h
func3_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P3CFGx0000_043[F:0]; NBIO0PCIECORE3P3CFG=1A40_3000h
func4_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P4CFGx0000_043[F:0]; NBIO0PCIECORE3P4CFG=1A40_4000h
func5_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P5CFGx0000_043[F:0]; NBIO0PCIECORE3P5CFG=1A40_5000h
func6_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P6CFGx0000_043[F:0]; NBIO0PCIECORE3P6CFG=1A40_6000h
func7_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P7CFGx0000_043[F:0]; NBIO0PCIECORE3P7CFG=1A40_7000h
func8_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P8CFGx0000_043[F:0]; NBIO0PCIECORE3P8CFG=1A40_8000h
func0_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P0CFGx0000_043[F:0]; NBIO0PCIECORE4P0CFG=1AB0_0000h
func1_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P1CFGx0000_043[F:0]; NBIO0PCIECORE4P1CFG=1AB0_1000h
func2_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P2CFGx0000_043[F:0]; NBIO0PCIECORE4P2CFG=1AB0_2000h
func3_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P3CFGx0000_043[F:0]; NBIO0PCIECORE4P3CFG=1AB0_3000h
func0_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P0CFGx0000_043[F:0]; NBIO1PCIECORE0P0CFG=1A50_0000h
func1_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P1CFGx0000_043[F:0]; NBIO1PCIECORE0P1CFG=1A50_1000h
func2_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P2CFGx0000_043[F:0]; NBIO1PCIECORE0P2CFG=1A50_2000h
func3_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P3CFGx0000_043[F:0]; NBIO1PCIECORE0P3CFG=1A50_3000h
func4_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P4CFGx0000_043[F:0]; NBIO1PCIECORE0P4CFG=1A50_4000h

_func5_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P5CFGx0000_043[F:0]; NBIO1PCIECORE0P5CFG=1A50_5000h
_func6_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P6CFGx0000_043[F:0]; NBIO1PCIECORE0P6CFG=1A50_6000h
_func7_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P7CFGx0000_043[F:0]; NBIO1PCIECORE0P7CFG=1A50_7000h
_func8_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P8CFGx0000_043[F:0]; NBIO1PCIECORE0P8CFG=1A50_8000h
_func0_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P0CFGx0000_043[F:0]; NBIO1PCIECORE1P0CFG=1A90_0000h
_func1_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P1CFGx0000_043[F:0]; NBIO1PCIECORE1P1CFG=1A90_1000h
_func2_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P2CFGx0000_043[F:0]; NBIO1PCIECORE1P2CFG=1A90_2000h
_func3_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P3CFGx0000_043[F:0]; NBIO1PCIECORE1P3CFG=1A90_3000h
_func4_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P4CFGx0000_043[F:0]; NBIO1PCIECORE1P4CFG=1A90_4000h
_func5_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P5CFGx0000_043[F:0]; NBIO1PCIECORE1P5CFG=1A90_5000h
_func6_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P6CFGx0000_043[F:0]; NBIO1PCIECORE1P6CFG=1A90_6000h
_func7_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P7CFGx0000_043[F:0]; NBIO1PCIECORE1P7CFG=1A90_7000h
_func8_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P8CFGx0000_043[F:0]; NBIO1PCIECORE1P8CFG=1A90_8000h
_func0_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P0CFGx0000_043[F:0]; NBIO1PCIECORE2P0CFG=1AA0_0000h
_func1_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P1CFGx0000_043[F:0]; NBIO1PCIECORE2P1CFG=1AA0_1000h
_func2_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P2CFGx0000_043[F:0]; NBIO1PCIECORE2P2CFG=1AA0_2000h
_func3_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P3CFGx0000_043[F:0]; NBIO1PCIECORE2P3CFG=1AA0_3000h
_func4_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P4CFGx0000_043[F:0]; NBIO1PCIECORE2P4CFG=1AA0_4000h
_func5_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P5CFGx0000_043[F:0]; NBIO1PCIECORE2P5CFG=1AA0_5000h
_func6_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P6CFGx0000_043[F:0]; NBIO1PCIECORE2P6CFG=1AA0_6000h
_func7_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P7CFGx0000_043[F:0]; NBIO1PCIECORE2P7CFG=1AA0_7000h
_func8_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P8CFGx0000_043[F:0]; NBIO1PCIECORE2P8CFG=1AA0_8000h
_func0_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P0CFGx0000_043[F:0]; NBIO1PCIECORE3P0CFG=1A60_0000h
_func1_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P1CFGx0000_043[F:0]; NBIO1PCIECORE3P1CFG=1A60_1000h
_func2_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P2CFGx0000_043[F:0]; NBIO1PCIECORE3P2CFG=1A60_2000h
_func3_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P3CFGx0000_043[F:0]; NBIO1PCIECORE3P3CFG=1A60_3000h
_func4_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P4CFGx0000_043[F:0]; NBIO1PCIECORE3P4CFG=1A60_4000h
_func5_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P5CFGx0000_043[F:0]; NBIO1PCIECORE3P5CFG=1A60_5000h
_func6_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P6CFGx0000_043[F:0]; NBIO1PCIECORE3P6CFG=1A60_6000h
_func7_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P7CFGx0000_043[F:0]; NBIO1PCIECORE3P7CFG=1A60_7000h
_func8_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P8CFGx0000_043[F:0]; NBIO1PCIECORE3P8CFG=1A60_8000h
_func0_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P0CFGx0000_043[F:0]; NBIO1PCIECORE4P0CFG=1AD0_0000h
_func1_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P1CFGx0000_043[F:0]; NBIO1PCIECORE4P1CFG=1AD0_1000h
_func2_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P2CFGx0000_043[F:0]; NBIO1PCIECORE4P2CFG=1AD0_2000h
_func3_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P3CFGx0000_043[F:0]; NBIO1PCIECORE4P3CFG=1AD0_3000h

Bits	Description
7:4	LANE_USP_16GT_TX_PRESET. Read-write. Reset: Fh. Description: Selects the transmitter preset value that the Downstream Port requests the other side to use for initial operation at 16.0 GT/s . (Upstream Ports only) captures the transmitter preset value that the Upstream Port received from the other side for initial operation at 16.0 GT/s.
3:0	LANE_DSP_16GT_TX_PRESET. Read-write. Reset: Fh. Selects the Downstream Port's transmitter preset for initial operation at 16.0 GT/s . For Upstream Ports that don't support crosslinks, this bit is Reserved.

BXXD0[1F1...2F1]x440 (PCIERCCFG::PCIE_MARGINING_ENH_CAP_LIST)

Read-only.

Margining Extended Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x440; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x440; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x440; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x440; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000440; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000440; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000440; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000440; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000440; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000440; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000440; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000440; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000440; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000440; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 488h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0027h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x444 (PCIERCCFG::MARGINING_PORT_CAP)

Read-only. Reset: 0000h.

Margining Port Capabilities register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x444; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x444; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x444; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x444; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000444; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000444; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000444; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000444; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000444; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000444; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000444; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000444; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000444; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000444; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:1	Reserved.
0	MARGINING_USES_SOFTWARE. Read-only. Reset: 0. 0=Software not Required. 1=Software Required. Indicates if the Port requires hardware-specific software in order to support margining.

BXXD0[1F1...2F1]x446 (PCIERCCFG::MARGINING_PORT_STATUS)

Read-only.

Margining Port Status register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x446; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x446; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x446; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x446; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000446; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000446; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000446; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000446; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000446; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000446; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000446; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000446; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000446; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000446; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description

15:2	Reserved.
1	MARGINING_SOFTWARE_READY. Read-only. 0=Initialization not Completed. 1=Initialization Completed. When Margining Uses Software Driver bit is set, indicates if hardware-specific software initialization of the Port has been completed.
0	MARGINING_READY. Read-only. 0=Not Ready. 1=Ready. Indicates if the Port is ready to accept margining commands.

BXXD01F1x448...BXXD02F1x484 (PCIERCCFG::MARGINING_LANE_CNTL)

Read-write. Reset: 9C38h.

Lane n Margining Lane Control register.

_func0_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F1x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func0_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F1x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func1_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F2x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func1_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F2x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func2_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F3x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func2_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F3x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func3_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F4x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func3_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F4x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func4_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F5x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func4_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F5x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func5_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F6x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func5_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F6x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func6_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F7x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func6_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F7x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_n[15:0]_nbio0_aliasHOST; BXXD02F1x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_n[15:0]_nbio1_aliasHOST; BXXD02F1x4[84,80,[[7:5][C,8,4,0]],4C,48];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func0_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P0CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE0P0CFG=1A30_0000h

_func1_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P1CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE0P1CFG=1A30_1000h

_func2_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P2CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE0P2CFG=1A30_2000h

_func3_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P3CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE0P3CFG=1A30_3000h

_func4_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P4CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE0P4CFG=1A30_4000h

_func5_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P5CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE0P5CFG=1A30_5000h

_func6_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P6CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE0P6CFG=1A30_6000h

_func7_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P7CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE0P7CFG=1A30_7000h

_func8_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P8CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE0P8CFG=1A30_8000h

_func0_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P0CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE1P0CFG=1A70_0000h

_func1_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P1CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE1P1CFG=1A70_1000h

_func2_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P2CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE1P2CFG=1A70_2000h

_func3_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P3CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE1P3CFG=1A70_3000h

_func4_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P4CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE1P4CFG=1A70_4000h

_func5_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P5CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE1P5CFG=1A70_5000h

_func6_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P6CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48];
NBIO0PCIECORE1P6CFG=1A70_6000h

[illegible]

_func1_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P1CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE1P1CFG=1A90_1000h	
_func2_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P2CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE1P2CFG=1A90_2000h	
_func3_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P3CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE1P3CFG=1A90_3000h	
_func4_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P4CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE1P4CFG=1A90_4000h	
_func5_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P5CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE1P5CFG=1A90_5000h	
_func6_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P6CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE1P6CFG=1A90_6000h	
_func7_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P7CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE1P7CFG=1A90_7000h	
_func8_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P8CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE1P8CFG=1A90_8000h	
_func0_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P0CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE2P0CFG=1AA0_0000h	
_func1_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P1CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE2P1CFG=1AA0_1000h	
_func2_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P2CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE2P2CFG=1AA0_2000h	
_func3_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P3CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE2P3CFG=1AA0_3000h	
_func4_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P4CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE2P4CFG=1AA0_4000h	
_func5_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P5CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE2P5CFG=1AA0_5000h	
_func6_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P6CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE2P6CFG=1AA0_6000h	
_func7_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P7CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE2P7CFG=1AA0_7000h	
_func8_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P8CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE2P8CFG=1AA0_8000h	
_func0_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P0CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE3P0CFG=1A60_0000h	
_func1_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P1CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE3P1CFG=1A60_1000h	
_func2_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P2CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE3P2CFG=1A60_2000h	
_func3_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P3CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE3P3CFG=1A60_3000h	
_func4_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P4CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE3P4CFG=1A60_4000h	
_func5_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P5CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE3P5CFG=1A60_5000h	
_func6_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P6CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE3P6CFG=1A60_6000h	
_func7_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P7CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE3P7CFG=1A60_7000h	
_func8_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P8CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE3P8CFG=1A60_8000h	
_func0_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P0CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE4P0CFG=1AD0_0000h	
_func1_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P1CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE4P1CFG=1AD0_1000h	
_func2_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P2CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE4P2CFG=1AD0_2000h	
_func3_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P3CFGx0000_04[84,80,7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48]; NBIO1PCIECORE4P3CFG=1AD0_3000h	
Bits	Description
15:8	MARGIN_PAYLOAD. Read-write. Reset: 9Ch. When Usage Model bit is clear, controls the value sent in the Margin Payload field of transmitted Control SKP ordered sets. The field returns to its default value when the Port goes DL_Down.
7	Reserved.

6	USAGE_MODEL. Read-write. Reset: 0. 0=Lane Margining at Receiver. Controls the value sent in the Usage Model bit of transmitted Control SKP ordered sets. The field is cleared when the Port goes DL_Down.
5:3	MARGIN_TYPE. Read-write. Reset: 7h. When Usage Model bit is clear, controls the value sent in the Margin Type field of transmitted Control SKP ordered sets. The field is cleared when the Port goes DL_Down.
2:0	RECEIVER_NUMBER. Read-write. Reset: 0h. When Usage Model bit is clear, controls the value sent in the Receiver Number field of transmitted Control SKP ordered sets. The field is cleared when the Port goes DL_Down.

BXXD01F1x44A...BXXD02F1x486 (PCIERCCFG::MARGINING_LANE_STATUS)

Read-only. Reset: 0000h.

Lane n Margining Lane Status register.

_func0_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F1x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func0_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F1x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func1_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F2x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func1_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F2x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func2_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F3x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func2_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F3x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func3_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F4x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func3_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F4x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func4_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F5x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func4_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F5x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func5_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F6x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func5_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F6x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func6_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F7x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func6_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F7x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_n[15:0]_nbio0_aliasHOST; BXXD02F1x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_n[15:0]_nbio1_aliasHOST; BXXD02F1x4[86,82,[[7:5][E,A,6,2]],4E,4A];
BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func0_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P0CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE0P0CFG=1A30_0000h_func1_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P1CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE0P1CFG=1A30_1000h_func2_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P2CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE0P2CFG=1A30_2000h_func3_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P3CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE0P3CFG=1A30_3000h_func4_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P4CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE0P4CFG=1A30_4000h_func5_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P5CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE0P5CFG=1A30_5000h_func6_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P6CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE0P6CFG=1A30_6000h_func7_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P7CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE0P7CFG=1A30_7000h_func8_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P8CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE0P8CFG=1A30_8000h_func0_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P0CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE1P0CFG=1A70_0000h_func1_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P1CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE1P1CFG=1A70_1000h_func2_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P2CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE1P2CFG=1A70_2000h_func3_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P3CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE1P3CFG=1A70_3000h_func4_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P4CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE1P4CFG=1A70_4000h_func5_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P5CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE1P5CFG=1A70_5000h_func6_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P6CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A];
NBIO0PCIECORE1P6CFG=1A70_6000h

[illegible]

_func1_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P1CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE1P1CFG=1A90_1000h	
_func2_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P2CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE1P2CFG=1A90_2000h	
_func3_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P3CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE1P3CFG=1A90_3000h	
_func4_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P4CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE1P4CFG=1A90_4000h	
_func5_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P5CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE1P5CFG=1A90_5000h	
_func6_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P6CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE1P6CFG=1A90_6000h	
_func7_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P7CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE1P7CFG=1A90_7000h	
_func8_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P8CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE1P8CFG=1A90_8000h	
_func0_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P0CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE2P0CFG=1AA0_0000h	
_func1_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P1CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE2P1CFG=1AA0_1000h	
_func2_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P2CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE2P2CFG=1AA0_2000h	
_func3_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P3CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE2P3CFG=1AA0_3000h	
_func4_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P4CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE2P4CFG=1AA0_4000h	
_func5_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P5CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE2P5CFG=1AA0_5000h	
_func6_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P6CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE2P6CFG=1AA0_6000h	
_func7_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P7CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE2P7CFG=1AA0_7000h	
_func8_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P8CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE2P8CFG=1AA0_8000h	
_func0_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P0CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE3P0CFG=1A60_0000h	
_func1_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P1CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE3P1CFG=1A60_1000h	
_func2_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P2CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE3P2CFG=1A60_2000h	
_func3_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P3CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE3P3CFG=1A60_3000h	
_func4_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P4CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE3P4CFG=1A60_4000h	
_func5_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P5CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE3P5CFG=1A60_5000h	
_func6_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P6CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE3P6CFG=1A60_6000h	
_func7_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P7CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE3P7CFG=1A60_7000h	
_func8_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P8CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE3P8CFG=1A60_8000h	
_func0_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P0CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE4P0CFG=1AD0_0000h	
_func1_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P1CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE4P1CFG=1AD0_1000h	
_func2_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P2CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE4P2CFG=1AD0_2000h	
_func3_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P3CFGx0000_04[86,82,7E,7A,76,72,6E,6A,66,62,5E,5A,56,52,4E,4A]; NBIO1PCIECORE4P3CFG=1AD0_3000h	
Bits	Description
15:8	MARGIN_PAYLOAD_STATUS. Read-only. Reset: 00h. Captures the value from the Margin Payload field of received Control SKP ordered sets that have the Usage Model bit clear. The field is cleared when the Port goes DL_Down.
7	Reserved.

6	USAGE_MODEL_STATUS . Read-only. Reset: 0. 0=Lane Margining at Receiver. Captures the value from the Usage Model bit of received Control SKP ordered sets. The field is cleared when the Port goes DL_Down.
5:3	MARGIN_TYPE_STATUS . Read-only. Reset: 0h. Captures the value from the Margin Type field of received Control SKP ordered sets that have the Usage Model bit clear. The field is cleared when the Port goes DL_Down.
2:0	RECEIVER_NUMBER_STATUS . Read-only. Reset: 0h. Captures the value from the Receiver Number field of received Control SKP ordered sets that have the Usage Model bit clear. The field is cleared when the Port goes DL_Down.

BXXD01F1x4A4...BXXD02F1x4B3 (PCIERCCFG::ESM_LANE_EQUALIZATION_CNTL_20GT)

Read-write. Reset: Ffh.

ESM Lane n Equalization Control for 20.0 GT/s register.

func0_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F1x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func0_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F1x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func1_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F2x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func1_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F2x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func2_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F3x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func2_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F3x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func3_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F4x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func3_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F4x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func4_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F5x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func4_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F5x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func5_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F6x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func5_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F6x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func6_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F7x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func6_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F7x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func7_instPCIE3_n[15:0]_nbio0_aliasHOST; BXXD02F1x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func7_instPCIE3_n[15:0]_nbio1_aliasHOST; BXXD02F1x4[B3:A4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func0_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P0CFGx0000_04[B3:A4]; NBIO0PCIECORE0P0CFG=1A30_0000h
func1_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P1CFGx0000_04[B3:A4]; NBIO0PCIECORE0P1CFG=1A30_1000h
func2_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P2CFGx0000_04[B3:A4]; NBIO0PCIECORE0P2CFG=1A30_2000h
func3_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P3CFGx0000_04[B3:A4]; NBIO0PCIECORE0P3CFG=1A30_3000h
func4_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P4CFGx0000_04[B3:A4]; NBIO0PCIECORE0P4CFG=1A30_4000h
func5_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P5CFGx0000_04[B3:A4]; NBIO0PCIECORE0P5CFG=1A30_5000h
func6_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P6CFGx0000_04[B3:A4]; NBIO0PCIECORE0P6CFG=1A30_6000h
func7_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P7CFGx0000_04[B3:A4]; NBIO0PCIECORE0P7CFG=1A30_7000h
func8_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P8CFGx0000_04[B3:A4]; NBIO0PCIECORE0P8CFG=1A30_8000h
func0_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P0CFGx0000_04[B3:A4]; NBIO0PCIECORE1P0CFG=1A70_0000h
func1_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P1CFGx0000_04[B3:A4]; NBIO0PCIECORE1P1CFG=1A70_1000h
func2_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P2CFGx0000_04[B3:A4]; NBIO0PCIECORE1P2CFG=1A70_2000h
func3_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P3CFGx0000_04[B3:A4]; NBIO0PCIECORE1P3CFG=1A70_3000h
func4_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P4CFGx0000_04[B3:A4]; NBIO0PCIECORE1P4CFG=1A70_4000h
func5_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P5CFGx0000_04[B3:A4]; NBIO0PCIECORE1P5CFG=1A70_5000h
func6_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P6CFGx0000_04[B3:A4]; NBIO0PCIECORE1P6CFG=1A70_6000h
func7_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P7CFGx0000_04[B3:A4]; NBIO0PCIECORE1P7CFG=1A70_7000h
func8_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P8CFGx0000_04[B3:A4]; NBIO0PCIECORE1P8CFG=1A70_8000h
func0_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P0CFGx0000_04[B3:A4]; NBIO0PCIECORE2P0CFG=1A80_0000h
func1_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P1CFGx0000_04[B3:A4]; NBIO0PCIECORE2P1CFG=1A80_1000h
func2_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P2CFGx0000_04[B3:A4]; NBIO0PCIECORE2P2CFG=1A80_2000h
func3_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P3CFGx0000_04[B3:A4]; NBIO0PCIECORE2P3CFG=1A80_3000h
func4_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P4CFGx0000_04[B3:A4]; NBIO0PCIECORE2P4CFG=1A80_4000h
func5_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P5CFGx0000_04[B3:A4]; NBIO0PCIECORE2P5CFG=1A80_5000h
func6_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P6CFGx0000_04[B3:A4]; NBIO0PCIECORE2P6CFG=1A80_6000h
func7_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P7CFGx0000_04[B3:A4]; NBIO0PCIECORE2P7CFG=1A80_7000h
func8_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P8CFGx0000_04[B3:A4]; NBIO0PCIECORE2P8CFG=1A80_8000h
func0_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P0CFGx0000_04[B3:A4]; NBIO0PCIECORE3P0CFG=1A40_0000h
func1_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P1CFGx0000_04[B3:A4]; NBIO0PCIECORE3P1CFG=1A40_1000h
func2_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P2CFGx0000_04[B3:A4]; NBIO0PCIECORE3P2CFG=1A40_2000h
func3_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P3CFGx0000_04[B3:A4]; NBIO0PCIECORE3P3CFG=1A40_3000h
func4_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P4CFGx0000_04[B3:A4]; NBIO0PCIECORE3P4CFG=1A40_4000h
func5_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P5CFGx0000_04[B3:A4]; NBIO0PCIECORE3P5CFG=1A40_5000h
func6_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P6CFGx0000_04[B3:A4]; NBIO0PCIECORE3P6CFG=1A40_6000h
func7_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P7CFGx0000_04[B3:A4]; NBIO0PCIECORE3P7CFG=1A40_7000h
func8_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P8CFGx0000_04[B3:A4]; NBIO0PCIECORE3P8CFG=1A40_8000h
func0_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P0CFGx0000_04[B3:A4]; NBIO0PCIECORE4P0CFG=1AB0_0000h
func1_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P1CFGx0000_04[B3:A4]; NBIO0PCIECORE4P1CFG=1AB0_1000h
func2_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P2CFGx0000_04[B3:A4]; NBIO0PCIECORE4P2CFG=1AB0_2000h
func3_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P3CFGx0000_04[B3:A4]; NBIO0PCIECORE4P3CFG=1AB0_3000h
func0_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P0CFGx0000_04[B3:A4]; NBIO1PCIECORE0P0CFG=1A50_0000h
func1_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P1CFGx0000_04[B3:A4]; NBIO1PCIECORE0P1CFG=1A50_1000h
func2_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P2CFGx0000_04[B3:A4]; NBIO1PCIECORE0P2CFG=1A50_2000h
func3_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P3CFGx0000_04[B3:A4]; NBIO1PCIECORE0P3CFG=1A50_3000h
func4_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P4CFGx0000_04[B3:A4]; NBIO1PCIECORE0P4CFG=1A50_4000h

_func5_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P5CFGx0000_04[B3:A4]; NBIO1PCIECORE0P5CFG=1A50_5000h
_func6_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P6CFGx0000_04[B3:A4]; NBIO1PCIECORE0P6CFG=1A50_6000h
_func7_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P7CFGx0000_04[B3:A4]; NBIO1PCIECORE0P7CFG=1A50_7000h
_func8_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P8CFGx0000_04[B3:A4]; NBIO1PCIECORE0P8CFG=1A50_8000h
_func0_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P0CFGx0000_04[B3:A4]; NBIO1PCIECORE1P0CFG=1A90_0000h
_func1_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P1CFGx0000_04[B3:A4]; NBIO1PCIECORE1P1CFG=1A90_1000h
_func2_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P2CFGx0000_04[B3:A4]; NBIO1PCIECORE1P2CFG=1A90_2000h
_func3_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P3CFGx0000_04[B3:A4]; NBIO1PCIECORE1P3CFG=1A90_3000h
_func4_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P4CFGx0000_04[B3:A4]; NBIO1PCIECORE1P4CFG=1A90_4000h
_func5_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P5CFGx0000_04[B3:A4]; NBIO1PCIECORE1P5CFG=1A90_5000h
_func6_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P6CFGx0000_04[B3:A4]; NBIO1PCIECORE1P6CFG=1A90_6000h
_func7_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P7CFGx0000_04[B3:A4]; NBIO1PCIECORE1P7CFG=1A90_7000h
_func8_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P8CFGx0000_04[B3:A4]; NBIO1PCIECORE1P8CFG=1A90_8000h
_func0_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P0CFGx0000_04[B3:A4]; NBIO1PCIECORE2P0CFG=1AA0_0000h
_func1_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P1CFGx0000_04[B3:A4]; NBIO1PCIECORE2P1CFG=1AA0_1000h
_func2_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P2CFGx0000_04[B3:A4]; NBIO1PCIECORE2P2CFG=1AA0_2000h
_func3_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P3CFGx0000_04[B3:A4]; NBIO1PCIECORE2P3CFG=1AA0_3000h
_func4_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P4CFGx0000_04[B3:A4]; NBIO1PCIECORE2P4CFG=1AA0_4000h
_func5_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P5CFGx0000_04[B3:A4]; NBIO1PCIECORE2P5CFG=1AA0_5000h
_func6_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P6CFGx0000_04[B3:A4]; NBIO1PCIECORE2P6CFG=1AA0_6000h
_func7_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P7CFGx0000_04[B3:A4]; NBIO1PCIECORE2P7CFG=1AA0_7000h
_func8_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P8CFGx0000_04[B3:A4]; NBIO1PCIECORE2P8CFG=1AA0_8000h
_func0_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P0CFGx0000_04[B3:A4]; NBIO1PCIECORE3P0CFG=1A60_0000h
_func1_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P1CFGx0000_04[B3:A4]; NBIO1PCIECORE3P1CFG=1A60_1000h
_func2_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P2CFGx0000_04[B3:A4]; NBIO1PCIECORE3P2CFG=1A60_2000h
_func3_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P3CFGx0000_04[B3:A4]; NBIO1PCIECORE3P3CFG=1A60_3000h
_func4_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P4CFGx0000_04[B3:A4]; NBIO1PCIECORE3P4CFG=1A60_4000h
_func5_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P5CFGx0000_04[B3:A4]; NBIO1PCIECORE3P5CFG=1A60_5000h
_func6_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P6CFGx0000_04[B3:A4]; NBIO1PCIECORE3P6CFG=1A60_6000h
_func7_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P7CFGx0000_04[B3:A4]; NBIO1PCIECORE3P7CFG=1A60_7000h
_func8_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P8CFGx0000_04[B3:A4]; NBIO1PCIECORE3P8CFG=1A60_8000h
_func0_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P0CFGx0000_04[B3:A4]; NBIO1PCIECORE4P0CFG=1AD0_0000h
_func1_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P1CFGx0000_04[B3:A4]; NBIO1PCIECORE4P1CFG=1AD0_1000h
_func2_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P2CFGx0000_04[B3:A4]; NBIO1PCIECORE4P2CFG=1AD0_2000h
_func3_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P3CFGx0000_04[B3:A4]; NBIO1PCIECORE4P3CFG=1AD0_3000h

Bits	Description
7:4	ESM_LANE_USP_20GT_TX_PRESET. Read-write. Reset: Fh. Description: Selects the transmitter preset value that the Downstream Port requests the other side to use for initial operation at 20.0 GT/s . (Upstream Ports only) captures the transmitter preset value that the Upstream Port received from the other side for initial operation at 20.0 GT/s.
3:0	ESM_LANE_DSP_20GT_TX_PRESET. Read-write. Reset: Fh. Selects the Downstream Port's transmitter preset for initial operation at 20.0 GT/s . For Upstream Ports that don't support crosslinks, this bit is Reserved.

BXXD01F1x4B4...BXXD02F1x4C3 (PCIERCCFG::ESM_LANE_EQUALIZATION_CNTL_25GT)

Read-write. Reset: Ffh.

ESM Lane n Equalization Control for 25.0 [GT/s](#) register.

<code>_func0_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F1x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]</code>
<code>_func0_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F1x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]</code>
<code>_func1_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F2x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]</code>
<code>_func1_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F2x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]</code>
<code>_func2_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F3x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]</code>
<code>_func2_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F3x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]</code>
<code>_func3_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F4x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]</code>
<code>_func3_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F4x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]</code>
<code>_func4_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F5x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]</code>
<code>_func4_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F5x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]</code>
<code>_func5_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F6x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]</code>
<code>_func5_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F6x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]</code>
<code>_func6_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F7x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]</code>
<code>_func6_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F7x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]</code>
<code>_func7_instPCIE3_n[15:0]_nbio0_aliasHOST; BXXD02F1x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]</code>
<code>_func7_instPCIE3_n[15:0]_nbio1_aliasHOST; BXXD02F1x4[C3:B4]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]</code>
<code>_func0_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P0CFGx0000_04[C3:B4]; NBIO0PCIECORE0P0CFG=1A30_0000h</code>
<code>_func1_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P1CFGx0000_04[C3:B4]; NBIO0PCIECORE0P1CFG=1A30_1000h</code>
<code>_func2_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P2CFGx0000_04[C3:B4]; NBIO0PCIECORE0P2CFG=1A30_2000h</code>
<code>_func3_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P3CFGx0000_04[C3:B4]; NBIO0PCIECORE0P3CFG=1A30_3000h</code>
<code>_func4_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P4CFGx0000_04[C3:B4]; NBIO0PCIECORE0P4CFG=1A30_4000h</code>
<code>_func5_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P5CFGx0000_04[C3:B4]; NBIO0PCIECORE0P5CFG=1A30_5000h</code>
<code>_func6_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P6CFGx0000_04[C3:B4]; NBIO0PCIECORE0P6CFG=1A30_6000h</code>
<code>_func7_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P7CFGx0000_04[C3:B4]; NBIO0PCIECORE0P7CFG=1A30_7000h</code>
<code>_func8_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P8CFGx0000_04[C3:B4]; NBIO0PCIECORE0P8CFG=1A30_8000h</code>
<code>_func0_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P0CFGx0000_04[C3:B4]; NBIO0PCIECORE1P0CFG=1A70_0000h</code>
<code>_func1_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P1CFGx0000_04[C3:B4]; NBIO0PCIECORE1P1CFG=1A70_1000h</code>
<code>_func2_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P2CFGx0000_04[C3:B4]; NBIO0PCIECORE1P2CFG=1A70_2000h</code>
<code>_func3_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P3CFGx0000_04[C3:B4]; NBIO0PCIECORE1P3CFG=1A70_3000h</code>
<code>_func4_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P4CFGx0000_04[C3:B4]; NBIO0PCIECORE1P4CFG=1A70_4000h</code>
<code>_func5_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P5CFGx0000_04[C3:B4]; NBIO0PCIECORE1P5CFG=1A70_5000h</code>
<code>_func6_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P6CFGx0000_04[C3:B4]; NBIO0PCIECORE1P6CFG=1A70_6000h</code>
<code>_func7_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P7CFGx0000_04[C3:B4]; NBIO0PCIECORE1P7CFG=1A70_7000h</code>
<code>_func8_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P8CFGx0000_04[C3:B4]; NBIO0PCIECORE1P8CFG=1A70_8000h</code>
<code>_func0_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P0CFGx0000_04[C3:B4]; NBIO0PCIECORE2P0CFG=1A80_0000h</code>
<code>_func1_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P1CFGx0000_04[C3:B4]; NBIO0PCIECORE2P1CFG=1A80_1000h</code>
<code>_func2_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P2CFGx0000_04[C3:B4]; NBIO0PCIECORE2P2CFG=1A80_2000h</code>
<code>_func3_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P3CFGx0000_04[C3:B4]; NBIO0PCIECORE2P3CFG=1A80_3000h</code>
<code>_func4_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P4CFGx0000_04[C3:B4]; NBIO0PCIECORE2P4CFG=1A80_4000h</code>
<code>_func5_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P5CFGx0000_04[C3:B4]; NBIO0PCIECORE2P5CFG=1A80_5000h</code>
<code>_func6_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P6CFGx0000_04[C3:B4]; NBIO0PCIECORE2P6CFG=1A80_6000h</code>
<code>_func7_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P7CFGx0000_04[C3:B4]; NBIO0PCIECORE2P7CFG=1A80_7000h</code>
<code>_func8_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P8CFGx0000_04[C3:B4]; NBIO0PCIECORE2P8CFG=1A80_8000h</code>
<code>_func0_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P0CFGx0000_04[C3:B4]; NBIO0PCIECORE3P0CFG=1A40_0000h</code>
<code>_func1_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P1CFGx0000_04[C3:B4]; NBIO0PCIECORE3P1CFG=1A40_1000h</code>
<code>_func2_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P2CFGx0000_04[C3:B4]; NBIO0PCIECORE3P2CFG=1A40_2000h</code>
<code>_func3_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P3CFGx0000_04[C3:B4]; NBIO0PCIECORE3P3CFG=1A40_3000h</code>
<code>_func4_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P4CFGx0000_04[C3:B4]; NBIO0PCIECORE3P4CFG=1A40_4000h</code>
<code>_func5_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P5CFGx0000_04[C3:B4]; NBIO0PCIECORE3P5CFG=1A40_5000h</code>
<code>_func6_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P6CFGx0000_04[C3:B4]; NBIO0PCIECORE3P6CFG=1A40_6000h</code>
<code>_func7_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P7CFGx0000_04[C3:B4]; NBIO0PCIECORE3P7CFG=1A40_7000h</code>
<code>_func8_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P8CFGx0000_04[C3:B4]; NBIO0PCIECORE3P8CFG=1A40_8000h</code>
<code>_func0_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P0CFGx0000_04[C3:B4]; NBIO0PCIECORE4P0CFG=1AB0_0000h</code>
<code>_func1_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P1CFGx0000_04[C3:B4]; NBIO0PCIECORE4P1CFG=1AB0_1000h</code>
<code>_func2_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P2CFGx0000_04[C3:B4]; NBIO0PCIECORE4P2CFG=1AB0_2000h</code>
<code>_func3_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P3CFGx0000_04[C3:B4]; NBIO0PCIECORE4P3CFG=1AB0_3000h</code>
<code>_func0_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P0CFGx0000_04[C3:B4]; NBIO1PCIECORE0P0CFG=1A50_0000h</code>
<code>_func1_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P1CFGx0000_04[C3:B4]; NBIO1PCIECORE0P1CFG=1A50_1000h</code>
<code>_func2_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P2CFGx0000_04[C3:B4]; NBIO1PCIECORE0P2CFG=1A50_2000h</code>
<code>_func3_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P3CFGx0000_04[C3:B4]; NBIO1PCIECORE0P3CFG=1A50_3000h</code>
<code>_func4_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P4CFGx0000_04[C3:B4]; NBIO1PCIECORE0P4CFG=1A50_4000h</code>

_func5_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P5CFGx0000_04[C3:B4]; NBIO1PCIECORE0P5CFG=1A50_5000h
_func6_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P6CFGx0000_04[C3:B4]; NBIO1PCIECORE0P6CFG=1A50_6000h
_func7_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P7CFGx0000_04[C3:B4]; NBIO1PCIECORE0P7CFG=1A50_7000h
_func8_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P8CFGx0000_04[C3:B4]; NBIO1PCIECORE0P8CFG=1A50_8000h
_func0_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P0CFGx0000_04[C3:B4]; NBIO1PCIECORE1P0CFG=1A90_0000h
_func1_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P1CFGx0000_04[C3:B4]; NBIO1PCIECORE1P1CFG=1A90_1000h
_func2_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P2CFGx0000_04[C3:B4]; NBIO1PCIECORE1P2CFG=1A90_2000h
_func3_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P3CFGx0000_04[C3:B4]; NBIO1PCIECORE1P3CFG=1A90_3000h
_func4_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P4CFGx0000_04[C3:B4]; NBIO1PCIECORE1P4CFG=1A90_4000h
_func5_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P5CFGx0000_04[C3:B4]; NBIO1PCIECORE1P5CFG=1A90_5000h
_func6_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P6CFGx0000_04[C3:B4]; NBIO1PCIECORE1P6CFG=1A90_6000h
_func7_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P7CFGx0000_04[C3:B4]; NBIO1PCIECORE1P7CFG=1A90_7000h
_func8_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P8CFGx0000_04[C3:B4]; NBIO1PCIECORE1P8CFG=1A90_8000h
_func0_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P0CFGx0000_04[C3:B4]; NBIO1PCIECORE2P0CFG=1AA0_0000h
_func1_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P1CFGx0000_04[C3:B4]; NBIO1PCIECORE2P1CFG=1AA0_1000h
_func2_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P2CFGx0000_04[C3:B4]; NBIO1PCIECORE2P2CFG=1AA0_2000h
_func3_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P3CFGx0000_04[C3:B4]; NBIO1PCIECORE2P3CFG=1AA0_3000h
_func4_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P4CFGx0000_04[C3:B4]; NBIO1PCIECORE2P4CFG=1AA0_4000h
_func5_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P5CFGx0000_04[C3:B4]; NBIO1PCIECORE2P5CFG=1AA0_5000h
_func6_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P6CFGx0000_04[C3:B4]; NBIO1PCIECORE2P6CFG=1AA0_6000h
_func7_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P7CFGx0000_04[C3:B4]; NBIO1PCIECORE2P7CFG=1AA0_7000h
_func8_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P8CFGx0000_04[C3:B4]; NBIO1PCIECORE2P8CFG=1AA0_8000h
_func0_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P0CFGx0000_04[C3:B4]; NBIO1PCIECORE3P0CFG=1A60_0000h
_func1_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P1CFGx0000_04[C3:B4]; NBIO1PCIECORE3P1CFG=1A60_1000h
_func2_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P2CFGx0000_04[C3:B4]; NBIO1PCIECORE3P2CFG=1A60_2000h
_func3_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P3CFGx0000_04[C3:B4]; NBIO1PCIECORE3P3CFG=1A60_3000h
_func4_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P4CFGx0000_04[C3:B4]; NBIO1PCIECORE3P4CFG=1A60_4000h
_func5_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P5CFGx0000_04[C3:B4]; NBIO1PCIECORE3P5CFG=1A60_5000h
_func6_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P6CFGx0000_04[C3:B4]; NBIO1PCIECORE3P6CFG=1A60_6000h
_func7_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P7CFGx0000_04[C3:B4]; NBIO1PCIECORE3P7CFG=1A60_7000h
_func8_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P8CFGx0000_04[C3:B4]; NBIO1PCIECORE3P8CFG=1A60_8000h
_func0_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P0CFGx0000_04[C3:B4]; NBIO1PCIECORE4P0CFG=1AD0_0000h
_func1_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P1CFGx0000_04[C3:B4]; NBIO1PCIECORE4P1CFG=1AD0_1000h
_func2_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P2CFGx0000_04[C3:B4]; NBIO1PCIECORE4P2CFG=1AD0_2000h
_func3_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P3CFGx0000_04[C3:B4]; NBIO1PCIECORE4P3CFG=1AD0_3000h

Bits	Description
7:4	ESM_LANE_USP_25GT_TX_PRESET. Read-write. Reset: Fh. Description: Selects the transmitter preset value that the Downstream Port requests the other side to use for initial operation at 25.0 GT/s . (Upstream Ports only) captures the transmitter preset value that the Upstream Port received from the other side for initial operation at 25.0 GT/s.
3:0	ESM_LANE_DSP_25GT_TX_PRESET. Read-write. Reset: Fh. Selects the Downstream Port's transmitter preset for initial operation at 25.0 GT/s . For Upstream Ports that don't support crosslinks, this bit is Reserved.

BXXD0[1F1...2F1]x4D0 (PCIERCCFG::PCIE_NPEM_ENH_CAP_LIST)

Read-only.

Native **PCIe** Enclosure Management Extended Capability header.`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x4D0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x4D0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x4D0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x4D0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000004D0; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000004D0; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000004D0; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000004D0; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000004D0; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000004D0; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000004D0; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000004D0; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000004D0; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000004D0; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 500h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0029h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x4D4 (PCIERCCFG::NPEM_CAP)

Read-write. Reset: 0000_0000h.

The NPEM Capability register identifies Port specific capabilities.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x4D4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x4D4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x4D4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x4D4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000004D4; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000004D4; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000004D4; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000004D4; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000004D4; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000004D4; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000004D4; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000004D4; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000004D4; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000004D4; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:24	ENCLOSURE_SPECIFIC_CAPS. Read-write. Reset: 00h. Indicates if enclosure-specific capabilities are implemented for this Port. This field is a bit vector that covers all supported capabilities.
23:12	Reserved.
11	NPEM_DISABLED_CAPABLE. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if NPEM Disabled state indication is implemented for this Port.
10	NPEM_INV_DEVICE_TYPE_CAPABLE. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if NPEM Invalid Device Type state indication is implemented for this Port.
9	NPEM_FAILED_ARRAY_CAPABLE. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if NPEM In A Failed Array state indication is implemented for this Port.
8	NPEM_CRITICAL_ARRAY_CAPABLE. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if NPEM In A Critical Array state indication is implemented for this Port.
7	NPEM_HOT_SPARE_CAPABLE. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if NPEM Hot Spare state indication is implemented for this Port.
6	NPEM_PFA_CAPABLE. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if NPEM PFA state indication is implemented for this Port.
5	NPEM_REBUILD_CAPABLE. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates NPEM Rebuild state indication is implemented for this Port.
4	NPEM_FAIL_CAPABLE. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if NPEM Fail state indication is implemented for this Port.
3	NPEM_LOCATE_CAPABLE. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if NPEM Locate state indication is implemented for this Port.
2	NPEM_OK_CAPABLE. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if NPEM OK state indication is implemented for this Port.
1	NPEM_RESET_CAPABLE. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if NPEM Reset mechanism is implemented for this Port.
0	NPEM_CAPABLE. Read-write. Reset: 0. 0=Not Supported. 1=Supported. Indicates if Native PCIe Enclosure Management is implemented for this Port.

BXXD0[1F1...2F1]x4D8 (PCIERCCFG::NPEM_CNTL)

Read-write. Reset: 0000_0000h.

The NPEM Control register controls port specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x4D8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x4D8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x4D8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x4D8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000004D8; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000004D8; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000004D8; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000004D8; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000004D8; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000004D8; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000004D8; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000004D8; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000004D8; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000004D8; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:24	ENCLOSURE_SPECIFIC_CNTL . Read-write. Reset: 00h. If enclosure-specific capabilities are supported, writes set the enclosure-specific control to the written state. Reads return the last written value. This field is a bit vector that covers all supported controls.
23:12	Reserved.
11	NPEM_DISABLED_CONTROL . Read-write. Reset: 0. 0=Off. 1=On. If NPEM Disabled state indication is supported, writes set the NPEM Disabled Indicator to the written state. Reads return the last written value.
10	NPEM_INV_DEVICE_TYPE_CONTROL . Read-write. Reset: 0. 0=Off. 1=On. If NPEM Invalid Device Type state indication is supported, writes set the NPEM Invalid Device Type Indicator to the written state. Reads return the last written value.
9	NPEM_FAILED_ARRAY_CONTROL . Read-write. Reset: 0. 0=Off. 1=On. If NPEM In A Failed Array state indication is supported, writes set the NPEM In A Failed Array Indicator to the written state. Reads return the last written value.
8	NPEM_CRITICAL_ARRAY_CONTROL . Read-write. Reset: 0. 0=Off. 1=On. If NPEM In A Critical Array state indication is supported, writes set the NPEM In A Critical Array Indicator to the written state. Reads return the last written value.
7	NPEM_HOT_SPARE_CONTROL . Read-write. Reset: 0. 0=Off. 1=On. If NPEM Hot Spare state indication is supported, writes set the NPEM Hot Spare Indicator to the written state. Reads return the last written value.
6	NPEM_PFA_CONTROL . Read-write. Reset: 0. 0=Off. 1=On. If NPEM PFA state indication is supported, writes set the NPEM PFA Indicator to the written state. Reads return the last written value.
5	NPEM_REBUILD_CONTROL . Read-write. Reset: 0. 0=Off. 1=On. If NPEM Rebuild state indication is supported, writes set the NPEM Rebuild Indicator to the written state. Reads return the last written value.
4	NPEM_FAIL_CONTROL . Read-write. Reset: 0. 0=Off. 1=On. If NPEM Fail state indication is supported, writes set the NPEM Fail Indicator to the written state. Reads return the last written value.
3	NPEM_LOCATE_CONTROL . Read-write. Reset: 0. 0=Off. 1=On. If NPEM Locate state indication is supported, writes set the NPEM Locate Indicator to the written state. Reads return the last written value.
2	NPEM_OK_CONTROL . Read-write. Reset: 0. 0=Off. 1=On. If NPEM OK state indication is supported, writes set the NPEM OK Indicator to the written state. Reads return the last written value.
1	NPEM_INITIATE_RESET . Read-write. Reset: 0. 0=Disable. 1=Enable. If NPEM Reset mechanism is supported, a write of 1 to this bit initiates NPEM Reset to the Port. Reads always return 0.
0	NPEM_ENABLE . Read-write. Reset: 0. 0=Disable. 1=Enable. If Native PCIe Enclosure Management is supported, controls if the Port enables NPEM features.

BXXD0[1F1...2F1]x4DC (PCIERCCFG::NPEM_STATUS)

The NPEM Status register provides information about port specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x4DC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x4DC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x4DC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x4DC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000004DC; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000004DC; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000004DC; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000004DC; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000004DC; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000004DC; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000004DC; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000004DC; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000004DC; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000004DC; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description								
31:24	ENCLOSURE_SPECIFIC_STATS. Read-write. Reset: Fixed,00h. If enclosure-specific capabilities are supported, indicates enclosure-specific status. Reads return the last written value. This field is a bit vector that covers all supported status. ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>Not Detected</td></tr> <tr> <td>01h</td><td>Detected</td></tr> <tr> <td>FFh-02h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	Not Detected	01h	Detected	FFh-02h	Reserved.
Value	Description								
00h	Not Detected								
01h	Detected								
FFh-02h	Reserved.								
23:1	Reserved.								
0	NPEM_COMMAND_COMPLETED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the NPEM Controller completes an issued command.								

BXXD0[1F1...2F1]x500 (PCIERCCFG::PCIE_PHY_32GT_ENH_CAP_LIST)

Read-only.

Physical Layer 32.0 [GT/s](#) Extended Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x500; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x500; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x500; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x500; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000500; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000500; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000500; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000500; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000500; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000500; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000500; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000500; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000500; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000500; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 530h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,002Ah. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x504 (PCIERCCFG::LINK_CAP_32GT)

Read-only.

The 32.0 [GT/s](#) Capabilities register identifies Physical Layer 32.0 GT/s specific capabilities.`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x504; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x504; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x504; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x504; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000504; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000504; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000504; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000504; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000504; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000504; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000504; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000504; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000504; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000504; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:16	Reserved.
15:11	MODIFIED_TS_RESERVED_USAGE_MODES. Read-only. Reset: Fixed,00h. Reserved.
10	MODIFIED_TS_USAGE_MODE2_SUPPORTED. Read-only. 0=Not Supported. 1=Supported. Indicates if this port supports negotiating to use alternate Training Set protocols.
9	MODIFIED_TS_USAGE_MODE1_SUPPORTED. Read-only. 0=Not Supported. 1=Supported. Indicates if this port supports sending and receiving vendor specific Training Set Messages.
8	MODIFIED_TS_USAGE_MODE0_SUPPORTED. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if this port supports standard PCI Express Training Set usage mode.
7:2	Reserved.
1	NO_EQ_NEEDED_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if this port supports controlling if link equalization is needed.
0	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if this port supports controlling if link equalization for link speeds other than the highest common supported link speed are bypassed.

BXXD0[1F1...2F1]x508 (PCIERCCFG::LINK_CNTL_32GT)

Read-write. Reset: 0000_0000h.

The 32.0 [GT/s](#) Control register controls Physical Layer 32.0 GT/s specific parameters.[_func\[6:0\]_instPCIE0_nbio0_aliasHOST](#); BXXD01F[7:1]x508; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM][_func\[6:0\]_instPCIE0_nbio1_aliasHOST](#); BXXD01F[7:1]x508; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM][_func7_instPCIE3_nbio0_aliasHOST](#); BXXD02F1x508; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM][_func7_instPCIE3_nbio1_aliasHOST](#); BXXD02F1x508; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM][_func\[8:0\]_instPCIE0_nbio0_aliasSMN](#); NBIO0PCIECORE0P[8:0]CFGx00000508; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h[_func\[8:0\]_instPCIE1_nbio0_aliasSMN](#); NBIO0PCIECORE1P[8:0]CFGx00000508; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h[_func\[8:0\]_instPCIE2_nbio0_aliasSMN](#); NBIO0PCIECORE2P[8:0]CFGx00000508; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h[_func\[8:0\]_instPCIE3_nbio0_aliasSMN](#); NBIO0PCIECORE3P[8:0]CFGx00000508; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h[_func\[3:0\]_instPCIE4_nbio0_aliasSMN](#); NBIO0PCIECORE4P[3:0]CFGx00000508; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h[_func\[8:0\]_instPCIE0_nbio1_aliasSMN](#); NBIO1PCIECORE0P[8:0]CFGx00000508; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h[_func\[8:0\]_instPCIE1_nbio1_aliasSMN](#); NBIO1PCIECORE1P[8:0]CFGx00000508; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h[_func\[8:0\]_instPCIE2_nbio1_aliasSMN](#); NBIO1PCIECORE2P[8:0]CFGx00000508; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h[_func\[8:0\]_instPCIE3_nbio1_aliasSMN](#); NBIO1PCIECORE3P[8:0]CFGx00000508; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h[_func\[3:0\]_instPCIE4_nbio1_aliasSMN](#); NBIO1PCIECORE4P[3:0]CFGx00000508; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:11	Reserved.
10:8	MODIFIED_TS_USAGE_MODE_SEL. Read-write. Reset: 0h. Description: (Downstream Ports only) Configures the Training Set usage mode by selecting one of the supported Training Set usage modes. This bit is sticky. For Upstream Ports, this bit is Reserved.
7:2	Reserved.
1	NO_EQ_NEEDED_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls a port's ability to advertise that link equalization is needed. This bit is sticky.
0	EQ_BYPASS_TO_HIGHEST_RATE_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls a port's ability to advertise that link equalization for link speeds other than the highest common supported link speed is bypassed. This bit is sticky.

BXXD0[1F1...2F1]x50C (PCIERCCFG::LINK_STATUS_32GT)

The 32.0 [GT/s](#) Status register provides information about Physical Layer 32.0 GT/s specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x50C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x50C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x50C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x50C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000050C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000050C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000050C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000050C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000050C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000050C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000050C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000050C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000050C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000050C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:11	Reserved.
10	NO_EQ_NEEDED_RECEIVED. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Modified TS1 or Modified TS2 was received, containing the No Equalization Needed bit set. Also indicates if a non-modified TS1 or non-modified TS2 was received, containing the No Equalization Needed encoding.
9	TRANSMITTER_PRECODE_REQUEST. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port will request the transmitter to use Precoding by setting the Precoding Request bit in TS1s/TS2s transmitted prior to entry to Recovery.Speed.
8	TRANSMITTER_PRECODING_ON. Read-only. Reset: 0. Indicates whether the receiver asked this transmitter to enable Precoding.
7:6	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL. Read-only. Reset: 0h. Contains the Enhanced Link Behavior Control bits from the most recent TS1 or TS2 received in the Polling or Configuration states.
5	MODIFIED_TS_RECEIVED. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Modified TS1 or Modified TS2 was received.
4	LINK_EQUALIZATION_REQUEST_32GT. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 32.0 GT/s link equalization to be performed. This bit is sticky.
3	EQUALIZATION_PHASE3_SUCCESS_32GT. Read-only. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 32.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
2	EQUALIZATION_PHASE2_SUCCESS_32GT. Read-only. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 32.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
1	EQUALIZATION_PHASE1_SUCCESS_32GT. Read-only. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 32.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
0	EQUALIZATION_COMPLETE_32GT. Read-only. 0=Not Detected. 1=Detected. Indicates if the 32.0 GT/s Transmitter Equalization procedure has completed. This bit is sticky.

BXXD0[1F1...2F1]x510 (PCIERCCFG::RECEIVED_MODIFIED_TS_DATA1)

Read-only. Reset: 0000_0000h.

The Received Modified TS Data 1 register reports the values received in Modified TS1 or Modified TS2.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x510; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x510; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x510; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x510; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000510; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000510; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000510; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000510; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000510; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000510; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000510; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000510; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000510; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000510; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:16	RECEIVED_MODIFIED_TS_VENDOR_ID. Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Training Set Message Vendor ID field or the Alternate Protocol Vendor ID field from the received Modified TS1 or Modified TS2.
15:3	RECEIVED_MODIFIED_TS_INFORMATION_1. Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 1 field from the received Modified TS1 or Modified TS2.
2:0	RECEIVED_MODIFIED_TS_USAGE_MODE. Read-only. Reset: 0h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Usage field from the received Modified TS1 or Modified TS2.

BXXD0[1F1...2F1]x514 (PCIERCCFG::RECEIVED_MODIFIED_TS_DATA2)

Read-only. Reset: 0000_0000h.

The Received Modified TS Data 2 register reports the values received in Modified TS1 or Modified TS2.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x514; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x514; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x514; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x514; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000514; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000514; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000514; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000514; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000514; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000514; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000514; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000514; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000514; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000514; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

31:26 Reserved.

25:24 **RECEIVED_ALTERNATE_PROTOCOL_NEGOTIATION_STATUS**. Read-only. Reset: 0h. Indicates the status of the Alternate Protocol Negotiation.**ValidValues:**

Value	Description
0h	Not Supported
1h	Disabled
2h	Failed
3h	Successful

23:0 **RECEIVED_MODIFIED_TS_INFORMATION_2**. Read-only. Reset: 00_0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 2 field from the received Modified TS1 or Modified TS2.

BXXD0[1F1...2F1]x518 (PCIERCCFG::TRANSMITTED_MODIFIED_TS_DATA1)

Read-only. Reset: 0000_0000h.

The Transmitted Modified TS Data 1 register reports the values transmitted in Modified TS1 or Modified TS2.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x518; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x518; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x518; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x518; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000518; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000518; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000518; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000518; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000518; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000518; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000518; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000518; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000518; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000518; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:16	TRANSMITTED_MODIFIED_TS_VENDOR_ID. Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Training Set Message Vendor ID field or the Alternate Protocol Vendor ID field from the Modified TS2 transmitted in Configuration.Complete.
15:3	TRANSMITTED_MODIFIED_TS_INFORMATION_1. Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 1 field from the Modified TS2 transmitted in Configuration.Complete.
2:0	TRANSMITTED_MODIFIED_TS_USAGE_MODE. Read-only. Reset: 0h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Usage field from the Modified TS2 transmitted in Configuration.Complete.

BXXD0[1F1...2F1]x51C (PCIERCCFG::TRANSMITTED_MODIFIED_TS_DATA2)

Read-only. Reset: 0000_0000h.

The Transmitted Modified TS Data 2 register reports the values transmitted in Modified TS1 or Modified TS2.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x51C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x51C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x51C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x51C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000051C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000051C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000051C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000051C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000051C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000051C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000051C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000051C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000051C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000051C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h**Bits Description**

31:26 Reserved.

25:24 **TRANSMITTED_ALTERNATE_PROTOCOL_NEGOTIATION_STATUS**. Read-only. Reset: 0h. Indicates the status of the Alternate Protocol Negotiation.**ValidValues:**

Value	Description
0h	Not Supported
1h	Disabled
2h	Failed
3h	Successful

23:0 **TRANSMITTED_MODIFIED_TS_INFORMATION_2**. Read-only. Reset: 00_0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 2 field from the Modified TS2 transmitted in Configuration.Complete.

BXXD01F1x520...BXXD02F1x52F (PCIERCCFG::LANE_EQUALIZATION_CNTL_32GT)

Read-write. Reset: Ffh.

32.0 GT/s Lane n Equalization Control register.

func0_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F1x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func0_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F1x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func1_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F2x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func1_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F2x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func2_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F3x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func2_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F3x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func3_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F4x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func3_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F4x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func4_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F5x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func4_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F5x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func5_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F6x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func5_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F6x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func6_instPCIE0_n[15:0]_nbio0_aliasHOST; BXXD01F7x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func6_instPCIE0_n[15:0]_nbio1_aliasHOST; BXXD01F7x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func7_instPCIE3_n[15:0]_nbio0_aliasHOST; BXXD02F1x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
func7_instPCIE3_n[15:0]_nbio1_aliasHOST; BXXD02F1x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
func0_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P0CFGx0000_052[F:0]; NBIO0PCIECORE0P0CFG=1A30_0000h
func1_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P1CFGx0000_052[F:0]; NBIO0PCIECORE0P1CFG=1A30_1000h
func2_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P2CFGx0000_052[F:0]; NBIO0PCIECORE0P2CFG=1A30_2000h
func3_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P3CFGx0000_052[F:0]; NBIO0PCIECORE0P3CFG=1A30_3000h
func4_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P4CFGx0000_052[F:0]; NBIO0PCIECORE0P4CFG=1A30_4000h
func5_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P5CFGx0000_052[F:0]; NBIO0PCIECORE0P5CFG=1A30_5000h
func6_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P6CFGx0000_052[F:0]; NBIO0PCIECORE0P6CFG=1A30_6000h
func7_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P7CFGx0000_052[F:0]; NBIO0PCIECORE0P7CFG=1A30_7000h
func8_instPCIE0_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE0P8CFGx0000_052[F:0]; NBIO0PCIECORE0P8CFG=1A30_8000h
func0_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P0CFGx0000_052[F:0]; NBIO0PCIECORE1P0CFG=1A70_0000h
func1_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P1CFGx0000_052[F:0]; NBIO0PCIECORE1P1CFG=1A70_1000h
func2_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P2CFGx0000_052[F:0]; NBIO0PCIECORE1P2CFG=1A70_2000h
func3_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P3CFGx0000_052[F:0]; NBIO0PCIECORE1P3CFG=1A70_3000h
func4_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P4CFGx0000_052[F:0]; NBIO0PCIECORE1P4CFG=1A70_4000h
func5_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P5CFGx0000_052[F:0]; NBIO0PCIECORE1P5CFG=1A70_5000h
func6_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P6CFGx0000_052[F:0]; NBIO0PCIECORE1P6CFG=1A70_6000h
func7_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P7CFGx0000_052[F:0]; NBIO0PCIECORE1P7CFG=1A70_7000h
func8_instPCIE1_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE1P8CFGx0000_052[F:0]; NBIO0PCIECORE1P8CFG=1A70_8000h
func0_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P0CFGx0000_052[F:0]; NBIO0PCIECORE2P0CFG=1A80_0000h
func1_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P1CFGx0000_052[F:0]; NBIO0PCIECORE2P1CFG=1A80_1000h
func2_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P2CFGx0000_052[F:0]; NBIO0PCIECORE2P2CFG=1A80_2000h
func3_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P3CFGx0000_052[F:0]; NBIO0PCIECORE2P3CFG=1A80_3000h
func4_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P4CFGx0000_052[F:0]; NBIO0PCIECORE2P4CFG=1A80_4000h
func5_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P5CFGx0000_052[F:0]; NBIO0PCIECORE2P5CFG=1A80_5000h
func6_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P6CFGx0000_052[F:0]; NBIO0PCIECORE2P6CFG=1A80_6000h
func7_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P7CFGx0000_052[F:0]; NBIO0PCIECORE2P7CFG=1A80_7000h
func8_instPCIE2_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE2P8CFGx0000_052[F:0]; NBIO0PCIECORE2P8CFG=1A80_8000h
func0_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P0CFGx0000_052[F:0]; NBIO0PCIECORE3P0CFG=1A40_0000h
func1_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P1CFGx0000_052[F:0]; NBIO0PCIECORE3P1CFG=1A40_1000h
func2_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P2CFGx0000_052[F:0]; NBIO0PCIECORE3P2CFG=1A40_2000h
func3_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P3CFGx0000_052[F:0]; NBIO0PCIECORE3P3CFG=1A40_3000h
func4_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P4CFGx0000_052[F:0]; NBIO0PCIECORE3P4CFG=1A40_4000h
func5_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P5CFGx0000_052[F:0]; NBIO0PCIECORE3P5CFG=1A40_5000h
func6_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P6CFGx0000_052[F:0]; NBIO0PCIECORE3P6CFG=1A40_6000h
func7_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P7CFGx0000_052[F:0]; NBIO0PCIECORE3P7CFG=1A40_7000h
func8_instPCIE3_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE3P8CFGx0000_052[F:0]; NBIO0PCIECORE3P8CFG=1A40_8000h
func0_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P0CFGx0000_052[F:0]; NBIO0PCIECORE4P0CFG=1AB0_0000h
func1_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P1CFGx0000_052[F:0]; NBIO0PCIECORE4P1CFG=1AB0_1000h
func2_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P2CFGx0000_052[F:0]; NBIO0PCIECORE4P2CFG=1AB0_2000h
func3_instPCIE4_n[15:0]_nbio0_aliasSMN; NBIO0PCIECORE4P3CFGx0000_052[F:0]; NBIO0PCIECORE4P3CFG=1AB0_3000h
func0_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P0CFGx0000_052[F:0]; NBIO1PCIECORE0P0CFG=1A50_0000h
func1_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P1CFGx0000_052[F:0]; NBIO1PCIECORE0P1CFG=1A50_1000h
func2_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P2CFGx0000_052[F:0]; NBIO1PCIECORE0P2CFG=1A50_2000h
func3_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P3CFGx0000_052[F:0]; NBIO1PCIECORE0P3CFG=1A50_3000h
func4_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P4CFGx0000_052[F:0]; NBIO1PCIECORE0P4CFG=1A50_4000h

_func5_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P5CFGx0000_052[F:0]; NBIO1PCIECORE0P5CFG=1A50_5000h
_func6_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P6CFGx0000_052[F:0]; NBIO1PCIECORE0P6CFG=1A50_6000h
_func7_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P7CFGx0000_052[F:0]; NBIO1PCIECORE0P7CFG=1A50_7000h
_func8_instPCIE0_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE0P8CFGx0000_052[F:0]; NBIO1PCIECORE0P8CFG=1A50_8000h
_func0_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P0CFGx0000_052[F:0]; NBIO1PCIECORE1P0CFG=1A90_0000h
_func1_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P1CFGx0000_052[F:0]; NBIO1PCIECORE1P1CFG=1A90_1000h
_func2_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P2CFGx0000_052[F:0]; NBIO1PCIECORE1P2CFG=1A90_2000h
_func3_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P3CFGx0000_052[F:0]; NBIO1PCIECORE1P3CFG=1A90_3000h
_func4_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P4CFGx0000_052[F:0]; NBIO1PCIECORE1P4CFG=1A90_4000h
_func5_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P5CFGx0000_052[F:0]; NBIO1PCIECORE1P5CFG=1A90_5000h
_func6_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P6CFGx0000_052[F:0]; NBIO1PCIECORE1P6CFG=1A90_6000h
_func7_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P7CFGx0000_052[F:0]; NBIO1PCIECORE1P7CFG=1A90_7000h
_func8_instPCIE1_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE1P8CFGx0000_052[F:0]; NBIO1PCIECORE1P8CFG=1A90_8000h
_func0_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P0CFGx0000_052[F:0]; NBIO1PCIECORE2P0CFG=1AA0_0000h
_func1_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P1CFGx0000_052[F:0]; NBIO1PCIECORE2P1CFG=1AA0_1000h
_func2_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P2CFGx0000_052[F:0]; NBIO1PCIECORE2P2CFG=1AA0_2000h
_func3_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P3CFGx0000_052[F:0]; NBIO1PCIECORE2P3CFG=1AA0_3000h
_func4_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P4CFGx0000_052[F:0]; NBIO1PCIECORE2P4CFG=1AA0_4000h
_func5_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P5CFGx0000_052[F:0]; NBIO1PCIECORE2P5CFG=1AA0_5000h
_func6_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P6CFGx0000_052[F:0]; NBIO1PCIECORE2P6CFG=1AA0_6000h
_func7_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P7CFGx0000_052[F:0]; NBIO1PCIECORE2P7CFG=1AA0_7000h
_func8_instPCIE2_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE2P8CFGx0000_052[F:0]; NBIO1PCIECORE2P8CFG=1AA0_8000h
_func0_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P0CFGx0000_052[F:0]; NBIO1PCIECORE3P0CFG=1A60_0000h
_func1_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P1CFGx0000_052[F:0]; NBIO1PCIECORE3P1CFG=1A60_1000h
_func2_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P2CFGx0000_052[F:0]; NBIO1PCIECORE3P2CFG=1A60_2000h
_func3_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P3CFGx0000_052[F:0]; NBIO1PCIECORE3P3CFG=1A60_3000h
_func4_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P4CFGx0000_052[F:0]; NBIO1PCIECORE3P4CFG=1A60_4000h
_func5_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P5CFGx0000_052[F:0]; NBIO1PCIECORE3P5CFG=1A60_5000h
_func6_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P6CFGx0000_052[F:0]; NBIO1PCIECORE3P6CFG=1A60_6000h
_func7_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P7CFGx0000_052[F:0]; NBIO1PCIECORE3P7CFG=1A60_7000h
_func8_instPCIE3_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE3P8CFGx0000_052[F:0]; NBIO1PCIECORE3P8CFG=1A60_8000h
_func0_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P0CFGx0000_052[F:0]; NBIO1PCIECORE4P0CFG=1AD0_0000h
_func1_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P1CFGx0000_052[F:0]; NBIO1PCIECORE4P1CFG=1AD0_1000h
_func2_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P2CFGx0000_052[F:0]; NBIO1PCIECORE4P2CFG=1AD0_2000h
_func3_instPCIE4_n[15:0]_nbio1_aliasSMN; NBIO1PCIECORE4P3CFGx0000_052[F:0]; NBIO1PCIECORE4P3CFG=1AD0_3000h

Bits	Description
7:4	LANE_USP_32GT_TX_PRESET. Read-write. Reset: Fh. Description: Selects the transmitter preset value that the Downstream Port requests the other side to use for initial operation at 32.0 GT/s . (Upstream Ports only) captures the transmitter preset value that the Upstream Port received from the other side for initial operation at 32.0 GT/s.
3:0	LANE_DSP_32GT_TX_PRESET. Read-write. Reset: Fh. Selects the Downstream Port's transmitter preset for initial operation at 32.0 GT/s . For Upstream Ports that don't support crosslinks, this bit is Reserved.

BXXD0[1F1...2F1]x530 (PCIERCCFG::PCIE_AP_ENH_CAP_LIST)

Read-only.

Alternate Protocol Extended Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x530; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x530; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x530; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x530; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000530; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000530; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000530; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000530; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000530; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000530; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000530; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000530; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000530; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000530; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 560h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,002Bh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x534 (PCIERCCFG::AP_CAP)

Read-only. Reset: 0000_0001h.

The Alternate Protocol Capabilities register identifies Alternate Protocol specific capabilities.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x534; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x534; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x534; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x534; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000534; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000534; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000534; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000534; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000534; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000534; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000534; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000534; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000534; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000534; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:9	Reserved.
8	AP_SELECTIVE_ENABLE_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the Alternate Protocol Selective Enable Mask register. For Upstream Ports, this bit is Reserved.
7:0	AP_COUNT. Read-only. Reset: 01h. Indicates the number of Alternate Protocols supported by one or more lanes of the Port.

BXXD0[1F1...2F1]x538 (PCIERCCFG::AP_CNTL)

Read-write. Reset: 0000_0000h.

The Alternate Protocol Control register controls Alternate Protocol specific parameters.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x538; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x538; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x538; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x538; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000538; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000538; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000538; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000538; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000538; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000538; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000538; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000538; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000538; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000538; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:9	Reserved.
8	AP_NEGOTIATION_GLOBAL_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls a port's ability to perform Alternate Protocol negotiation.
7:0	AP_INDEX_SELECT. Read-write. Reset: 00h. Controls which lane and which Alternate Protocol for that lane is visible in the Alternate Protocol Data registers.

BXXD0[1F1...2F1]x53C (PCIERCCFG::AP_DATA1)

Read-only.

The Alternate Protocol Data 1 register reports the values associated with the selected Alternate Protocol.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x53C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x53C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x53C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x53C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000053C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000053C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000053C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000053C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000053C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000053C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000053C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000053C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000053C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000053C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:16	AP_VENDOR_ID. Read-only. Captures the Vendor ID associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.
15:5	AP_DETAILS. Read-only. Captures the Alternate Protocol Details associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.
4:3	Reserved.
2:0	AP_USAGE_INFORMATION. Read-only. Captures the Modified TS Usage associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.

BXXD0[1F1...2F1]x540 (PCIERCCFG::AP_DATA2)

Read-only.

The Alternate Protocol Data 2 register reports the values associated with the selected Alternate Protocol.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x540; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x540; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x540; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x540; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000540; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000540; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000540; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000540; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000540; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000540; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000540; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000540; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000540; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000540; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:24 Reserved.

23:0 **MODIFIED_TS_INFORMATION_2**. Read-only. Captures the Modified TS Information 2 associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.**BXXD0[1F1...2F1]x544 (PCIERCCFG::AP_SELECTIVE_ENABLE_MASK)**

Read-write. Reset: 0000_0003h.

Alternate Protocol Selective Enable Mask register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x544; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x544; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x544; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x544; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000544; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000544; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000544; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000544; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000544; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000544; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000544; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000544; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000544; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000544; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**31:0 **AP_SELECTIVE_ENABLE_MASK**. Read-write. Reset: 0000_0003h. When Alternate Protocol Negotiation Global Enable bit is set, controls if the corresponding Alternate Protocol is permitted for the lane of the Port. This field is a bit vector that covers all supported Alternate Protocol for the lanes of the Port. Bit 0 corresponds to the standard PCI Express protocol, and it hardcoded to 1. The remaining bits in this field are sticky.

BXXD0[1F1...2F1]x560 (PCIERCCFG::FRS_QUEUEING_ENH_CAP_LIST)

Read-only.

FRS Queueing Extended Capability header.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x560; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x560; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x560; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x560; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000560; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000560; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000560; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000560; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000560; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000560; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000560; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000560; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000560; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000560; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 570h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0021h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x564 (PCIERCCFG::FRS_QUEUEING_CAP)

FRS Queueing Capability register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x564; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x564; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x564; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x564; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000564; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000564; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000564; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000564; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000564; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000564; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000564; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000564; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000564; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000564; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:21	Reserved.
20:16	FRS_INTR_MSG_NUM. Read-write. Reset: Fixed,00h. Indicates the MSI/MSI-X vector used for interrupts generated in association with any of the status bits in the FRS Queueing capability structure.
15:12	Reserved.
11:0	FRS_QUEUE_MAX_DEPTH. Read-only. Reset: 001h. Indicates the supported depth of the FRS Queue.

BXXD0[1F1...2F1]x568 (PCIERCCFG::FRS_QUEUEING_STATUS)

Read,Write-1-to-clear. Reset: 0000h.

FRS Queueing Status register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x568; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x568; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x568; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x568; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000568; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000568; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000568; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000568; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000568; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000568; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000568; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000568; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000568; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000568; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:2	Reserved.
1	FRS_MSG_OVFL. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a new FRS Message is received or generated, when the FRS Queue is full.
0	FRS_MSG_RCVD. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a new FRS Message is received or generated.

BXXD0[1F1...2F1]x56A (PCIERCCFG::FRS_QUEUEING_CNTL)

Read-write. Reset: 0000h.

FRS Queueing Control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x56A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x56A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x56A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x56A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000056A; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000056A; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000056A; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000056A; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000056A; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000056A; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000056A; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000056A; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000056A; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000056A; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:1	Reserved.
0	FRS_INT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port generates an interrupt to indicate that the FRS Message Received, or the FRS Message Overflow bits have been set.

BXXD0[1F1...2F1]x56C (PCIERCCFG::FRS_MSG_QUEUE)

Read-only. Reset: 0000_0000h.

FRS Message Queue register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x56C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x56C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x56C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x56C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000056C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000056C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000056C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000056C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000056C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000056C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000056C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000056C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000056C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000056C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:20	FRS_QUEUE_DEPTH. Read-only. Reset: 000h. Indicates the current number of FRS Messages in the FRS Queue.
19:16	FRS_MSG_QUEUE_REASON. Read-only. Reset: 0h. Indicates the FRS Reason indicated in the oldest received or generated FRS Message within the FRS Message Queue.
15:0	FRS_MSG_QUEUE_FUNCTION_ID. Read-only. Reset: 0000h. Indicates the Requester ID indicated in the oldest received or generated FRS Message within the FRS Message Queue.

BXXD0[1F1...2F1]x570 (PCIERCCFG::READINESS_TIME_REPORTING_ENH_CAP_LIST)

Read-only.

Readiness Time Reporting Extended Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x570; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x570; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x570; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x570; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000570; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000570; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000570; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000570; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000570; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000570; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000570; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000570; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000570; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000570; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 57Ch. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0022h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x574 (PCIERCCFG::READINESS_TIME_REPORTING_1)

Read-only. Reset: 80A1_EA1Eh.

Readiness Time Reporting 1 register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x574; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x574; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x574; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x574; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000574; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000574; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000574; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000574; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000574; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000574; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000574; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000574; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000574; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000574; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31	VALID. Read-only. Reset: 1. 0=Values not Ready. 1=Values are Valid. Indicates if the time values reported in this capability structure are valid.
30:24	Reserved.
23:12	DL_UP_TIME. Read-only. Reset: A1Eh. When Valid bit is set, indicates the time required for the function to be configuration ready, following the Downstream Port reporting Data Link Layer Active is set. Encodings are the same as for RESET_TIME.
11:0	RESET_TIME. Read-only. Reset: A1Eh. When Valid bit is set, indicates the time required for the function to be configuration ready, following a conventional reset. The lower nine bits indicate the value. The upper three bits indicate the scale used for the value, encoded as: 0 = 1 ns; 1 = 32 ns; 2 = 1024 ns; 3 = 32768 ns; 4 = 1048576 ns; 5 = 33554432 ns.

BXXD0[1F1...2F1]x578 (PCIERCCFG::READINESS_TIME_REPORTING_2)

Read-only.

Readiness Time Reporting 2 register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x578; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x578; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x578; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x578; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000578; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000578; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000578; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000578; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000578; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000578; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000578; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000578; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000578; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000578; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:24	Reserved.
23:12	D3HOT_TO_D0_TIME. Read-only. Reset: 80Ah. When Valid bit is set and Immediate Readiness on Return to D0 bit is clear, indicates the time required for the function to be configuration ready, following a D3hot to D0 transition. Encodings are the same as for RESET_TIME.
11:0	FLR_TIME. Read-only. Reset: Fixed,000h. When Valid bit is set and Function Level Reset Capability is set, indicates the time required for the function to be configuration ready, following a FLR. Encodings are the same as for RESET_TIME.

BXXD0[1F1...2F1]x57C (PCIERCCFG::PCIE_DVSEC_FLEX_BUS_ENH_CAP_LIST)

Read-only.

Designated Vendor-Specific Extended Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x57C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x57C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x57C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x57C; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000057C; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000057C; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000057C; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000057C; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000057C; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000057C; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000057C; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000057C; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000057C; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000057C; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 5E0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0023h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x580 (PCIERCCFG::DVSEC_HEADER_1)

Read-only.

Designated Vendor-Specific Header 1.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x580; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x580; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x580; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x580; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000580; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000580; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000580; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000580; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000580; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000580; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000580; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000580; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000580; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000580; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:20	DVSEC_LENGTH. Read-only. Reset: Fixed,010h. DVSEC Length
19:16	DVSEC_REVISION. Read-only. Reset: Fixed,0h. DVSEC Revision number
15:0	DVSEC_VENDOR_ID. Read-only. DVSEC Vendor ID for Flex Bus Device

BXXD0[1F1...2F1]x584 (PCIERCCFG::DVSEC_HEADER_2)

Read-only. Reset: Fixed,0007h.

Designated Vendor-Specific Header 2.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x584; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x584; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x584; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x584; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000584; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000584; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000584; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000584; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000584; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000584; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000584; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000584; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000584; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000584; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description**15:0 DVSEC_ID.** Read-only. Reset: Fixed,0007h. DVSEC ID**BXXD0[1F1...2F1]x586 (PCIERCCFG::DVSEC_FLEX_BUS_PORT_CAP)**

Read-only.

DVSEC Flex Bus Capability.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x586; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x586; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x586; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x586; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000586; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000586; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000586; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000586; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000586; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000586; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000586; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000586; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000586; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000586; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description**15:3** Reserved.**2 MEM_CAPABLE.** Read-only. If set indicates CXL™.mem protocol support when operating in Flex Bus.AL mode**1 IO_CAPABLE.** Read-only. Reset: Fixed,1. If set indicates CXL™.io protocol support when operating in Flex Bus.AL mode**0 CACHE_CAPABLE.** Read-only. If set indicates CXL™.cache protocol support when operating in Flex Bus AL mode

BXXD0[1F1...2F1]x588 (PCIERCCFG::DVSEC_FLEX_BUS_PORT_CONTROL)

Flex Bus Control register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x588; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x588; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x588; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x588; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000588; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000588; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000588; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000588; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000588; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000588; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000588; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000588; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000588; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000588; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
15:10	Reserved.
9	RETIMER2_PRESENT . Read-write. Reset: 0. When set, indicates presence of retimer2.
8	RETIMER1_PRESENT . Read-write. Reset: 0. When set, indicates presence of retimer1.
7:5	Reserved.
4	DRIFT_BUFFER_ENABLE . Read-write. Reset: 0. Drift_Buffer_Enable: When set, enables drift buffer (instead of elastic buffer) if there is a common reference clock.
3	CXL_SYNC_HDR_BYPASS_EN . Read-write. Reset: 0. When set, enables bypass of the 2-bit sync header by the Flex Bus physical layer when operating in Flex Bus mode. This is a performance optimization.
2	MEM_EN . Read-write. Reset: 0. When set, enables CXL™.mem protocol operation when in Flex Bus.AL mode.
1	IO_EN . Read-only. Reset: Fixed,1. When set, enables CXL™.io protocol operation when in Flex Bus.AL mode.
0	CACHE_EN . Read-write. Reset: 0. Enables CXL™ cache protocol operation when in Flex Bus AL mode.

BXXD0[1F1...2F1]x58A (PCIERCCFG::DVSEC_FLEX_BUS_PORT_STATUS)**Flex Bus Status Register.**

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x58A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]	
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x58A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]	
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x58A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]	
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x58A; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]	
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx0000058A; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h	
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx0000058A; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h	
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx0000058A; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h	
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx0000058A; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h	
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx0000058A; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h	
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx0000058A; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h	
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx0000058A; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h	
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx0000058A; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h	
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx0000058A; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h	
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx0000058A; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h	
Bits	Description
15:11	Reserved.
10	CXL_UNEXPECTED_PROTOCOL_ID_DROPPED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. When set, indicates that the physical layer dropped a flit with an unexpected protocol ID that is not due to an Uncorrectable protocol ID framing error. Write 1 to clear.
9	CXL_UNCORRECTABLE_PROTOCOL_ID_FRAMING_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if CXL™ Uncorrectable Protocol ID Framing error has occurred. Write 1 to clear.
8	CXL_CORRECTABLE_PROTOCOL_ID_FRAMING_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if CXL™ Correctable Protocol ID Framing error has occurred. Write 1 to clear.
7:5	Reserved.
4	DRIFT_BUFFER_ENABLED. Read-only. When set, indicates that the physical layer has enabled its drift buffer instead of its elastic buffer.
3	CXL_SYNC_HDR_BYPASS_ENABLED. Read-only. When set, indicates that bypass of the 2-bit sync header by the Flex Bus sphysical layer has been enabled while operating in Flex Bus mode as a result of PCIe alternate protocol negotiation for Flex Bus.
2	MEM_ENABLED. Read-only. When set,, indicates that CXL™.mem protocol operation has been enabled as a result of the PCIe alternate protocol negotiation for Flex Bus.
1	IO_ENABLED. Read-only. When set, indicates that CXL™.io protocol operation has been enabled as a result of PCIe alternate protocol negotiation for Flex Bus.
0	CACHE_ENABLED. Read-only. When set indicates that CXL™.cache protocol operation has been enabled as a result of PCIe alternate protocol negotiation for Flex Bus.

BXXD0[1F1...2F1]x5E0 (PCIERCCFG::SFI_ENH_CAP_LIST)

Read-only.

System Firmware Intermediary Extended Capability header.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x5E0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x5E0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x5E0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x5E0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000005E0; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000005E0; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000005E0; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000005E0; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000005E0; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000005E0; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000005E0; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000005E0; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000005E0; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000005E0; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 5F4h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,002Ch. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x5E4 (PCIERCCFG::SFI_CAP)

System Firmware Intermediary Capability register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x5E4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x5E4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x5E4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x5E4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000005E4; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000005E4; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000005E4; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000005E4; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000005E4; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000005E4; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000005E4; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000005E4; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000005E4; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000005E4; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:1	Reserved.
0	SFI_OOB_PD_SUPPORTED. Read-write. 0=Not Supported. 1=Supported. Indicates if a Port supports the ability to use out-of-band presence to determine Presence Detect State and Component Presence.

BXXD0[1F1...2F1]x5E6 (PCIERCCFG::SFI_CNTL)

System Firmware Intermediary Control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x5E6; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x5E6; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x5E6; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x5E6; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000005E6; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000005E6; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000005E6; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000005E6; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000005E6; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000005E6; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000005E6; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000005E6; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000005E6; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000005E6; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description										
15:10	Reserved.										
9	SFI_DRS_TRIGGER . Write-only. Reset: 0. When SFI DRS Mask bit is clear, writes of 1 to this bit trigger the Downstream Port to behave as if a DRS Message was received; otherwise, writes to this bit have no effect. Reads always return 0.										
8	SFI_DRS_SIGNALING_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function generates an ERR_COR Message on a SFI DRS Message received event.										
7	SFI_DRS_MASK . Read-write. Reset: 0. 0=Report actual DRS Message received status in Link Status 2. 1=0. Controls the value returned in the DRS Message Received bit.										
6	SFI_HPS_SUPPRESS . Read-write. Reset: 0. 0=Report actual Hot-Plug Surprise capability in Slot Cap. 1=0. Controls the value returned in the Hot-Plug Surprise bit.										
5:4	SFI_DPF_CONTROL . Read-write. Reset: 0h. Controls which TLPs targeting components downstream of the port will be handled by the port as if the link was DL_Down. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>None</td></tr> <tr> <td>1h</td><td>All Requests</td></tr> <tr> <td>2h</td><td>Only Configuration Requests</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	None	1h	All Requests	2h	Only Configuration Requests	3h	Reserved.
Value	Description										
0h	None										
1h	All Requests										
2h	Only Configuration Requests										
3h	Reserved.										
3	SFI_DLL_STATE_CHANGED_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function generates an ERR_COR Message on a SFI Data Link Layer link state changed event.										
2	SFI_OOB_PD_CHANGED_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. If SFI OOB PD Capability is supported, controls if the function generates an ERR_COR Message on a SFI out-of-band presence detect changed event.										
1	SFI_DLL_STATE_MASK . Read-write. Reset: 0. 0=Report actual Data Link Layer link state in Link Status register. 1=Report 0 in Link Status Register. Controls the value returned in the Data Link Layer Link Active bit.										
0	SFI_PD_STATE_MASK . Read-write. Reset: 0. 0=Report actual presence detect state in Slot Status register. 1=Report 0 in Slot Status Register. Controls the value returned in the Presence Detect State bit.										

BXXD0[1F1...2F1]x5E8 (PCIERCCFG::SFI_STATUS)

System Firmware Intermediary Status register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x5E8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x5E8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x5E8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x5E8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000005E8; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000005E8; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000005E8; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000005E8; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000005E8; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000005E8; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000005E8; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000005E8; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000005E8; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000005E8; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:6	Reserved.
5	SFI_DRS_RECEIVED. Read-write. Reset: 0. 0=Not Detected. 1=Detected. When DRS Supported bit is set, indicates if the Port has received a DRS Message.
4	SFI_DLL_STATE_CHANGED. Read-write. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the value reported in the SFF DLL State bit is changed.
3	SFI_DLL_STATE. Read-only. 0=Not DL_Active state. 1=DL_Active state. If Data Link Layer Link Active Capability is supported, always indicates the true status of the Data Link Control and Management State Machine even if DL state is masked.
2	SFI_OOB_PD_CHANGED. Read-write. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the value reported in the SFI OOB PD State bit is changed.
1	SFI_OOB_PD_STATE. Read-only. Reset: 0. 0=Adapter not Present. 1=Adapter Present. Indicates the out-of-band presence detect state of an adapter in the slot, regardless of the in-band presence detect state.
0	SFI_PD_STATE. Read-only. Reset: 0. 0=Adapter not Present. 1=Adapter Present. Always indicates the true presence detect state of an adapter in the slot, even if masking for Presence Detect is enabled.

BXXD0[1F1...2F1]x5EC (PCIERCCFG::SFI_CAM_ADDRESS)

System Firmware Intermediary CAM Address register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x5EC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x5EC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x5EC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]
_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x5EC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]
_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000005EC; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h
_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000005EC; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h
_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000005EC; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h
_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000005EC; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h
_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000005EC; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h
_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000005EC; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h
_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000005EC; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h
_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000005EC; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h
_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000005EC; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h
_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000005EC; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
31:28	Reserved.
27:0	SFI_CAM_ADDRESS. Read-write. Controls the target address for the Configuration request generated by CAM.

BXXD0[1F1...2F1]x5F0 (PCIERCCFG::SFI_CAM_DATA)

Read-write.

System Firmware Intermediary CAM Address register.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x5F0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x5F0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x5F0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x5F0; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000005F0; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000005F0; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000005F0; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000005F0; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000005F0; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000005F0; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000005F0; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000005F0; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000005F0; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000005F0; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:0	SFI_CAM_DATA. Read-write. Reads of this register cause a Configuration Read request to be generated by CAM. Writes of this register cause a Configuration Write request to be generated by CAM, using the value written to this register. For both types of Configuration request, the target address is provided by the value in the SFI_CAM_ADDRESS register.
------	--

BXXD0[1F1...2F1]x5F4 (PCIERCCFG::PCIE_DVSEC_GPF_ENH_CAP_LIST)

Read-only.

Designated Vendor-Specific Extended Capability header.

`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x5F4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x5F4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x5F4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x5F4; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000005F4; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000005F4; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000005F4; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000005F4; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000005F4; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000005F4; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000005F4; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000005F4; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000005F4; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000005F4; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`**Bits Description**

31:20	NEXT_PTR. Read-only. Reset: 604h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0023h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]x5F8 (PCIERCCFG::GPF_DVSEC_HEADER_1)

Read-only.

GPF DVSEC Header 1.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x5F8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x5F8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x5F8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x5F8; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000005F8; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000005F8; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000005F8; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000005F8; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000005F8; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000005F8; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000005F8; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000005F8; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000005F8; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000005F8; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description31:20 **DVSEC_LENGTH.** Read-only. Reset: Fixed,010h. The length of the GPF DVSEC in dwords.19:16 **DVSEC_REVISION.** Read-only. Reset: Fixed,0h. The revision of GPF capability.15:0 **DVSEC_VENDOR_ID.** Read-only. The DVSEC Vendor ID for GPF.**BXXD0[1F1...2F1]x5FC (PCIERCCFG::GPF_DVSEC_HEADER_2)**

Read-only. Reset: Fixed,0004h.

GPF DVSEC Header 2.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x5FC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x5FC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x5FC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]

_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x5FC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]

_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx000005FC; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h

_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx000005FC; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h

_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx000005FC; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h

_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx000005FC; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h

_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx000005FC; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h

_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx000005FC; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h

_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx000005FC; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h

_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx000005FC; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h

_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx000005FC; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h

_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx000005FC; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits Description15:0 **DVSEC_ID.** Read-only. Reset: Fixed,0004h. DVSEC ID for GPF.

BXXD0[1F1...2F1]x600 (PCIERCCFG::GPF_PHASE_1_CNTL)

Read-write. Reset: 0000h.

GPF Phase 1 control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x600; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x600; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x600; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x600; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000600; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000600; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000600; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000600; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000600; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000600; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000600; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000600; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000600; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000600; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:12	Reserved.
11:8	PORT_GPF_PHASE_1_TIMEOUT_SCALE. Read-write. Reset: 0h. Port GPF Phase 1 Timeout Scale: This field specifies the time scale associated with GPF Phase 1 Timeout.
7:4	Reserved.
3:0	PORT_GPF_PHASE_1_TIMEOUT_BASE. Read-write. Reset: 0h. Port GPF Phase 1 Timeout Base: This field determines the GPF Phase 1 timeout. The timeout duration is calculated by multiplying the Timeout Base with the Timeout Scale.

BXXD0[1F1...2F1]x602 (PCIERCCFG::GPF_PHASE_2_CNTL)

Read-write. Reset: 0000h.

GPF Phase 2 control register.

_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x602; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x602; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x602; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x602; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000602; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000602; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000602; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000602; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000602; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000602; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000602; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000602; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000602; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000602; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h

Bits	Description
15:12	Reserved.
11:8	PORT_GPF_PHASE_2_TIMEOUT_SCALE. Read-write. Reset: 0h. Port GPF Phase 1 Timeout Scale: This field specifies the time scale associated with GPF Phase 1 Timeout.
7:4	Reserved.
3:0	PORT_GPF_PHASE_2_TIMEOUT_BASE. Read-write. Reset: 0h. Port GPF Phase 2 Timeout Base: This field determines the GPF Phase 2 timeout. The timeout duration is calculated by multiplying the Timeout Base with the Timeout Scale.

BXXD0[1F1...2F1]x604 (PCIERCCFG::DOE_ENH_CAP_LIST)

Read-only.

PCIe DOE Extended Capability Header`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]x604; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]x604; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1x604; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1x604; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000604; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000604; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000604; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000604; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000604; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000604; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000604; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000604; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000604; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000604; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 000h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,002Eh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD0[1F1...2F1]xFFC (PCIERCCFG::TX_DUMMY_REG)

Read-write. Reset: 0000_0000h.

TX Tile Dummy Register.`_func[6:0]_instPCIE0_nbio0_aliasHOST; BXXD01F[7:1]xFFC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func[6:0]_instPCIE0_nbio1_aliasHOST; BXXD01F[7:1]xFFC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio0_aliasHOST; BXXD02F1xFFC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio0_aliasSMN[NB_BUS_NUM]``_func7_instPCIE3_nbio1_aliasHOST; BXXD02F1xFFC; BXX=IOHC::NB_BUS_NUM_CNTL_nbio1_aliasSMN[NB_BUS_NUM]``_func[8:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIECORE0P[8:0]CFGx00000FFC; NBIO0PCIECORE0P[8:0]CFG=1A30_[8:0]000h``_func[8:0]_instPCIE1_nbio0_aliasSMN; NBIO0PCIECORE1P[8:0]CFGx00000FFC; NBIO0PCIECORE1P[8:0]CFG=1A70_[8:0]000h``_func[8:0]_instPCIE2_nbio0_aliasSMN; NBIO0PCIECORE2P[8:0]CFGx00000FFC; NBIO0PCIECORE2P[8:0]CFG=1A80_[8:0]000h``_func[8:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIECORE3P[8:0]CFGx00000FFC; NBIO0PCIECORE3P[8:0]CFG=1A40_[8:0]000h``_func[3:0]_instPCIE4_nbio0_aliasSMN; NBIO0PCIECORE4P[3:0]CFGx00000FFC; NBIO0PCIECORE4P[3:0]CFG=1AB0_[3:0]000h``_func[8:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIECORE0P[8:0]CFGx00000FFC; NBIO1PCIECORE0P[8:0]CFG=1A50_[8:0]000h``_func[8:0]_instPCIE1_nbio1_aliasSMN; NBIO1PCIECORE1P[8:0]CFGx00000FFC; NBIO1PCIECORE1P[8:0]CFG=1A90_[8:0]000h``_func[8:0]_instPCIE2_nbio1_aliasSMN; NBIO1PCIECORE2P[8:0]CFGx00000FFC; NBIO1PCIECORE2P[8:0]CFG=1AA0_[8:0]000h``_func[8:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIECORE3P[8:0]CFGx00000FFC; NBIO1PCIECORE3P[8:0]CFG=1A60_[8:0]000h``_func[3:0]_instPCIE4_nbio1_aliasSMN; NBIO1PCIECORE4P[3:0]CFGx00000FFC; NBIO1PCIECORE4P[3:0]CFG=1AD0_[3:0]000h`

Bits	Description
31:1	Reserved.
0	TX_DUMMY_REG. Read-write. Reset: 0. This register was added to ensure that the TX Tile bifplr verilog file would have at least 1 register in it to prevent synthesis flow errors.

13.7.6 CXL™

Figure 60 [System view of a CXL™ Device] gives the system view of CXL™ device hierarchy. A CXL™ device appears as a Root Complex integrated endpoint to the system software. The configuration space of this root complex integrated endpoint is implemented by the device itself. The CXL™ device is enumerated normally just like any other [PCIe](#) device. The CXL™ upstream and downstream ports are not enumerated using legacy software. For the purpose of this document we will focus on the CXL™ Downstream port.





Figure 60: System view of a CXL™ Device

13.7.7 CXL™ Register Spaces

13.7.7.1 CXL™ Downstream Port Registers

The CXL™ DP memory mapped registers are mapped to a memory space defined by the CXL™ RCRB Base Register which are located in IOHC. There are one set of Base Registers for each CXLport. Enabling the CXL™ register [MMIO](#) space for a [PCIe](#) bridge make it to operate in CXL™ mode. Under CXL™ mode, the CXL™ port register space are accessed through MMIO and the PCI configuration space for the bridge to be hidden. The CXL™ port register space implements the MEMBAR0 and the CXL™ DP DVSEC. The MEMBAR0 will point to another space where the CXL™ component register spaces will reside.



Note 1: IOHC receives the X86 transaction with SDP addresses and Converts it to the SMN address. It then sends the transaction on SMN Using its RSMU host interface

Note 2: FW and all RSMU host interfaces are only connected to the SMN bus. Therefore, they only understand SMN addresses

Figure 61: Software view of single CXL™ port

Please note that the Configuration space on the [SMN](#) stack will look like PCle or CXL™ RCRB based on a strap. If the strap is set to enable CXL™, the registers will look like CXL™, otherwise they will look like PCle (reset defaults the strap to PCle). This strap will be set by AMD software (BIOS) once they read the Alternate protocol negotiated bit in the

PCIe configuration space after link training. Please refer to Compute Express Link 1.1 Specification for more information.

13.7.7.2 CXL™ Component registers

To handle the requirements of CXL™ component registers, the PCIe IP uses another Aperture ID. The CXL™ register space requirement is quite large and it was not possible to fit these in the existing 1MB space allocated for PCIe. Thus using another Aperture ID allows additional 1MB space (20 bit address) where the CXL™ component registers can be easily mapped.

CXL SMN Address Map – 20 bits

19-16	15-0		Bit definition
Port #	15:12 = 0x0	Address bits 11-0	CXL.io Registers (4K)
	15:12 = 0x1	Address bits 11-0	CXL Cache/Mem Registers (4K)
	0x2000 to 0xDFFF		CXL Implementation Specific Registers (48K)
	0xE000 to 0xE3FF		CXL ARBMUX Registers (1K)
	0xE400 to 0xEFFF		Reserved (7K)

Note: For the ARBMUX space, 1KB is required. IOHC will return 0's for access to the 7K reserved space.

Figure 62: CXL™ SMN address mapping

13.7.8 CXL™ Registers

13.7.8.1 CXLIO Registers

NBIO0PCIE0FUNC0CXLIOx00000004...NBIO1PCIE3FUNC3CXLIOx00000004 (CXLIO::CXLIO_SCRATCH)	
Read-write. Reset: 0000_0000h.	
Scratch register.	
_func[3:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIE0FUNC[3:0]CXLIOx00000004; NBIO0PCIE0FUNC[3:0]CXLIO=800[3:0]_0000h	
_func[3:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIE3FUNC[3:0]CXLIOx00000004; NBIO0PCIE3FUNC[3:0]CXLIO=801[3:0]_0000h	
_func[3:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIE0FUNC[3:0]CXLIOx00000004; NBIO1PCIE0FUNC[3:0]CXLIO=802[3:0]_0000h	
_func[3:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIE3FUNC[3:0]CXLIOx00000004; NBIO1PCIE3FUNC[3:0]CXLIO=803[3:0]_0000h	
Bits	Description
31:0	CXLIO_SCRATCH. Read-write. Reset: 0000_0000h. Scratch register.

13.7.8.2 CXLARBMUX Registers

**NBIO0PCIE0FUNC0CXLx00000004...NBIO1PCIE3FUNC3CXLx00000004
(CXLARBMUX::CXLARBMUX_SCRATCH)**

Read-write. Reset: 0000_0000h.

Scratch register.

_func[3:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIE0FUNC[3:0]CXLx00000004; NBIO0PCIE0FUNC[3:0]CXL=800[3:0]_E000h_func[3:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIE3FUNC[3:0]CXLx00000004; NBIO0PCIE3FUNC[3:0]CXL=801[3:0]_E000h_func[3:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIE0FUNC[3:0]CXLx00000004; NBIO1PCIE0FUNC[3:0]CXL=802[3:0]_E000h_func[3:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIE3FUNC[3:0]CXLx00000004; NBIO1PCIE3FUNC[3:0]CXL=803[3:0]_E000h**Bits Description**31:0 **CXLARBMUX_SCRATCH**. Read-write. Reset: 0000_0000h. Scratch register.**NBIO0PCIE0FUNC0CXLx00000180...NBIO1PCIE3FUNC3CXLx00000180
(CXLARBMUX::CXLARBMUX_IO_CNTL)**

Read-write. Reset: 0000_0000h.

ARB/MUX Arbitration Control register for CXL™.io

_func[3:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIE0FUNC[3:0]CXLx00000180; NBIO0PCIE0FUNC[3:0]CXL=800[3:0]_E000h_func[3:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIE3FUNC[3:0]CXLx00000180; NBIO0PCIE3FUNC[3:0]CXL=801[3:0]_E000h_func[3:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIE0FUNC[3:0]CXLx00000180; NBIO1PCIE0FUNC[3:0]CXL=802[3:0]_E000h_func[3:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIE3FUNC[3:0]CXLx00000180; NBIO1PCIE3FUNC[3:0]CXL=803[3:0]_E000h**Bits Description**

31:8 Reserved.

7:4 **CXL_IO_ROUND_ROBIN_ARBITRATION_WEIGHT**. Read-write. Reset: 0h. Controls the weight assigned to CXL™.io in the weighted round robin arbitration between CXL™ protocols.

3:0 Reserved.

**NBIO0PCIE0FUNC0CXLx000001C0...NBIO1PCIE3FUNC3CXLx000001C0
(CXLARBMUX::CXLARBMUX_CACHEMEM_CNTL)**

Read-write. Reset: 0000_0000h.

ARB/MUX Arbitration Control register for CXL™.cache and CXL™.mem

_func[3:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIE0FUNC[3:0]CXLx000001C0; NBIO0PCIE0FUNC[3:0]CXL=800[3:0]_E000h_func[3:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIE3FUNC[3:0]CXLx000001C0; NBIO0PCIE3FUNC[3:0]CXL=801[3:0]_E000h_func[3:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIE0FUNC[3:0]CXLx000001C0; NBIO1PCIE0FUNC[3:0]CXL=802[3:0]_E000h_func[3:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIE3FUNC[3:0]CXLx000001C0; NBIO1PCIE3FUNC[3:0]CXL=803[3:0]_E000h**Bits Description**

31:8 Reserved.

7:4 **CXL_CACHEMEM_ROUND_ROBIN_ARBITRATION_WEIGHT**. Read-write. Reset: 0h. Controls the weight assigned to CXL™.cache and CXL™.mem in the weighted round robin arbitration between CXL™ protocols.

3:0 Reserved.

13.7.8.3 CXLIMPLSP Registers**NBIO0PCIE0FUNC0CXLIMPLSPx00000004...NBIO1PCIE3FUNC3CXLIMPLSPx00000004 (CXLIMPLSP::CXLIMPLSP_SCRATCH)**

Read-write. Reset: 0000_0000h.	
Scratch register.	
_func[3:0]_instPCIE0_nbio0_aliasSMN; NBIO0PCIE0FUNC[3:0]CXLIMPLSPx00000004; NBIO0PCIE0FUNC[3:0]CXLIMPLSP=800[3:0]_2000h	
_func[3:0]_instPCIE3_nbio0_aliasSMN; NBIO0PCIE3FUNC[3:0]CXLIMPLSPx00000004; NBIO0PCIE3FUNC[3:0]CXLIMPLSP=801[3:0]_2000h	
_func[3:0]_instPCIE0_nbio1_aliasSMN; NBIO1PCIE0FUNC[3:0]CXLIMPLSPx00000004; NBIO1PCIE0FUNC[3:0]CXLIMPLSP=802[3:0]_2000h	
_func[3:0]_instPCIE3_nbio1_aliasSMN; NBIO1PCIE3FUNC[3:0]CXLIMPLSPx00000004; NBIO1PCIE3FUNC[3:0]CXLIMPLSP=803[3:0]_2000h	
Bits	Description
31:0	CXLIMPLSP_SCRATCH. Read-write. Reset: 0000_0000h. Scratch register.

13.8 NBIF**13.8.1 Introduction**

The NBIO (North Bridge I/O) container is the sub-system design hierarchy that assembles the various NBIO blocks to build a high performance and low power [PCIe](#)-compatible I/O interconnect. The NBIO provides PCIe connectivity to external devices as well as AXI-based IPs.

The nBIF serves to build a PCIe system view and data path for both AMD specific clients and general 3rd-party IP clients.

- Root Complex (RC) port (in APU mode) or switch downstream port (in discrete mode) PCIe function
- One multi-function PCIe endpoint device
- Standard PCIe features and AMD specific features

Generally, nBIF support 2 main directions of transactions:

- Host transactions, which come from upstream components and go to [SMN](#).
- DMA transactions, which come from client IPs to upstream components.

This section describes the nBIF and the related features programming requirements.




Figure 63: nBIF System Hub Diagram

13.8.2 nBIF features

General nBIF System Hub features:

- SW_DS + EP configuration in single discrete mode
- Covers all AXI IPs connected through System Hub and performs SDP/AXI conversion for System Hub traffic
- Provides [PCIe](#) software view for internal IPs including all System Hub clients
- PCIe Advanced Error Reporting

13.8.3 Register Access

13.8.3.1 Access from SMN

All nBIF System Hub registers, including CFG registers or MMR or private registers, are mapped to [SMN](#). All accesses from SMN should use flattened 32-bit SMN addresses.

To leverage SMN security policy, even host register access from nBIF, nBIF would forward access to SMN, then receive access from SMN. The access routing is performed by the SMN.

13.8.3.1.1 nBIF's SMN Aperture

Generally, nBIF's register in BIF's aperture consists of the following types:

- Per-function CFG registers for BIF.SWDS (or iRC) port functions and BIF.EP functions.
- VF configuration registers for certain PF with SRIOV support.
- MSI-X [PBA](#) and per-vector masking/pending bits.
- Some common register sets per endpoint function and per downstream port (32 32-bit [DW](#) per function at most).

The nBIF reserves one 4 KB to shadow PCIESWUS.CFG registers, which is re-allocated inside nBIF.




Figure 64: nBIF aperture SMN map

13.8.3.1.2 SystemHub SMN Aperture

The [MMIO](#) registers in SystemHub can be categorized into two groups:

- SystemHub/GDC private registers.
- GPV (Global Programmer View).

In [SMN](#) space, sixteen 1 [MB](#) apertures have assigned to SystemHub which sums up to 16 MB register space (AperID 0x14~0x23). Each SystemHub instance consumes a 2 MB space, so up-to 8 SystemHub instances can be accommodated. The diagram below describes the register mapping methodology in 2 MB space and detailed mapping.

- The entire space is organized in unit of 4 KB page.
- The top 128 KB (16, 4 KB pages) is reserved for SystemHub/GDC private registers:
 - The first 64 KB is for GDC MMReg.
 - The next 60 KB is for SystemHub MMReg (Register for one SystemHub clock domain occupies 1, 4 KB).
 - The last 4 KB is for GDC Non-MMIO Reg (The first 2 KB is for GDC_RST and the second 2 KB is for GDC_RAS).
- The remaining spaces are reserved.




Figure 65: SystemHub Aperture

13.8.3.2 Configuration (CFG) Register Access from Host CPU

13.8.3.2.1 CFG Direct Access

All PCI Express configuration registers can be accessed directly by CFG type transactions.

nbif0: RC-port0 + EP device0

RC-port1 + EP device1

nbif1: RC-port0 + EP device0

nbif2: SW.DS-port0 + EP device0

All configuration space registers are all mapped to 4 KB pages of nbif*cfg in [SMN](#).

13.8.3.3 Direct Accessing nBIF Register for MMReg

A nBIF client may have memory-mapped registers (MMReg) in the client, and through nBIF, those registers can be accessed using the memory-mapped addresses within CPU system memory space.

13.8.4 NBIF Registers

13.8.4.1 NBIFEPF0CFG Registers

BXXD00F0x000 (NBIFEPF0CFG::VENDOR_ID)	
Read-only. Reset: 1022h.	
Vendor ID register.	
_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x000;	
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x000;	
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x000;	
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x000;	
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x000;	
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x000;	
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x000;	
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x000;	
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000000; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000000; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000000; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000000; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
15:0	VENDOR_ID . Read-only. Reset: 1022h. Identifies the manufacturer of the device.

BXXD00F0x002 (NBIFEPF0CFG::DEVICE_ID)

Read-only.

Device ID register.

`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x002;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x002;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x002;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x002;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x002;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x002;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x002;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x002;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000002; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000002; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000002; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000002; NBIO1NBIF0EPF0CFG=10348000h`**Bits Description****15:0** **DEVICE\_ID.** Read-only. Identifies the particular device.Reset: `_dev0_func0_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]; 14ACh`Reset: `_dev0_func0_instNBIF2_nbio[1:0]_alias[SMN,HOST]; 14C2h`Reset: `_dev1_func0_instNBIF0_nbio[1:0]_alias[SMN,HOST]; 7901h`

BXXD00F0x004 (NBIFEPF0CFG::COMMAND)

Provides control over a function's ability to generate and respond to bus cycles.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x004; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x004; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x004; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x004; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x004; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x004; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x004; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x004; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000004; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000004; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000004; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000004; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
15:11	Reserved.
10	INT_DIS . Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the ability of a function to generate INTx interrupt Messages.
9	FAST_B2B_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
8	SERR_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to signal upstream, Non-fatal and Fatal errors detected by the function, and the ability of a Port to forward upstream, Non-fatal and Fatal signals received by the Port's secondary interface.
7	AD_STEPPING . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	PARITY_ERROR_RESPONSE . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to log errors in the Master Data Parity Error bit of the Status register.
5	PAL_SNOOP_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	MEM_WRITE_INVALIDATE_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
3	SPECIAL_CYCLE_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
2	BUS_MASTER_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to issue Memory and I/O Read/Write Requests, and the ability of a Port to forward Memory and I/O Read/Write Requests in the upstream direction.
1	MEM_ACCESS_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to accept Memory Space accesses.
0	IO_ACCESS_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to accept I/O Space accesses.

BXXD00F0x006 (NBIFEPF0CFG::STATUS)

Used to record status information for bus related events on the primary interface.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x006; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x006; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x006; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x006; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x006; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x006; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x006; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x006; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000006; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000006; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000006; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000006; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
15	PARITY_ERROR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function receives a poisoned TLP on the primary interface.
14	SIGNALED_SYSTEM_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. For a function with its SERR Enable bit in the Command register set, indicates if the function signals a Non-fatal or Fatal error on the primary interface.
13	RECEIVED_MASTER_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Unsupported Request Completion Status on the primary interface.
12	RECEIVED_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Completer Abort Completion Status on the primary interface.
11	SIGNAL_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function completes a Request using Completer Abort Completion Status on the primary interface.
10:9	DEVSEL_TIMING. Read-only. Reset: Fixed,0h. Does not apply to PCI Express.
8	MASTER_DATA_PARITY_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Description: For a Requester with its Parity Error Response bit in the Command register set, indicates if either of the following two conditions occurs on the primary interface: 1) Requester receives a poisoned Completion 2) Requester transmits a poisoned Request. For a Port with its Parity Error Response bit in the Command register set, indicates if either of the following two conditions occurs on the primary interface: 1) Port receives a poisoned Completion going downstream 2) Port transmits a poisoned Request upstream.
7	FAST_BACK_CAPABLE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	Reserved.
5	PCI_66_CAP. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	CAP_LIST. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates the presence of a capability list item.
3	INT_STATUS. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if an INTx interrupt Message is pending internally in the function.
2:1	Reserved.
0	IMMEDIATE_READINESS. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is able to successfully complete valid configuration cycles at any time following any type of reset.

BXXD00F0x008 (NBIFEPF0CFG::REVISION_ID)

Read-only.

Indicates a device specific revision identifier.

`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x008;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x008;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x008;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x008;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x008;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x008;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x008;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x008;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000008; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000008; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000008; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000008; NBIO1NBIF0EPF0CFG=10348000h`**Bits Description****7:4** **MAJOR\_REV\_ID.** Read-only. Indicates major revision identifier.Reset: `_dev0_func0_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST]: 0h`Reset: `_dev1_func0_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 9h`**3:0** **MINOR_REV_ID.** Read-only. Reset: 1h. Indicates minor revision identifier.**BXXD00F0x009 (NBIFEPF0CFG::PROG_INTERFACE)**

Read-only.

The Programming Interface register is used with the Base Class Code and the Sub-Class Code registers.

`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x009;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x009;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x009;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x009;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x009;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x009;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x009;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x009;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000009; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000009; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000009; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000009; NBIO1NBIF0EPF0CFG=10348000h`**Bits Description****7:0** **PROG\_INTERFACE.** Read-only. Identifies the specific register-level programming interface of the function, if one is required.Reset: `_dev0_func0_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST]: 00h`Reset: `_dev1_func0_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 01h`

BXXD00F0x00A (NBIFEPF0CFG::SUB_CLASS)

Read-only.

The Sub-Class Code register is used with the Base Class Code and the Programming Interface registers.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x00A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x00A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x00A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x00A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x00A;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x00A;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x00A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x00A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000000A; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000000A; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000000A; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000000A; NBIO1NBIF0EPF0CFG=10348000h

Bits Description**7:0 SUB_CLASS.** Read-only. Identifies more specifically the operation of the function.

Reset: _dev0_func0_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST]: 00h

Reset: _dev1_func0_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 06h

BXXD00F0x00B (NBIFEPF0CFG::BASE_CLASS)

Read-only.

The Base Class Code register is used with the Sub-Class Code and the Programming Interface registers.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x00B;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x00B;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x00B;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x00B;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x00B;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x00B;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x00B;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x00B;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000000B; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000000B; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000000B; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000000B; NBIO1NBIF0EPF0CFG=10348000h

Bits Description**7:0 BASE_CLASS.** Read-only. Identifies broadly the type of operation the function performs.

Reset: _dev0_func0_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST]: 13h

Reset: _dev1_func0_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 01h

BXXD00F0x00C (NBIFEPF0CFG::CACHE_LINE)

Read-write. Reset: 00h.

Cache Line Size register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x00C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x00C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x00C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x00C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x00C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x00C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x00C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x00C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000000C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000000C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000000C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000000C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

7:0	CACHE_LINE_SIZE. Read-write. Reset: 00h. Records the system cacheline size in units of DWORDs.
-----	---

BXXD00F0x00D (NBIFEPF0CFG::LATENCY)

Read-only. Reset: Fixed,00h.

Master Latency Timer register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x00D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x00D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x00D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x00D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x00D;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x00D;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x00D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x00D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000000D; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000000D; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000000D; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000000D; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

7:0	LATENCY_TIMER. Read-only. Reset: Fixed,00h. Does not apply to PCI Express.
-----	---

BXXD00F0x00E (NBIFEPF0CFG::HEADER)

Read-only.

Configuration Space header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x00E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x00E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x00E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x00E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x00E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x00E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x00E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x00E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000000E; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000000E; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000000E; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000000E; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description								
7	DEVICE_TYPE. Read-only. Reset: 1. 0=Single-Function Device. 1=Multi-Function Device. Identifies if the device contains multiple functions.								
6:0	HEADER_TYPE. Read-only. Reset: Fixed,00h. Identifies the layout of the Configuration Space header.								
	ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>Type 0 Header</td></tr> <tr> <td>01h</td><td>Type 1 Header</td></tr> <tr> <td>7Fh-02h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	Type 0 Header	01h	Type 1 Header	7Fh-02h	Reserved.
Value	Description								
00h	Type 0 Header								
01h	Type 1 Header								
7Fh-02h	Reserved.								

BXXD00F0x00F (NBIFEPF0CFG::BIST)

Read-only. Reset: Fixed,00h.

Used for control and status of built-in self tests.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x00F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x00F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x00F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x00F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x00F;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x00F;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x00F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x00F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000000F; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000000F; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000000F; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000000F; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
7	BIST_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports BIST .
6	BIST_STRT. Read-only. Reset: Fixed,0. If the function supports BIST , initiates the test run, otherwise must be 0.
5:4	Reserved.
3:0	BIST_COMP. Read-only. Reset: Fixed,0h. If the function supports BIST , indicates the test result, otherwise must be 0.

BXXD00F0x010 (NBIFEPF0CFG::BASE_ADDR_1)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR](#) 1.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x010;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x010;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x010;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x010;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x010;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x010;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x010;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x010;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000010; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000010; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000010; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000010; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.

BXXD00F0x014 (NBIFEPF0CFG::BASE_ADDR_2)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR](#) 2.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x014;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x014;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x014;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x014;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x014;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x014;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x014;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x014;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000014; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000014; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000014; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000014; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.
------	---

BXXD00F0x018 (NBIFEPF0CFG::BASE_ADDR_3)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR](#) 3.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x018;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x018;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x018;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x018;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x018;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x018;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x018;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x018;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000018; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000018; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000018; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000018; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.
------	---

BXXD00F0x01C (NBIFEPF0CFG::BASE_ADDR_4)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR](#) 4.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x01C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x01C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x01C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x01C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x01C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x01C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x01C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x01C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000001C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000001C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000001C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000001C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.
------	---

BXXD00F0x020 (NBIFEPF0CFG::BASE_ADDR_5)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR](#) 5.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x020;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x020;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x020;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x020;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x020;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x020;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x020;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x020;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000020; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000020; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000020; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000020; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.
------	---

BXXD00F0x024 (NBIFEPF0CFG::BASE_ADDR_6)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR](#) 6.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x024;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x024;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x024;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x024;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x024;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x024;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x024;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x024;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000024; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000024; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000024; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000024; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.
------	---

BXXD00F0x028 (NBIFEPF0CFG::CARDBUS_CIS_PTR)

Read-only. Reset: Fixed,0000_0000h.

Cardbus CIS Pointer register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x028;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x028;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x028;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x028;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x028;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x028;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x028;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x028;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000028; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000028; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000028; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000028; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	CARDBUS_CIS_PTR. Read-only. Reset: Fixed,0000_0000h. Does not apply to PCI Express.
------	--

BXXD00F0x02C (NBIFEPF0CFG::ADAPTER_ID)

Read-only.

Subsystem Vendor ID and Subsystem ID registers.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x02C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x02C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x02C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x02C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x02C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x02C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x02C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x02C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000002C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000002C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000002C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000002C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:16	SUBSYSTEM_ID. Read-only. Subsystem ID. Specified by the vendor.
-------	--

Reset: _dev0_func0_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 14ACh

Reset: _dev0_func0_instNBIF2_nbio[1:0]_alias[SMN,HOST]: 14C2h

Reset: _dev1_func0_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 7901h

15:0	SUBSYSTEM_VENDOR_ID. Read-only. Reset: 1022h. Subsystem Vendor ID. Specified by the vendor.
------	--

BXXD00F0x030 (NBIFEPF0CFG::ROM_BASE_ADDR)

Read-write. Reset: 0000_0000h.

PCI CFG Expansion ROM [BAR](#).

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x030;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x030;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x030;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x030;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x030;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x030;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x030;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x030;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000030; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000030; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000030; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000030; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Expansion ROM Base Address Register.
------	---

BXXD00F0x034 (NBIFEPF0CFG::CAP_PTR)

Read-only. Reset: 48h.

Capability Pointer.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x034;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x034;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x034;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x034;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x034;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x034;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x034;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x034;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000034; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000034; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000034; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000034; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

7:0	CAP_PTR . Read-only. Reset: 48h. Pointer to a linked list of additional capabilities implemented by this function, or 00h if no such items exist.
-----	--

BXXD00F0x03C (NBIFEPF0CFG::INTERRUPT_LINE)

Read-write. Reset: 00h.

Interrupt Line register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x03C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x03C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x03C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x03C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x03C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x03C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x03C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x03C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000003C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000003C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000003C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000003C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

7:0	INTERRUPT_LINE . Read-write. Reset: 00h. Communicates interrupt line routing information.
-----	--

BXXD00F0x03D (NBIFEPF0CFG::INTERRUPT_PIN)

Read-only. Reset: Fixed,00h.

Interrupt Pin register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x03D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x03D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x03D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x03D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x03D;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x03D;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x03D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x03D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000003D; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000003D; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000003D; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000003D; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description														
7:0	INTERRUPT_PIN. Read-only. Reset: Fixed,00h. Identifies the legacy interrupt Message(s) the function uses.														
	ValidValues:														
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>none</td></tr> <tr> <td>01h</td><td>INTA</td></tr> <tr> <td>02h</td><td>INTB</td></tr> <tr> <td>03h</td><td>INTC</td></tr> <tr> <td>04h</td><td>INTD</td></tr> <tr> <td>FFh-05h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	none	01h	INTA	02h	INTB	03h	INTC	04h	INTD	FFh-05h	Reserved.
Value	Description														
00h	none														
01h	INTA														
02h	INTB														
03h	INTC														
04h	INTD														
FFh-05h	Reserved.														

BXXD00F0x03E (NBIFEPF0CFG::MIN_GRANT)

Read-only. Reset: Fixed,00h.

Min_Gnt register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x03E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x03E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x03E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x03E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x03E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x03E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x03E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x03E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000003E; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000003E; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000003E; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000003E; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
7:0	MIN_GNT. Read-only. Reset: Fixed,00h. Does not apply to PCI Express.

BXXD00F0x03F (NBIFEPF0CFG::MAX_LATENCY)

Read-only. Reset: Fixed,00h.

Max_Lat register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x03F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x03F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x03F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x03F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x03F;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x03F;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x03F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x03F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000003F; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000003F; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000003F; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000003F; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

7:0	MAX_LAT. Read-only. Reset: Fixed,00h. Does not apply to PCI Express.
-----	---

BXXD00F0x048 (NBIFEPF0CFG::VENDOR_CAP_LIST)

Read-only. Reset: Fixed,0008_5009h.

Vendor-defined Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x048;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x048;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x048;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x048;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x048;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x048;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x048;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x048;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000048; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000048; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000048; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000048; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:24	Reserved.
-------	-----------

23:16	LENGTH. Read-only. Reset: Fixed,08h. Length in bytes.
-------	--

15:8	NEXT_PTR. Read-only. Reset: Fixed,50h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
------	--

7:0	CAP_ID. Read-only. Reset: Fixed,09h. A PCI-SIG defined ID number that indicates the nature and format of the capability.
-----	---

BXXD00F0x04C (NBIFEPF0CFG::ADAPTER_ID_W)

Read-write.

Adapter ID register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x04C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x04C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x04C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x04C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x04C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x04C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x04C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x04C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000004C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000004C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000004C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000004C; NBIO1NBIF0EPF0CFG=10348000h

Bits Description**31:16 SUBSYSTEM_ID.** Read-write. Controls the Subsystem ID value. Specified by the vendor.

Reset: _dev0_func0_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 14ACh

Reset: _dev0_func0_instNBIF2_nbio[1:0]_alias[SMN,HOST]: 14C2h

Reset: _dev1_func0_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 7901h

15:0 SUBSYSTEM_VENDOR_ID. Read-write. Reset: 1022h. Controls the Subsystem Vendor ID value. Specified by the vendor.**BXXD00F0x050 (NBIFEPF0CFG::PMI_CAP_LIST)**

Read-only.

Power Management Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x050;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x050;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x050;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x050;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x050;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x050;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x050;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x050;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000050; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000050; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000050; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000050; NBIO1NBIF0EPF0CFG=10348000h

Bits Description**15:8 NEXT_PTR.** Read-only. Reset: 64h. Pointer to the next item in the capabilities list, or 00h if no other items exist.**7:0 CAP_ID.** Read-only. Reset: Fixed,01h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F0x052 (NBIFEPF0CFG::PMI_CAP)

Read-only.

Power Management Capabilities register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x052;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x052;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x052;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x052;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x052;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x052;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x052;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x052;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000052; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000052; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000052; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000052; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description																		
15:11	PME_SUPPORT. Read-only. Indicates the power states from which the function may generate a PME. This field is a bit vector that covers all Dx states. Bit 0 corresponds to D0. Reset: _dev0_func0_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST]: 00h Reset: _dev1_func0_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 18h																		
10	D2_SUPPORT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates support for the D2 power state.																		
9	D1_SUPPORT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates support for the D1 power state.																		
8:6	AUX_CURRENT. Read-only. Reset: 0h. Indicates the amount of 3.3Vaux current required to support PME from D3cold. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>0 mA</td></tr> <tr> <td>1h</td><td>55 mA</td></tr> <tr> <td>2h</td><td>100 mA</td></tr> <tr> <td>3h</td><td>160 mA</td></tr> <tr> <td>4h</td><td>220 mA</td></tr> <tr> <td>5h</td><td>270 mA</td></tr> <tr> <td>6h</td><td>320 mA</td></tr> <tr> <td>7h</td><td>375 mA</td></tr> </table>	Value	Description	0h	0 mA	1h	55 mA	2h	100 mA	3h	160 mA	4h	220 mA	5h	270 mA	6h	320 mA	7h	375 mA
Value	Description																		
0h	0 mA																		
1h	55 mA																		
2h	100 mA																		
3h	160 mA																		
4h	220 mA																		
5h	270 mA																		
6h	320 mA																		
7h	375 mA																		
5	DEV_SPECIFIC_INIT. Read-only. Reset: 0. 0=Not Required. 1=Required. Indicates if the function requires a Device Specific Initialization sequence, upon transition to D0.																		
4	IMMEDIATE_READINESS_ON_RETURN_TO_D0. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is able to successfully complete valid configuration cycles at any time following return to D0.																		
3	PME_CLOCK. Read-only. Reset: Fixed,0. Does not apply to PCI Express.																		
2:0	VERSION. Read-only. Reset: Fixed,3h. Indicates PCI-SIG defined capability structure version number.																		

BXXD00F0x054 (NBIFEPF0CFG::PMI_STATUS_CNTL)

Power Management Status/Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x054;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x054;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x054;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x054;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x054;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x054;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x054;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x054;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000054; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000054; NBIO0NBIF0EPF0CFG=10148000h
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000054; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000054; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:24	PMI_DATA. Read-only. Reset: Fixed,00h. Data.
23	BUS_PWR_EN. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if Secondary Bus Clock Control is supported.
22	B2_B3_SUPPORT. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if Secondary Bus Power Control is supported.
21:16	Reserved.
15	PME_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a PME is pending internally in the function. When auxiliary power is consumed, this field is sticky.
14:13	DATA_SCALE. Read-only. Reset: Fixed,0h. Data Scale.
12:9	DATA_SELECT. Read-only. Reset: Fixed,0h. Data Select.
8	PME_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls a function's ability to generate a PME. When auxiliary power is consumed, this field is sticky.
7:4	Reserved.
3	NO_SOFT_RESET. Read-only. Reset: 1. 0=Reset on D3hot to D0. 1=No Reset on D3hot to D0. Indicates if the function does not reset on a transition from D3hot to D0.
2	Reserved.
1:0	POWER_STATE. Read-write. Reset: 0h. Writes set the function to the written power state. Reads return the function's current power state.
ValidValues:	
Value	Description
0h	D0
1h	D1
2h	D2
3h	D3

BXXD00F0x060 (NBIFEPF0CFG::SBRN)

Read-only. Reset: 00h.

Serial Bus Release Number register.

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x060;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x060;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF0EPF0CFGx00000060; NBIO[1:0]NBIF0EPF0CFG=10[3,1]4_8000h

Bits	Description
7:0	SBRN . Read-only. Reset: 00h. Indicates the Serial Bus Specification Release Number.

BXXD00F0x061 (NBIFEPF0CFG::FLADJ)

Reset: 00h.

Frame Length Adjustment register.

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x061;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x061;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF0EPF0CFGx00000061; NBIO[1:0]NBIF0EPF0CFG=10[3,1]4_8000h

Bits	Description
7	Reserved.
6	NFC . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if Frame Length Timing Value is fixed.
5:0	FLADJ . Read-write. Reset: 00h. If NFC bit is clear, controls the Frame Length Timing Value. A value of 0 indicates 59488 high speed bit times, while each value increments by 16 high speed bit times. This field is sticky.

BXXD00F0x062 (NBIFEPF0CFG::DBESL_DBESLD)

Read-only. Reset: 00h.

Default Best Effort Service Latency and Default Best Effort Service Latency Deep registers.

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x062;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x062;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF0EPF0CFGx00000062; NBIO[1:0]NBIF0EPF0CFG=10[3,1]4_8000h

Bits	Description
7:4	DBESLD . Read-only. Reset: 0h. If non-zero, indicates the Default Best Effort Service Latency Deep value.
3:0	DBESL . Read-only. Reset: 0h. If non-zero, indicates the Default Best Effort Service Latency value.

BXXD00F0x064 (NBIFEPF0CFG::PCIE_CAP_LIST)

Read-only.

PCI Express Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x064;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x064;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x064;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x064;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x064;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x064;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x064;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x064;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000064; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000064; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000064; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000064; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

15:8	NEXT_PTR. Read-only. Reset: A0h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
------	--

7:0	CAP_ID. Read-only. Reset: Fixed,10h. A PCI-SIG defined ID number that indicates the nature and format of the capability.
-----	---

BXXD00F0x066 (NBIFEPF0CFG::PCIE_CAP)

Read-only.

The PCI Express Capabilities register identifies PCI Express device type and associated capabilities.

`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x066;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x066;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x066;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x066;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x066;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x066;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x066;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x066;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000066; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000066; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000066; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000066; NBIO1NBIF0EPF0CFG=10348000h`**Bits Description**

15:14 Reserved.

13:9 **INT_MESSAGE_NUM.** Read-only. Reset: Fixed,00h. Indicates the MSI/MSI-X vector used for interrupts generated in association with any of the status bits in the PCI Express capability structure.8 **SLOT_IMPLEMENTED.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported.**Description:** (Downstream Ports only) Indicates if the Link associated with this Port is connected to a slot. For Upstream Ports, this bit is undefined.7:4 **DEVICE_TYPE.** Read-only. Reset: 0h. Indicates the type of PCI Express device.**ValidValues:**

Value	Description
0h	PCI Express Endpoint
1h	Legacy PCI Express Endpoint
3h-2h	Reserved.
4h	Root Port of PCI Express Root Complex
5h	Upstream Port of PCI Express Switch
6h	Downstream Port of PCI Express Switch
7h	PCI Express to PCI/PCI-X Bridge
8h	PCI/PCI-X to PCI Express Bridge
9h	Root Complex Integrated Endpoint
Ah	Root Complex Event Collector
Fh-Bh	Reserved.

3:0 **VERSION.** Read-only. Reset: 2h. Indicates PCI-SIG defined capability structure version number.

BXXD00F0x068 (NBIFEPF0CFG::DEVICE_CAP)

Read-only.

The Device Capabilities register identifies device specific capabilities.

`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x068;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x068;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x068;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x068;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x068;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x068;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x068;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x068;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000068; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000068; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000068; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000068; NBIO1NBIF0EPF0CFG=10348000h`

Bits	Description										
31:29	Reserved.										
28	FLR_CAPABLE. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Endpoints only) Indicates if the function supports Function Level Resets. For non-Endpoints this field is Reserved.										
27:26	CAPTURED_SLOT_POWER_SCALE. Read-only. Reset: 0h. (Upstream Ports only) Indicates the scale used for the Slot Power Limit Value. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1.0x</td></tr> <tr> <td>1h</td><td>0.1x</td></tr> <tr> <td>2h</td><td>0.01x</td></tr> <tr> <td>3h</td><td>0.001x</td></tr> </table>	Value	Description	0h	1.0x	1h	0.1x	2h	0.01x	3h	0.001x
Value	Description										
0h	1.0x										
1h	0.1x										
2h	0.01x										
3h	0.001x										
25:18	CAPTURED_SLOT_POWER_LIMIT. Read-only. Reset: 00h. (Upstream Ports only) In combination with the Slot Power Limit Scale value, indicates the upper limit on power supplied by slot.										
17	Reserved.										
16	ERR_COR_SUBCLASS_CAPABLE. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports the ERR_COR Subclass field in ERR_COR messages.										
15	ROLE_BASED_ERR_REPORTING. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates the function implements Role-Based Error Reporting functionality.										
14:12	Reserved.										
11:9	L1_ACCEPTABLE_LATENCY. Read-only. Reset: 7h. Description: (Endpoints only) Indicates the maximum acceptable latency that an Endpoint can withstand due to the transition from L1 state to L0 state. For non-Endpoints this field is Reserved.										

	ValidValues:	
	Value	Description
	0h	1 us
	1h	2 us
	2h	4 us
	3h	8 us
	4h	16 us
	5h	32 us
	6h	64 us
	7h	No Limit
8:6	L0S_ACCEPTABLE_LATENCY. Read-only. Reset: 6h.	
	Description: (Endpoints only) Indicates the maximum acceptable total latency that Endpoint can withstand due to the transition from L0s state to L0 state. For non-Endpoints this field is Reserved.	
	ValidValues:	
	Value	Description
	0h	64 ns
	1h	128 ns
	2h	256 ns
	3h	512 ns
	4h	1 us
	5h	2 us
	6h	4 us
	7h	No Limit
5	EXTENDED_TAG. Read-only. Reset: Fixed,1. 0=5 Bit Tag Supported. 1=8 Bit Tag Supported. When 10-Bit Tag Requester Supported bit is clear, indicates the maximum supported size of the Tag field as a Requester.	
4:3	PHANTOM_FUNC. Read-only. Reset: Fixed,0h. Indicates the support for use of unclaimed function numbers to extend the number of outstanding transactions allowed by logically combining unclaimed function numbers with the Tag identifier.	
	ValidValues:	
	Value	Description
	0h	No Phantom Functions
	1h	1 Phantom Function
	2h	3 Phantom Functions
	3h	7 Phantom Functions
2:0	MAX_PAYLOAD_SUPPORT. Read-only. Reset: 1h. Indicates the maximum payload size that the function can support for TLPs.	
	ValidValues:	
	Value	Description
	0h	128 Bytes
	1h	256 Bytes
	2h	512 Bytes
	3h	1024 Bytes
	4h	2048 Bytes
	5h	4096 Bytes
	7h-6h	Reserved.

BXXD00F0x06C (NBIFEPF0CFG::DEVICE_CNTL)

The Device Control register controls device specific parameters.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x06C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x06C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x06C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x06C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x06C; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x06C; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x06C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x06C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000006C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000006C; NBIO0NBIF0EPF0CFG=10148000h
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000006C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000006C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description																
15	INITIATE_FLR. Read-write. Reset: 0. 0=Normal Operation. 1=Function Level Reset. Description: (Endpoints only) A write of 1 to this bit initiates Function Level Reset to the function. Reads always return 0. For non-Bridges and non-Endpoints this bit is Reserved.																
14:12	MAX_READ_REQUEST_SIZE. Read-write. Reset: 2h. Controls the maximum Read Request size for the function as a Requester. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>128 Bytes</td></tr> <tr> <td>1h</td><td>256 Bytes</td></tr> <tr> <td>2h</td><td>512 Bytes</td></tr> <tr> <td>3h</td><td>1024 Bytes</td></tr> <tr> <td>4h</td><td>2048 Bytes</td></tr> <tr> <td>5h</td><td>4096 Bytes</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	128 Bytes	1h	256 Bytes	2h	512 Bytes	3h	1024 Bytes	4h	2048 Bytes	5h	4096 Bytes	7h-6h	Reserved.
Value	Description																
0h	128 Bytes																
1h	256 Bytes																
2h	512 Bytes																
3h	1024 Bytes																
4h	2048 Bytes																
5h	4096 Bytes																
7h-6h	Reserved.																
11	NO_SNOOP_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. Controls if the function is permitted to set the No Snoop bit in the Requester Attributes of transactions it initiates that do not require hardware enforced cache coherency.																
10	AUX_POWER_PM_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a function is permitted to draw AUX power independent of PME AUX power. This bit is sticky.																
9	PHANTOM_FUNC_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. When 10-Bit Tag Requester Enable bit is clear, controls if a function is permitted to use unclaimed function numbers as Phantom Functions to extend the number of outstanding transaction identifiers.																
8	EXTENDED_TAG_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. When 10-Bit Tag Requester Enable bit is clear, controls if a function is permitted to use an 8-bit Tag field as a Requester. When both bits are disabled the function is restricted to use a 5-bit Tag field.																
7:5	MAX_PAYLOAD_SIZE. Read-write. Reset: 0h. Controls the maximum TLP payload size for the function.																

	ValidValues:	
	Value	Description
	0h	128 Bytes
	1h	256 Bytes
	2h	512 Bytes
	3h	1024 Bytes
	4h	2048 Bytes
	5h	4096 Bytes
	7h-6h	Reserved.
4	RELAXED_ORD_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. Controls if the function is permitted to set the Relaxed Ordering bit in the Attributes field of transactions it initiates that do not require strong write ordering.	
3	USR_REPORT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Unsupported Requests.	
2	FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Fatal errors.	
1	NON_FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Non-fatal errors.	
0	CORR_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of correctable errors.	

BXXD00F0x06E (NBIFEPF0CFG::DEVICE_STATUS)

Reset: 0000h.

The Device Status register provides information about device specific parameters.

`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x06E;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x06E;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x06E;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x06E;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x06E;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x06E;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x06E;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x06E;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000006E; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000006E; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000006E; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000006E; NBIO1NBIF0EPF0CFG=10348000h`

Bits	Description
15:7	Reserved.
6	EMER_POWER_REDUCTION_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Description: (Upstream Ports only) When Emergency Power Reduction Supported field is 1 or 2, indicates if the function has entered the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.
5	TRANSACTIONS_PEND. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function has issued Non-Posted Requests, on its own behalf, which have not been completed.
4	AUX_PWR. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Functions that require AUX power report this bit as set if AUX power is detected by the function.
3	USR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function received an Unsupported Request.
2	FATAL_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of Fatal errors detected.
1	NON_FATAL_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of Non-fatal errors detected.
0	CORR_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of correctable errors detected.

BXXD00F0x070 (NBIFEPF0CFG::LINK_CAP)

Read-only.

The Link Capabilities register identifies Link specific capabilities.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x070;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x070;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x070;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x070;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x070;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x070;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x070;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x070;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000070; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000070; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000070; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000070; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:24	PORT_NUMBER. Read-only. Reset: 00h. Indicates the Port number for the Link.
23	Reserved.
22	ASPM_OPTIONALITY_COMPLIANCE. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the Port supports the ASPM Optionality functionality.
21	LINK_BW_NOTIFICATION_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the Link Bandwidth Notification status and interrupt mechanisms. For Upstream Ports, this bit is Reserved.
20	DL_ACTIVE_REPORTING_CAPABLE. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the reporting of DL_Active state of the Data Link Control and Management State Machine. For Upstream Ports, this bit is Reserved.
19	SURPRISE_DOWN_ERR_REPORTING. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the detecting and reporting of a Surprise Down error condition. For Upstream Ports, this bit is Reserved.
18	CLOCK_POWER_MANAGEMENT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Upstream Ports only) Indicates if the Port tolerates removal of REFCLK via the CLKREQ# mechanism when the Link is in L1 or L2/L3 Ready. For Downstream Ports, this bit is Reserved.
17:15	L1_EXIT_LATENCY. Read-only. Reset: 0h. Indicates the L1 exit latency for the Link. The value reported indicates the length of time this Port requires to complete transition from L1 to L0.

	ValidValues:	
	Value	Description
	0h	up to 999 ns
	1h	1 to 1.9 us
	2h	2 to 3.9 us
	3h	4 to 7.9 us
	4h	8 to 15.9 us
	5h	16 to 31.9 us
	6h	32 to 64 us
	7h	more than 64 us
14:12	L0S_EXIT_LATENCY. Read-only. Reset: 0h. Indicates the L0s exit latency for the Link. The value reported indicates the length of time this Port requires to complete transition from L0s to L0.	
	ValidValues:	
	Value	Description
	0h	up to 63 ns
	1h	64 to 127 ns
	2h	128 to 255 ns
	3h	256 to 511 ns
	4h	512 to 999 ns
	5h	1 to 1.9 us
	6h	2 to 4 us
	7h	more than 4 us
11:10	PM_SUPPORT. Read-only. Reset: 3h. Indicates the level of ASPM supported on the Link.	
	ValidValues:	
	Value	Description
	0h	No ASPM Supported
	1h	L0s Supported
	2h	L1 Supported
	3h	L0s and L1 Supported
9:4	LINK_WIDTH. Read-only. Reset: 10h. Indicates the maximum width of the Link.	
	ValidValues:	
	Value	Description
	00h	Reserved.
	01h	x1
	02h	x2
	03h	Reserved.
	04h	x4
	07h-05h	Reserved.
	08h	x8
	0Bh-09h	Reserved.
	0Ch	x12
	0Fh-0Dh	Reserved.
	10h	x16
	1Fh-11h	Reserved.
	20h	x32
	3Fh-21h	Reserved.
3:0	LINK_SPEED. Read-only. Reset: 5h. Indicates the maximum speed of the Link.	

	ValidValues:	
	Value	Description
	0h	Reserved.
	1h	2.5 GT/s
	2h	5.0 GT/s
	3h	8.0 GT/s
	4h	16.0 GT/s
	5h	32.0 GT/s
	Fh-6h	Reserved.

BXXD00F0x074 (NBIFEPF0CFG::LINK_CNTL)

The Link Control register controls Link specific parameters.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x074; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x074; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x074; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x074; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x074; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x074; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x074; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x074; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000074; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000074; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000074; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000074; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
15:14	DRS_SIGNALING_CONTROL. Read-write. Reset: Fixed,0h. For Upstream Ports, this field is Reserved.
13:12	Reserved.
11	LINK_AUTONOMOUS_BW_INT_EN. Read-only. Reset: Fixed,0. For Upstream Ports, this bit is Reserved.
10	LINK_BW_MANAGEMENT_INT_EN. Read-only. Reset: Fixed,0. For Upstream Ports, this bit is Reserved.
9	HW_AUTONOMOUS_WIDTH_DISABLE. Read-write. Reset: Fixed,0. 0=Enable. 1=Disable. Controls the Port's ability to autonomously direct changes in link width.
8	CLOCK_POWER_MANAGEMENT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: (Upstream Ports only) Controls if the function is permitted to use CLKREQ# signal to power manage the Link clock. For Downstream Ports, this bit is Reserved.
7	EXTENDED_SYNC. Read-write. Reset: 0. 0=Disable. 1=Enable. Forces the transmission of additional ordered sets, exiting the L0s or Recovery states.
6	COMMON_CLOCK_CFG. Read-write. Reset: 0. 0=Same REFCLK not Used. 1=Same REFCLK Used. Indicates if this component and the component at the opposite end of this Link are operating with a distributed common reference clock.
5	RETRAIN_LINK. Read-only. Reset: Fixed,0. For Upstream Ports, this bit is Reserved
4	LINK_DIS. Read-write. Reset: Fixed,0. 0=Normal Operation. 1=Disable Link. Description: (Downstream Ports only) Disables the Link when set to 1, by directing the Physical Layer LTSSM to the Disabled state. For Upstream Ports, this bit is Reserved.
3	READ_CPL_BOUNDARY. Read-write. Reset: Fixed,0. 0=64 Byte. 1=128 Byte. Description: Indicates the RCB value for the Root Port sourcing the topology associated with the Link. For Switches, this bit is Reserved.
2	PTM_PROP_DELAY_ADAPT_INTER_B. Read-write. Reset: Fixed,0. 0=Interpretation A. 1=Interpretation B. Description: Controls the interpretation of the Propagation Delay[31:0] field of the PTM Message. For devices that don't support PTM, this bit is Reserved.
1:0	PM_CONTROL. Read-write. Reset: 0h. Controls the level of ASPM enabled on the Link.

Valid Values:		
Value	Description	
0h	Disabled	
1h	Tx_L0s Entry Enabled	
2h	L1 Entry Enabled	
3h	Tx_L0s and L1 Entry Enabled	

BXXD00F0x076 (NBIFEPF0CFG::LINK_STATUS)

The Link Status register provides information about Link specific parameters.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x076;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x076;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x076;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x076;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x076;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x076;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x076;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x076;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000076; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000076; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000076; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000076; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
15	LINK_AUTONOMOUS_BW_STATUS. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates that hardware has autonomously changed the Link's speed or width, without the Port transitioning through DL_Down status, for reasons other than to attempt to correct unreliable Link operation.
14	LINK_BW_MANAGEMENT_STATUS. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. Description: Indicates that either of the following has occurred without the Port transitioning through DL_Down status: A Link retraining has completed following a write of 1 to the Retrain Link bit. Hardware has changed the Link's speed or width to attempt to correct unreliable Link operation, either through an LTSSM timeout or a higher level process.
13	DL_ACTIVE. Read-only. Reset: Fixed,0. 0=Not DL_Active state. 1=DL_Active state. If Data Link Layer Link Active Capability is supported and when the optionally supported SFI DLL State Mask bit is clear, indicates the status of the Data Link Control and Management State Machine.
12	SLOT_CLOCK_CFG. Read-only. Reset: Fixed,1. 0=Same REFCLK not Required. 1=Same REFCLK Required. Indicates if the component uses the same physical reference clock that the platform provides on the connector.
11	LINK_TRAINING. Read-only. Reset: Fixed,0. 0=Normal. 1=Link Training in Progress. Description: (Downstream Ports only) Indicates that Link training is in progress (Physical Layer LTSSM in Configuration or Recovery state) or that 1 was written to the Retrain Link bit but Link training has not yet begun. Hardware clears this bit once Link training is complete. For Upstream Ports, this bit is Reserved.
10	Reserved.
9:4	NEGOTIATED_LINK_WIDTH. Read-only. Reset: 10h. Indicates the negotiated width of the Link.

	ValidValues:	
	Value	Description
	00h	Reserved.
	01h	x1
	02h	x2
	03h	Reserved.
	04h	x4
	07h-05h	Reserved.
	08h	x8
	0Bh-09h	Reserved.
	0Ch	x12
	0Fh-0Dh	Reserved.
	10h	x16
	1Fh-11h	Reserved.
	20h	x32
	3Fh-21h	Reserved.
3:0	CURRENT_LINK_SPEED. Read-only. Reset: 5h. Indicates the negotiated speed of the Link.	
	ValidValues:	
	Value	Description
	0h	Reserved.
	1h	2.5 GT/s
	2h	5.0 GT/s
	3h	8.0 GT/s
	4h	16.0 GT/s
	5h	32.0 GT/s
	Fh-6h	Reserved.

BXXD00F0x088 (NBIFEPF0CFG::DEVICE_CAP2)

Read-only.

The Device Capabilities 2 register identifies device specific capabilities.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x088;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x088;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x088;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x088;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x088;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x088;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x088;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x088;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000088; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000088; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000088; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000088; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description										
31	FRS_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports Function Readiness Status capability.										
30:27	Reserved.										
26	EMER_POWER_REDUCTION_INIT_REQ. Read-only. Reset: 0. 0=Initialization not Required. 1=Initialization Required. Description: (Upstream Ports only) Indicates if the function requires software initialization upon exiting the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.										
25:24	EMER_POWER_REDUCTION_SUPPORTED. Read-only. Reset: 0h. Description: (Upstream Ports only) Indicates if the function supports the Emergency Power Reduction mechanism. For Downstream Ports, this bit is Reserved. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Not Supported</td></tr> <tr> <td>1h</td><td>Supported using Device Specific mechanism</td></tr> <tr> <td>2h</td><td>Supported using Form Factor or Device Specific mechanisms</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Not Supported	1h	Supported using Device Specific mechanism	2h	Supported using Form Factor or Device Specific mechanisms	3h	Reserved.
Value	Description										
0h	Not Supported										
1h	Supported using Device Specific mechanism										
2h	Supported using Form Factor or Device Specific mechanisms										
3h	Reserved.										
23:22	MAX_END_END_TLP_PREFIXES. Read-only. Reset: 0h. Indicates the maximum number of End-End TLP Prefixes supported by a function with End-End TLP Prefix Supported set. If End-End TLP Prefix Supported bit is not set, this field is Reserved. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>4 E-E TLP Prefixes Supported</td></tr> <tr> <td>1h</td><td>1 E-E TLP Prefix Supported</td></tr> <tr> <td>2h</td><td>2 E-E TLP Prefixes Supported</td></tr> <tr> <td>3h</td><td>3 E-E TLP Prefixes Supported</td></tr> </table>	Value	Description	0h	4 E-E TLP Prefixes Supported	1h	1 E-E TLP Prefix Supported	2h	2 E-E TLP Prefixes Supported	3h	3 E-E TLP Prefixes Supported
Value	Description										
0h	4 E-E TLP Prefixes Supported										
1h	1 E-E TLP Prefix Supported										
2h	2 E-E TLP Prefixes Supported										
3h	3 E-E TLP Prefixes Supported										
21	END_END_TLP_PREFIX_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports receiving End-End TLP Prefixes.										

20	EXTENDED_FMT_FIELD_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the 3-bit definition of the Fmt field. When not set, the function supports only the 2-bit definition of the Fmt field.										
19:18	OBFF_SUPPORTED. Read-only. Reset: 0h. Indicates if the function supports Optimized Buffer Flush/Fill signaling. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>OBFF not Supported</td></tr> <tr> <td>1h</td><td>OBFF using Message Supported</td></tr> <tr> <td>2h</td><td>OBFF using WAKE# Supported</td></tr> <tr> <td>3h</td><td>OBFF using WAKE# and Message Supported</td></tr> </table>	Value	Description	0h	OBFF not Supported	1h	OBFF using Message Supported	2h	OBFF using WAKE# Supported	3h	OBFF using WAKE# and Message Supported
Value	Description										
0h	OBFF not Supported										
1h	OBFF using Message Supported										
2h	OBFF using WAKE# Supported										
3h	OBFF using WAKE# and Message Supported										
17	TEN_BIT_TAG_REQUESTER_SUPPORTED. Read-only. Reset: 0. 0=Use Extended Tag Field Supported. 1=10-Bit Tag Supported. Indicates the maximum supported size of the Tag field as a Requester.										
16	TEN_BIT_TAG_COMPLETER_SUPPORTED. Read-only. Reset: 1. 0=8-Bit Tag Supported. 1=10-Bit Tag Supported. Indicates the maximum supported size of the Tag field as a Completer.										
15:14	LN_SYSTEM_CLS. Read-only. Reset: Fixed,0h. For Root Ports, indicates if the Root Port supports LN protocol as an LN Completer. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>LN Completer not Supported</td></tr> <tr> <td>1h</td><td>LN Completer with 64 byte cachelines</td></tr> <tr> <td>2h</td><td>LN Completer with 128 byte cachelines</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	LN Completer not Supported	1h	LN Completer with 64 byte cachelines	2h	LN Completer with 128 byte cachelines	3h	Reserved.
Value	Description										
0h	LN Completer not Supported										
1h	LN Completer with 64 byte cachelines										
2h	LN Completer with 128 byte cachelines										
3h	Reserved.										
13:12	TPH_CPLR_SUPPORTED. Read-only. Reset: 0h. For Root Ports and Endpoints, indicates if the Completer supports TPH or Extended TPH. For all other functions, this field is Reserved. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>TPH and Extended TPH Completer not Supported</td></tr> <tr> <td>1h</td><td>TPH Completer Supported and Extended TPH Completer not Supported</td></tr> <tr> <td>2h</td><td>Reserved.</td></tr> <tr> <td>3h</td><td>TPH and Extended TPH Completer Supported</td></tr> </table>	Value	Description	0h	TPH and Extended TPH Completer not Supported	1h	TPH Completer Supported and Extended TPH Completer not Supported	2h	Reserved.	3h	TPH and Extended TPH Completer Supported
Value	Description										
0h	TPH and Extended TPH Completer not Supported										
1h	TPH Completer Supported and Extended TPH Completer not Supported										
2h	Reserved.										
3h	TPH and Extended TPH Completer Supported										
11	LTR_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the Latency Tolerance Reporting mechanism.										
10	NO_RO_ENABLED_P2P_PASSING. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports or Switch Upstream Ports only) Indicates if a routing element supports never allowing posted requests with Relaxed Ordering attribute bit set, to pass each other. For Endpoints, this bit is Reserved.										
9	CAS128_CMPLT_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 128-bit AtomicOp completer.										
8	ATOMICOP_64CMPLT_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 64-bit AtomicOp completer.										
7	ATOMICOP_32CMPLT_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 32-bit AtomicOp completer.										
6	ATOMICOP_ROUTING_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports or Switch Upstream Ports only) Indicates if a Port supports AtomicOp routing. For Endpoints, this bit is Reserved.										
5	ARI_FORWARDING_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if a Port supports ARI forwarding. For Upstream Ports, this bit is Reserved.										

4	CPL_TIMEOUT_DIS_SUPPORTED. Read-only. 0=Not Supported. 1=Supported. Indicates if a Requester supports the Completion Timeout disable mechanism. For functions that don't issue requests, this field is Reserved.																						
3:0	CPL_TIMEOUT_RANGE_SUPPORTED. Read-only. Indicates if a Requester supports the Completion Timeout programmability mechanism. For functions that don't issue requests, this field is Reserved. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Fixed</td></tr> <tr> <td>1h</td><td>Range A Supported</td></tr> <tr> <td>2h</td><td>Range B Supported</td></tr> <tr> <td>3h</td><td>Ranges A & B Supported</td></tr> <tr> <td>5h-4h</td><td>Reserved.</td></tr> <tr> <td>6h</td><td>Ranges B & C Supported</td></tr> <tr> <td>7h</td><td>Ranges A & B & C Supported</td></tr> <tr> <td>Dh-8h</td><td>Reserved.</td></tr> <tr> <td>Eh</td><td>Ranges B & C & D Supported</td></tr> <tr> <td>Fh</td><td>Ranges A & B & C & D Supported</td></tr> </table>	Value	Description	0h	Fixed	1h	Range A Supported	2h	Range B Supported	3h	Ranges A & B Supported	5h-4h	Reserved.	6h	Ranges B & C Supported	7h	Ranges A & B & C Supported	Dh-8h	Reserved.	Eh	Ranges B & C & D Supported	Fh	Ranges A & B & C & D Supported
Value	Description																						
0h	Fixed																						
1h	Range A Supported																						
2h	Range B Supported																						
3h	Ranges A & B Supported																						
5h-4h	Reserved.																						
6h	Ranges B & C Supported																						
7h	Ranges A & B & C Supported																						
Dh-8h	Reserved.																						
Eh	Ranges B & C & D Supported																						
Fh	Ranges A & B & C & D Supported																						

BXXD00F0x08C (NBIFEPF0CFG::DEVICE_CNTL2)

The Device Control 2 register controls device specific parameters.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x08C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]		
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x08C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]		
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x08C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]		
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x08C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]		
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x08C; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]		
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x08C; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]		
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x08C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]		
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x08C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]		
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000008C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h		
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000008C; NBIO0NBIF0EPF0CFG=10148000h		
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000008C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h		
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000008C; NBIO1NBIF0EPF0CFG=10348000h		
Bits	Description	
15	END_END_TLP_PREFIX_BLOCKING. Read-only. 0=Disable. 1=Enable. For Endpoints, this bit is Reserved.	
14:13	OBFF_EN. Read-write. Reset: 0h. Controls if the function is permitted to use Optimized Buffer Flush/Fill signaling.	
	ValidValues:	
	Value	Description
	0h	Disable
	1h	Enable OBFF Message A
	2h	Enable OBFF Message B
	3h	Enable OBFF WAKE#
12	TEN_BIT_TAG_REQUESTER_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a function is permitted to use a 10-bit Tag field as a Requester. When disabled the function uses the setting in the Extended Tag Field Enable bit.	
11	EMER_POWER_REDUCTION_REQUEST. Read-write. Reset: 0. 0=Normal Operation. 1=Enter Emergency Power Reduction state.	
	Description: (Upstream Ports only) Triggers the function to enter the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.	
10	LTR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port is permitted to use the Latency Tolerance Reporting mechanism.	
9	IDO_COMPLETION_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function is permitted to set the IDO bit in the Attributes field of completions it returns.	
8	IDO_REQUEST_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function is permitted to set the IDO bit in the Attributes field of requests it initiates.	
7	ATOMICOP_EGRESS_BLOCKING. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable.	
	Description: (Downstream Ports or Switch Upstream Ports only) Controls the ability of a Port to block AtomicOps that target going out of this Egress Port. For Endpoints, this bit is Reserved.	
6	ATOMICOP_REQUEST_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to initiate AtomicOp requests.	
5	ARI_FORWARDING_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable.	
	Description: (Downstream Ports only) Controls the ability of a Port to allow Configuration requests for Device Numbers greater than 0, when converting from a Type 1 Configuration cycle to a Type 0 Configuration cycle. For Upstream Ports, this bit is Reserved.	

4	CPL_TIMEOUT_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the ability of a function to use the completion timeout mechanism.																												
3:0	CPL_TIMEOUT_VALUE. Read-write. Reset: 0h. Controls the completion timeout value for the function. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>50 us to 50 ms (Fixed)</td></tr> <tr> <td>1h</td><td>50 to 100 us (Range A only)</td></tr> <tr> <td>2h</td><td>1 to 10 ms (Range A only)</td></tr> <tr> <td>4h-3h</td><td>Reserved.</td></tr> <tr> <td>5h</td><td>16 to 55 ms (Range B only)</td></tr> <tr> <td>6h</td><td>65 to 210 ms (Range B only)</td></tr> <tr> <td>8h-7h</td><td>Reserved.</td></tr> <tr> <td>9h</td><td>260 to 900 ms (Range C only)</td></tr> <tr> <td>Ah</td><td>1 to 3.5 s (Range C only)</td></tr> <tr> <td>Ch-Bh</td><td>Reserved.</td></tr> <tr> <td>Dh</td><td>4 to 13 s (Range D only)</td></tr> <tr> <td>Eh</td><td>17 to 64 s (Range D only)</td></tr> <tr> <td>Fh</td><td>Reserved.</td></tr> </table>	Value	Description	0h	50 us to 50 ms (Fixed)	1h	50 to 100 us (Range A only)	2h	1 to 10 ms (Range A only)	4h-3h	Reserved.	5h	16 to 55 ms (Range B only)	6h	65 to 210 ms (Range B only)	8h-7h	Reserved.	9h	260 to 900 ms (Range C only)	Ah	1 to 3.5 s (Range C only)	Ch-Bh	Reserved.	Dh	4 to 13 s (Range D only)	Eh	17 to 64 s (Range D only)	Fh	Reserved.
Value	Description																												
0h	50 us to 50 ms (Fixed)																												
1h	50 to 100 us (Range A only)																												
2h	1 to 10 ms (Range A only)																												
4h-3h	Reserved.																												
5h	16 to 55 ms (Range B only)																												
6h	65 to 210 ms (Range B only)																												
8h-7h	Reserved.																												
9h	260 to 900 ms (Range C only)																												
Ah	1 to 3.5 s (Range C only)																												
Ch-Bh	Reserved.																												
Dh	4 to 13 s (Range D only)																												
Eh	17 to 64 s (Range D only)																												
Fh	Reserved.																												

BXXD00F0x08E (NBIFEPF0CFG::DEVICE_STATUS2)

Read-only. Reset: Fixed,0000h.

The Device Status 2 register provides information about device specific parameters.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x08E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x08E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x08E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x08E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x08E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x08E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x08E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x08E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000008E; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000008E; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000008E; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000008E; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
15:0	Reserved.

BXXD00F0x090 (NBIFEPF0CFG::LINK_CAP2)

Read-only.

The Link Capabilities 2 register identifies Link specific capabilities.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x090;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x090;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x090;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x090;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x090;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x090;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x090;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x090;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000090; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000090; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000090; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000090; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description																								
31	DRS_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports Device Readiness Status Capability.																								
30:25	Reserved.																								
24	RTM2_PRESENCE_DET_SUPPORT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the Port supports two Retimers presence detection.																								
23	RTM1_PRESENCE_DET_SUPPORT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the Port supports Retimer presence detection.																								
22:16	LOWER_SKP_OS_RCV_SUPPORT. Read-only. Reset: Fixed,00h. Indicates if the Port supports both SRIS and receiving SKP ordered sets at the SRNS rate, while running in SRIS, for the indicated speed(s). ValidValues: See: NBIFEPF0CFG::LINK_CAP2[LOWER_SKP_OS_RCV_SUPPORT] Valid Values.																								
15:9	LOWER_SKP_OS_GEN_SUPPORT. Read-only. Reset: Fixed,00h. Indicates if the Port supports both SRIS and software control of the SKP ordered set transmission scheduling rate for the indicated speed(s). ValidValues: See: NBIFEPF0CFG::LINK_CAP2[LOWER_SKP_OS_GEN_SUPPORT] Valid Values.																								
8	CROSSLINK_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports crosslinks.																								
7:1	SUPPORTED_LINK_SPEED. Read-only. Reset: 1Fh. Indicates the link speeds supported by the Port. ValidValues:																								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>Reserved.</td></tr> <tr> <td>01h</td><td>2.5 GT/s</td></tr> <tr> <td>02h</td><td>Reserved.</td></tr> <tr> <td>03h</td><td>2.5 to 5.0 GT/s</td></tr> <tr> <td>06h-04h</td><td>Reserved.</td></tr> <tr> <td>07h</td><td>2.5 to 8.0 GT/s</td></tr> <tr> <td>0Eh-08h</td><td>Reserved.</td></tr> <tr> <td>0Fh</td><td>2.5 to 16.0 GT/s</td></tr> <tr> <td>1Eh-10h</td><td>Reserved.</td></tr> <tr> <td>1Fh</td><td>2.5 to 32.0 GT/s</td></tr> <tr> <td>7Fh-20h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	Reserved.	01h	2.5 GT/s	02h	Reserved.	03h	2.5 to 5.0 GT/s	06h-04h	Reserved.	07h	2.5 to 8.0 GT/s	0Eh-08h	Reserved.	0Fh	2.5 to 16.0 GT/s	1Eh-10h	Reserved.	1Fh	2.5 to 32.0 GT/s	7Fh-20h	Reserved.
Value	Description																								
00h	Reserved.																								
01h	2.5 GT/s																								
02h	Reserved.																								
03h	2.5 to 5.0 GT/s																								
06h-04h	Reserved.																								
07h	2.5 to 8.0 GT/s																								
0Eh-08h	Reserved.																								
0Fh	2.5 to 16.0 GT/s																								
1Eh-10h	Reserved.																								
1Fh	2.5 to 32.0 GT/s																								
7Fh-20h	Reserved.																								

0	Reserved.
---	-----------

NBIFEPF0CFG::LINK_CAP2[LOWER_SKP_OS_RCV_SUPPORT] Valid Values

Value	Description
00h	Not Supported
01h	Supported at 2.5 GT/s
02h	Supported at 5.0 GT/s
03h	Supported at 2.5 to 5.0 GT/s
04h	Supported at 8.0 GT/s
05h	Supported at 2.5 & 8.0 GT/s
06h	Supported at 5.0 & 8.0 GT/s
07h	Supported at 2.5 to 8.0 GT/s
08h	Supported at 16.0 GT/s
09h	Supported at 2.5 & 16.0 GT/s
0Ah	Supported at 5.0 & 16.0 GT/s
0Bh	Supported at 2.5 & 5.0 & 16.0 GT/s
0Ch	Supported at 8.0 to 16.0 GT/s
0Dh	Supported at 2.5 & 8.0 & 16.0 GT/s
0Eh	Supported at 5.0 to 16.0 GT/s
0Fh	Supported at 2.5 to 16.0 GT/s
10h	Supported at 32.0 GT/s
11h	Supported at 2.5 & 32.0 GT/s
12h	Supported at 5.0 & 32.0 GT/s
13h	Supported at 2.5 & 5.0 & 32.0 GT/s
14h	Supported at 8.0 & 32.0 GT/s
15h	Supported at 2.5 & 8.0 & 32.0 GT/s
16h	Supported at 5.0 & 8.0 & 32.0 GT/s
17h	Supported at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Supported at 16.0 to 32.0 GT/s
19h	Supported at 2.5 & 16.0 & 32.0 GT/s
1Ah	Supported at 5.0 & 16.0 & 32.0 GT/s
1Bh	Supported at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Supported at 8.0 to 32.0 GT/s
1Dh	Supported at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Supported at 5.0 to 32.0 GT/s
1Fh	Supported at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

NBIFEPF0CFG::LINK_CAP2[LOWER_SKP_OS_GEN_SUPPORT] Valid Values

Value	Description
00h	Not Supported
01h	Supported at 2.5 GT/s
02h	Supported at 5.0 GT/s
03h	Supported at 2.5 to 5.0 GT/s
04h	Supported at 8.0 GT/s
05h	Supported at 2.5 & 8.0 GT/s
06h	Supported at 5.0 & 8.0 GT/s
07h	Supported at 2.5 to 8.0 GT/s

08h	Supported at 16.0 GT/s
09h	Supported at 2.5 & 16.0 GT/s
0Ah	Supported at 5.0 & 16.0 GT/s
0Bh	Supported at 2.5 & 5.0 & 16.0 GT/s
0Ch	Supported at 8.0 to 16.0 GT/s
0Dh	Supported at 2.5 & 8.0 & 16.0 GT/s
0Eh	Supported at 5.0 to 16.0 GT/s
0Fh	Supported at 2.5 to 16.0 GT/s
10h	Supported at 32.0 GT/s
11h	Supported at 2.5 & 32.0 GT/s
12h	Supported at 5.0 & 32.0 GT/s
13h	Supported at 2.5 & 5.0 & 32.0 GT/s
14h	Supported at 8.0 & 32.0 GT/s
15h	Supported at 2.5 & 8.0 & 32.0 GT/s
16h	Supported at 5.0 & 8.0 & 32.0 GT/s
17h	Supported at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Supported at 16.0 to 32.0 GT/s
19h	Supported at 2.5 & 16.0 & 32.0 GT/s
1Ah	Supported at 5.0 & 16.0 & 32.0 GT/s
1Bh	Supported at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Supported at 8.0 to 32.0 GT/s
1Dh	Supported at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Supported at 5.0 to 32.0 GT/s
1Fh	Supported at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

BXXD00F0x094 (NBIFEPF0CFG::LINK_CNTL2)

The Link Control 2 register controls Link specific parameters.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x094;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x094;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x094;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x094;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x094;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x094;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x094;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x094;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000094; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000094; NBIO0NBIF0EPF0CFG=10148000h
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000094; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000094; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description																										
15:12	COMPLIANCE_DEEMPHASIS. Read-write. Reset: 0h. Description: At 5.0 GT/s only, when using Enter Compliance bit, this field controls the Port's transmitter de-emphasis level in compliance mode. At 8.0 GT/s or higher only, when using Enter Compliance bit, this field controls the Port's transmitter Preset setting in compliance mode. This field is sticky. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>DeEmph -6.0 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -6.0 dB (5.0 GT/s)</td></tr> <tr> <td>1h</td><td>DeEmph -3.5 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -3.5 dB (5.0 GT/s)</td></tr> <tr> <td>2h</td><td>DeEmph -4.4 dB, Preshoot 0.0 dB</td></tr> <tr> <td>3h</td><td>DeEmph -2.5 dB, Preshoot 0.0 dB</td></tr> <tr> <td>4h</td><td>DeEmph -0.0 dB, Preshoot 0.0 dB</td></tr> <tr> <td>5h</td><td>DeEmph -0.0 dB, Preshoot 1.9 dB</td></tr> <tr> <td>6h</td><td>DeEmph -0.0 dB, Preshoot 2.5 dB</td></tr> <tr> <td>7h</td><td>DeEmph -6.0 dB, Preshoot 3.5 dB</td></tr> <tr> <td>8h</td><td>DeEmph -3.5 dB, Preshoot 3.5 dB</td></tr> <tr> <td>9h</td><td>DeEmph -0.0 dB, Preshoot 3.5 dB</td></tr> <tr> <td>Ah</td><td>DeEmph variable, Preshoot 0.0 dB</td></tr> <tr> <td>Fh-Bh</td><td>Reserved.</td></tr> </table>	Value	Description	0h	DeEmph -6.0 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -6.0 dB (5.0 GT/s)	1h	DeEmph -3.5 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -3.5 dB (5.0 GT/s)	2h	DeEmph -4.4 dB, Preshoot 0.0 dB	3h	DeEmph -2.5 dB, Preshoot 0.0 dB	4h	DeEmph -0.0 dB, Preshoot 0.0 dB	5h	DeEmph -0.0 dB, Preshoot 1.9 dB	6h	DeEmph -0.0 dB, Preshoot 2.5 dB	7h	DeEmph -6.0 dB, Preshoot 3.5 dB	8h	DeEmph -3.5 dB, Preshoot 3.5 dB	9h	DeEmph -0.0 dB, Preshoot 3.5 dB	Ah	DeEmph variable, Preshoot 0.0 dB	Fh-Bh	Reserved.
Value	Description																										
0h	DeEmph -6.0 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -6.0 dB (5.0 GT/s)																										
1h	DeEmph -3.5 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -3.5 dB (5.0 GT/s)																										
2h	DeEmph -4.4 dB, Preshoot 0.0 dB																										
3h	DeEmph -2.5 dB, Preshoot 0.0 dB																										
4h	DeEmph -0.0 dB, Preshoot 0.0 dB																										
5h	DeEmph -0.0 dB, Preshoot 1.9 dB																										
6h	DeEmph -0.0 dB, Preshoot 2.5 dB																										
7h	DeEmph -6.0 dB, Preshoot 3.5 dB																										
8h	DeEmph -3.5 dB, Preshoot 3.5 dB																										
9h	DeEmph -0.0 dB, Preshoot 3.5 dB																										
Ah	DeEmph variable, Preshoot 0.0 dB																										
Fh-Bh	Reserved.																										
11	COMPLIANCE_SOS. Read-write. Reset: 0. 0=Disable. 1=Enable. At 5.0 GT/s or lower only, controls if the Port's transmitter inserts SKP ordered sets when sending either compliance pattern. This bit is sticky.																										
10	ENTER_MOD_COMPLIANCE. Read-write. Reset: 0. 0=Compliance Pattern. 1=Modified Compliance Pattern. Controls which compliance pattern the Port transmits, when Enter Compliance bit is used to enter compliance mode. This bit is sticky.																										
9:7	XMIT_MARGIN. Read-write. Reset: 0h. Controls the value of the non-deemphasized voltage level at the Port's transmitter pins. This field is sticky.																										
6	SELECTABLE_DEEMPHASIS. Read-only. Reset: Fixed, 0. 0=-6.0 dB. 1=-3.5 dB. (Downstream Ports only) At 5.0 GT/s only, controls the Port's transmitter de-emphasis level.																										
5	HW_AUTONOMOUS_SPEED_DISABLE. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the Port's ability to autonomously direct changes in link speed. This bit is sticky.																										

4	ENTER_COMPLIANCE. Read-write. Reset: 0. 0=Normal Operation. 1=Enter Compliance. Forces a Port to enter compliance mode, when it receives a hot reset. This bit is sticky, but for Upstream Ports only is cleared if the link state goes to Detect.																
3:0	TARGET_LINK_SPEED. Read-write. Reset: 5h. (Downstream Ports only) Controls the upper limit on the Link operational speed by restricting the data rate values advertised by the upstream component. When using Enter Compliance bit, this field controls the Port's target compliance mode speed. This field is sticky. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Reserved.</td></tr> <tr> <td>1h</td><td>2.5 GT/s</td></tr> <tr> <td>2h</td><td>5.0 GT/s</td></tr> <tr> <td>3h</td><td>8.0 GT/s</td></tr> <tr> <td>4h</td><td>16.0 GT/s</td></tr> <tr> <td>5h</td><td>32.0 GT/s</td></tr> <tr> <td>Fh-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Reserved.	1h	2.5 GT/s	2h	5.0 GT/s	3h	8.0 GT/s	4h	16.0 GT/s	5h	32.0 GT/s	Fh-6h	Reserved.
Value	Description																
0h	Reserved.																
1h	2.5 GT/s																
2h	5.0 GT/s																
3h	8.0 GT/s																
4h	16.0 GT/s																
5h	32.0 GT/s																
Fh-6h	Reserved.																

BXXD00F0x096 (NBIFEPF0CFG::LINK_STATUS2)

The Link Status 2 register provides information about Link specific parameters.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x096; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]																	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x096; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]																	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x096; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]																	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x096; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]																	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x096; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]																	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x096; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]																	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x096; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]																	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x096; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]																	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000096; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h																	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000096; NBIO0NBIF0EPF0CFG=10148000h																	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000096; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h																	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000096; NBIO1NBIF0EPF0CFG=10348000h																	
Bits	Description																
15	DRS_MESSAGE_RECEIVED. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Description: (Downstream Ports only) When DRS Supported bit is set and When the optionally supported SFI DRS Mask bit is clear, indicates if the Port has received a DRS Message. For Upstream Ports, this bit is Reserved.																
14:12	DOWNSTREAM_COMPONENT_PRESENCE. Read-only. Reset: Fixed,0h. Description: (Downstream Ports only) When DRS Supported bit is set, this field indicates the presence and DRS state of the downstream component (if any). For Upstream Ports, this bit is Reserved. ValidValues:																
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Link Down, Presence not Determined</td></tr> <tr> <td>1h</td><td>Link Down, Component not Present</td></tr> <tr> <td>2h</td><td>Link Down, Component Present and Data Link Layer not Active</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> <tr> <td>4h</td><td>Link Up, Component Present and DRS Message not Received</td></tr> <tr> <td>5h</td><td>Link Up, Component Present and DRS Message Received</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Link Down, Presence not Determined	1h	Link Down, Component not Present	2h	Link Down, Component Present and Data Link Layer not Active	3h	Reserved.	4h	Link Up, Component Present and DRS Message not Received	5h	Link Up, Component Present and DRS Message Received	7h-6h	Reserved.
Value	Description																
0h	Link Down, Presence not Determined																
1h	Link Down, Component not Present																
2h	Link Down, Component Present and Data Link Layer not Active																
3h	Reserved.																
4h	Link Up, Component Present and DRS Message not Received																
5h	Link Up, Component Present and DRS Message Received																
7h-6h	Reserved.																
11:10	Reserved.																
9:8	CROSSLINK_RESOLUTION. Read-only. Reset: Fixed,0h. Indicates the state of the Port's crosslink negotiation (if supported). ValidValues:																
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>No Information</td></tr> <tr> <td>1h</td><td>Completed as Upstream Port</td></tr> <tr> <td>2h</td><td>Completed as Downstream Port</td></tr> <tr> <td>3h</td><td>In Progress</td></tr> </table>	Value	Description	0h	No Information	1h	Completed as Upstream Port	2h	Completed as Downstream Port	3h	In Progress						
Value	Description																
0h	No Information																
1h	Completed as Upstream Port																
2h	Completed as Downstream Port																
3h	In Progress																
7	RTM2_PRESENCE_DET. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. When Two Retimers Presence Detect Supported bit is set, indicates if the Port detected two Retimers in the most recent link negotiation. This bit is sticky.																
6	RTM1_PRESENCE_DET. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. When Retimer Present Detect Supported bit is set, indicates if the Port detected a Retimer in the most recent link negotiation. This bit is sticky.																

5	LINK_EQUALIZATION_REQUEST_8GT . Read, Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 8.0 GT/s link equalization to be performed. This bit is sticky.
4	EQUALIZATION_PHASE3_SUCCESS_8GT . Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
3	EQUALIZATION_PHASE2_SUCCESS_8GT . Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
2	EQUALIZATION_PHASE1_SUCCESS_8GT . Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
1	EQUALIZATION_COMPLETE_8GT . Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the 8.0 GT/s Transmitter Equalization procedure has completed. This bit is sticky.
0	CUR_DEEMPHASIS_LEVEL . Read-only. Reset: 1. 0=-6.0 dB. 1=-3.5 dB. At 5.0 GT/s only, indicates the Port's transmitter de-emphasis level.

BXXD00F0x0A0 (NBIFEPF0CFG::MSI_CAP_LIST)

Read-only.

Message Signaled Interrupt Capability header.

```

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0A0;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0A0;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0A0;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0A0;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0A0;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0A0;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0A0;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0A0;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000A0; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000A0; NBIO0NBIF0EPF0CFG=10148000h
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000A0; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000A0; NBIO1NBIF0EPF0CFG=10348000h

```

Bits	Description
15:8	NEXT_PTR . Read-only. Reset: C0h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID . Read-only. Reset: Fixed, 05h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F0x0A2 (NBIFEPF0CFG::MSI_MSG_CNTL)

Message Signaled Interrupt Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0A2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0A2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0A2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0A2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0A2;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0A2;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0A2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0A2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000A2; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000A2; NBIO0NBIF0EPF0CFG=10148000h
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000A2; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000A2; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description																
15:11	Reserved.																
10	MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to generate extended message data.																
9	MSI_EXT_MSG_DATA_CAP. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports generating extended message data.																
8	MSI_PERVECTOR_MASKING_CAP. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports MSI per-vector masking.																
7	MSI_64BIT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the function supports generating 64-bit message addresses.																
6:4	MSI_MULTI_EN. Read-write. Reset: 0h. Controls the number of MSI vectors that the function is permitted to use. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 Vector Allocated</td></tr> <tr> <td>1h</td><td>2 Vectors Allocated</td></tr> <tr> <td>2h</td><td>4 Vectors Allocated</td></tr> <tr> <td>3h</td><td>8 Vectors Allocated</td></tr> <tr> <td>4h</td><td>16 Vectors Allocated</td></tr> <tr> <td>5h</td><td>32 Vectors Allocated</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	1 Vector Allocated	1h	2 Vectors Allocated	2h	4 Vectors Allocated	3h	8 Vectors Allocated	4h	16 Vectors Allocated	5h	32 Vectors Allocated	7h-6h	Reserved.
Value	Description																
0h	1 Vector Allocated																
1h	2 Vectors Allocated																
2h	4 Vectors Allocated																
3h	8 Vectors Allocated																
4h	16 Vectors Allocated																
5h	32 Vectors Allocated																
7h-6h	Reserved.																
3:1	MSI_MULTI_CAP. Read-only. Indicates the number of MSI vectors that the function can support. Reset: _dev0_func0_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST]: 0h Reset: _dev1_func0_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 4h ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 Vector Supported</td></tr> <tr> <td>1h</td><td>2 Vectors Supported</td></tr> <tr> <td>2h</td><td>4 Vectors Supported</td></tr> <tr> <td>3h</td><td>8 Vectors Supported</td></tr> <tr> <td>4h</td><td>16 Vectors Supported</td></tr> <tr> <td>5h</td><td>32 Vectors Supported</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	1 Vector Supported	1h	2 Vectors Supported	2h	4 Vectors Supported	3h	8 Vectors Supported	4h	16 Vectors Supported	5h	32 Vectors Supported	7h-6h	Reserved.
Value	Description																
0h	1 Vector Supported																
1h	2 Vectors Supported																
2h	4 Vectors Supported																
3h	8 Vectors Supported																
4h	16 Vectors Supported																
5h	32 Vectors Supported																
7h-6h	Reserved.																

0	MSI_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to generate MSI requests.
---	--

BXXD00F0x0A4 (NBIFEPF0CFG::MSI_MSG_ADDR_LO)

Read-write. Reset: 0000_0000h.

Message Lower Address register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0A4; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0A4; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0A4; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0A4; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0A4; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0A4; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0A4; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0A4; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000A4; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000A4; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000A4; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000A4; NBIO1NBIF0EPF0CFG=10348000h	

Bits	Description
31:2	MSI_MSG_ADDR_LO. Read-write. Reset: 0000_0000h. Bits 31-2 for MSI address.
1:0	Reserved.

BXXD00F0x0A8_msi64bit0 (NBIFEPF0CFG::MSI_MSG_DATA)

Read-write. Reset: 0000h.

Message Data register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0A8_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0A8_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0A8_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0A8_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0A8_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0A8_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0A8_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0A8_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000A8_msi64bit0;

NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h; DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000A8_msi64bit0; NBIO0NBIF0EPF0CFG=10148000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000A8_msi64bit0;

NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h; DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000A8_msi64bit0; NBIO1NBIF0EPF0CFG=10348000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
------	-------------

15:0	MSI_DATA. Read-write. Reset: 0000h. Lower 16 bits for Message Data.
------	--

BXXD00F0x0A8_msi64bit1 (NBIFEPF0CFG::MSI_MSG_ADDR_HI)

Read-write. Reset: 0000_0000h.

Message Upper Address register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0A8_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0A8_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0A8_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0A8_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0A8_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0A8_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0A8_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0A8_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000A8_msi64bit1;

NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h; DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000A8_msi64bit1; NBIO0NBIF0EPF0CFG=10148000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000A8_msi64bit1;

NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h; DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000A8_msi64bit1; NBIO1NBIF0EPF0CFG=10348000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description**31:0** **MSI_MSG_ADDR_HI.** Read-write. Reset: 0000_0000h. Upper 32 bits for MSI address.

BXXD00F0x0AA_msi64bit0 (NBIFEPF0CFG::MSI_EXT_MSG_DATA)

Read-write. Reset: 0000h.

Extended Message Data register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0AA_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0AA_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0AA_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0AA_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0AA_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0AA_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0AA_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0AA_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000AA_msi64bit0;

NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h; DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000AA_msi64bit0; NBIO0NBIF0EPF0CFG=10148000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000AA_msi64bit0;

NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h; DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000AA_msi64bit0; NBIO1NBIF0EPF0CFG=10348000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description15:0 **MSI_EXT_DATA.** Read-write. Reset: 0000h. Upper 16 bits for Message Data.

BXXD00F0x0AC_msi64bit0 (NBIFEPF0CFG::MSI_MASK)

Read-write. Reset: 0000_0000h.

MSI Mask bits register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0AC_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0AC_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0AC_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0AC_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0AC_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0AC_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0AC_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0AC_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000AC_msi64bit0;

NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h; DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000AC_msi64bit0; NBIO0NBIF0EPF0CFG=10148000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000AC_msi64bit0;

NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h; DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000AC_msi64bit0; NBIO1NBIF0EPF0CFG=10348000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description

31:0	MSI_MASK. Read-write. Reset: 0000_0000h. Controls if the function can generate a specific MSI vector. This field is a bit vector that covers all supported vectors.
------	--

BXXD00F0x0AC_msi64bit1 (NBIFEPF0CFG::MSI_MSG_DATA_64)

Read-write. Reset: 0000h.

Message Data register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0AC_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0AC_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0AC_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0AC_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0AC_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0AC_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0AC_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0AC_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000AC_msi64bit1;

NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h; DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000AC_msi64bit1; NBIO0NBIF0EPF0CFG=10148000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000AC_msi64bit1;

NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h; DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000AC_msi64bit1; NBIO1NBIF0EPF0CFG=10348000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description15:0 **MSI_DATA_64.** Read-write. Reset: 0000h. Lower 16 bits for Message Data.

BXXD00F0x0AE_msi64bit1 (NBIFEPF0CFG::MSI_EXT_MSG_DATA_64)

Read-write. Reset: 0000h.

Extended Message Data register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0AE_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0AE_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0AE_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0AE_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0AE_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0AE_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0AE_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0AE_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000AE_msi64bit1;

NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h; DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000AE_msi64bit1; NBIO0NBIF0EPF0CFG=10148000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000AE_msi64bit1;

NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h; DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000AE_msi64bit1; NBIO1NBIF0EPF0CFG=10348000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description15:0 **MSI_EXT_DATA_64.** Read-write. Reset: 0000h. Upper 16 bits for Message Data.

BXXD00F0x0B0_msi64bit0 (NBIFEPF0CFG::MSI_PENDING)

Read-only. Reset: 0000_0000h.

MSI Pending bits register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0B0_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0B0_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0B0_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0B0_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0B0_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0B0_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0B0_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0B0_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000B0_msi64bit0; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000B0_msi64bit0; NBIO0NBIF0EPF0CFG=10148000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000B0_msi64bit0; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000B0_msi64bit0; NBIO1NBIF0EPF0CFG=10348000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description

31:0	MSI_PENDING. Read-only. Reset: 0000_0000h. Indicates if a specific MSI vector is pending internally in the function. This field is a bit vector that covers all supported vectors.
------	---

BXXD00F0x0B0_msi64bit1 (NBIFEPF0CFG::MSI_MASK_64)

Read-write. Reset: 0000_0000h.

MSI Mask bits register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0B0_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0B0_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0B0_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0B0_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0B0_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0B0_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0B0_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0B0_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000B0_msi64bit1; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000B0_msi64bit1; NBIO0NBIF0EPF0CFG=10148000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000B0_msi64bit1; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000B0_msi64bit1; NBIO1NBIF0EPF0CFG=10348000h;

DataPortCheck=NBIFEPF0CFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description

31:0 MSI_MASK_64. Read-write. Reset: 0000_0000h. Controls if the function can generate a specific MSI vector. This field is a bit vector that covers all supported vectors.

BXXD00F0x0B4 (NBIFEPF0CFG::MSI_PENDING_64)

Read-only. Reset: 0000_0000h.

MSI Pending bits register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0B4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0B4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000B4; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000B4; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000B4; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000B4; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	MSI_PENDING_64. Read-only. Reset: 0000_0000h. Indicates if a specific MSI vector is pending internally in the function. This field is a bit vector that covers all supported vectors.
------	--

BXXD00F0x0C0 (NBIFEPF0CFG::MSIX_CAP_LIST)

Read-only.

MSI-X Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0C0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0C0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000C0; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000C0; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000C0; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000C0; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

15:8	NEXT_PTR. Read-only. Pointer to the next item in the capabilities list, or 00h if no other items exist.
------	--

7:0	CAP_ID. Read-only. Reset: Fixed, 11h. A PCI-SIG defined ID number that indicates the nature and format of the capability.
-----	--

BXXD00F0x0C2 (NBIFEPF0CFG::MSIX_MSG_CNTL)**MSI-X Control register.**

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0C2; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0C2; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0C2; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0C2; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0C2; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0C2; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0C2; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0C2; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000C2; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000C2; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000C2; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000C2; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
15	MSIX_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. When MSI_EN bit is clear, controls the ability of a function to generate MSI-X requests.
14	MSIX_FUNC_MASK . Read-write. Reset: 0. 0=Only Vectors with per-vector Mask set are Masked. 1=All Vectors are Masked. Controls if all of the vectors associated with the function are masked, regardless of their per-vector Mask bit values.
13:11	Reserved.
10:0	MSIX_TABLE_SIZE . Read-only. Indicates the MSI-X Table Size (minus one).

BXXD00F0x0C4 (NBIFEPF0CFG::MSIX_TABLE)

Read-only.

MSI-X Table Offset and Table BIR register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0C4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0C4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000C4; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000C4; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000C4; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000C4; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

31:3 **MSIX_TABLE_OFFSET.** Read-only. Indicates the offset from the address value contained in the [BAR](#) defined by MSIX_TABLE_BIR field, to point to the start of the MSI-X Table. The offset value must be padded with 3 bits of zero, to form a QWORD-aligned offset.

2:0 **MSIX_TABLE_BIR.** Read-only. Indicates the [BAR](#) whose allocated address range contains the MSI-X Table.

ValidValues:

Value	Description
0h	BAR at offset 0x10
1h	BAR at offset 0x14
2h	BAR at offset 0x18
3h	BAR at offset 0x1C
4h	BAR at offset 0x20
5h	BAR at offset 0x24
7h-6h	Reserved.

BXXD00F0x0C8 (NBIFEPF0CFG::MSIX_PBA)

Read-only.

MSI-X [PBA](#) Offset and PBA BIR register.`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0C8;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0C8;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0C8;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0C8;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0C8;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0C8;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0C8;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0C8;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000C8; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000C8; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000C8; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000C8; NBIO1NBIF0EPF0CFG=10348000h`**Bits Description**

31:3 **MSIX_PBA_OFFSET.** Read-only. Indicates the offset from the address value contained in the [BAR](#) defined by MSIX_PBA_BIR field, to point to the start of the MSI-X [PBA](#). The offset value must be padded with 3 bits of zero, to form a QWORD-aligned offset.

2:0 **MSIX_PBA_BIR.** Read-only. Indicates the [BAR](#) whose allocated address range contains the MSI-X [PBA](#).

ValidValues:

Value	Description
0h	BAR at offset 0x10
1h	BAR at offset 0x14
2h	BAR at offset 0x18
3h	BAR at offset 0x1C
4h	BAR at offset 0x20
5h	BAR at offset 0x24
7h-6h	Reserved.

BXXD00F0x0D0 (NBIFEPF0CFG::SATA_CAP_0)

Read-only. Reset: Fixed,0010_0012h.

Serial ATA Capability register 0.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0D0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0D0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000D0; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000D0; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000D0; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000D0; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:24	SATA_CAP_RESERVED1. Read-only. Reset: Fixed,00h. Reserved.
23:20	SATA_CAP_MAJOR_REV. Read-only. Reset: Fixed,1h. Indicates major revision number of this capability structure.
19:16	SATA_CAP_MINOR_REV. Read-only. Reset: Fixed,0h. Indicates minor revision number of this capability structure.
15:8	NEXT_PTR. Read-only. Reset: Fixed,00h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,12h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F0x0D4 (NBIFEPF0CFG::SATA_CAP_1)

Read-only. Reset: Fixed,0000_000Fh.

Serial ATA Capability register 1.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0D4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0D4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000D4; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000D4; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000D4; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000D4; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description																		
31:24	SATA_CAP_RESERVED2. Read-only. Reset: Fixed,00h. Reserved.																		
23:4	SATA_CAP_BAR_OFFSET. Read-only. Reset: Fixed,0_0000h. When SATA_CAP_BAR_LOC field is 0 to 5, indicates the offset from the address value contained in the BAR defined by SATA_CAP_BAR_LOC field, to point to the start of the Index-Data pair. The offset value must be padded with 2 bits of zero, to form a DWORD-aligned offset.																		
3:0	SATA_CAP_BAR_LOC. Read-only. Reset: Fixed,Fh. Indicates the BAR whose allocated address range contains the Index-Data pair. ValidValues: <table border="1"> <thead> <tr> <th>Value</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>BAR at offset 0x10</td></tr> <tr> <td>1h</td><td>BAR at offset 0x14</td></tr> <tr> <td>2h</td><td>BAR at offset 0x18</td></tr> <tr> <td>3h</td><td>BAR at offset 0x1C</td></tr> <tr> <td>4h</td><td>BAR at offset 0x20</td></tr> <tr> <td>5h</td><td>BAR at offset 0x24</td></tr> <tr> <td>Eh-6h</td><td>Reserved.</td></tr> <tr> <td>Fh</td><td>Index-Data pair is implemented in two DWORDs directly following SATA_CAP_1 register</td></tr> </tbody> </table>	Value	Description	0h	BAR at offset 0x10	1h	BAR at offset 0x14	2h	BAR at offset 0x18	3h	BAR at offset 0x1C	4h	BAR at offset 0x20	5h	BAR at offset 0x24	Eh-6h	Reserved.	Fh	Index-Data pair is implemented in two DWORDs directly following SATA_CAP_1 register
Value	Description																		
0h	BAR at offset 0x10																		
1h	BAR at offset 0x14																		
2h	BAR at offset 0x18																		
3h	BAR at offset 0x1C																		
4h	BAR at offset 0x20																		
5h	BAR at offset 0x24																		
Eh-6h	Reserved.																		
Fh	Index-Data pair is implemented in two DWORDs directly following SATA_CAP_1 register																		

BXXD00F0x0D8 (NBIFEPF0CFG::SATA_IDP_INDEX)

IDP Index register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0D8; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0D8; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0D8; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0D8; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0D8; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0D8; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0D8; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0D8; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000D8; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000D8; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000D8; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000D8; NBIO1NBIF0EPF0CFG=10348000h	

Bits	Description
31:12	IDP_RESERVED2 . Read-only. Reset: Fixed,0_0000h. Reserved.
11:2	IDP_INDEX . Read-write. Reset: 000h. Selects the offset of the memory mapped AHCI register accessed using the IDP_DATA field. The offset value must be padded with 2 bits of zero, to form a DWORD-aligned offset.
1:0	IDP_RESERVED1 . Read-only. Reset: Fixed,0h. Reserved.

BXXD00F0x0DC (NBIFEPF0CFG::SATA_IDP_DATA)

Read-write. Reset: 0000_0000h.

IDP Data register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0DC; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0DC; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x0DC; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x0DC; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x0DC; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x0DC; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x0DC; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x0DC; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000000DC; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000000DC; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000000DC; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000000DC; NBIO1NBIF0EPF0CFG=10348000h	

Bits	Description
31:0	IDP_DATA . Read-write. Reset: 0000_0000h. For reads, returns the value in the memory mapped AHCI register pointed to by the IDP_INDEX field. For writes, this value is written to the memory mapped AHCI register pointed to by the IDP_INDEX field.

BXXD00F0x100 (NBIFEPF0CFG::PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST)

Read-only.

Vendor-Specific Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x100;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x100;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x100;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x100;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x100;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x100;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x100;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x100;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000100; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000100; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000100; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000100; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:20	NEXT_PTR. Read-only. Reset: 110h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
-------	--

19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
-------	--

15:0	CAP_ID. Read-only. Reset: Fixed,000Bh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.
------	--

BXXD00F0x104 (NBIFEPF0CFG::PCIE_VENDOR_SPECIFIC_HDR)

Read-only. Reset: Fixed,0101_0001h.

Vendor Specific Header register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x104;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x104;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x104;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x104;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x104;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x104;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x104;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x104;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000104; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000104; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000104; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000104; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:20	VSEC_LENGTH. Read-only. Reset: Fixed,010h. Number of bytes in the entire VSEC structure.
-------	---

19:16	VSEC_REV. Read-only. Reset: Fixed,1h. Vendor-defined revision number.
-------	--

15:0	VSEC_ID. Read-only. Reset: Fixed,0001h. Vendor-defined ID number.
------	--

BXXD00F0x108 (NBIFEPF0CFG::PCIE_VENDOR_SPECIFIC1)

Read-write. Reset: 0000_0000h.

Vendor-Specific Scratch register 1.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x108;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x108;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x108;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x108;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x108;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x108;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x108;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x108;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000108; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000108; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000108; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000108; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	SCRATCH. Read-write. Reset: 0000_0000h. PCIe scratch register.
------	---

BXXD00F0x10C (NBIFEPF0CFG::PCIE_VENDOR_SPECIFIC2)

Read-write. Reset: 0000_0000h.

Vendor-Specific Scratch register 2.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x10C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x10C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x10C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x10C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x10C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x10C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x10C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x10C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000010C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000010C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000010C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000010C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	SCRATCH. Read-write. Reset: 0000_0000h. PCIe scratch register.
------	---

BXXD00F0x110 (NBIFEPF0CFG::PCIE_VC_ENH_CAP_LIST)

Read-only.

Virtual Channel Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x110;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x110;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x110;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x110;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x110;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x110;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x110;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x110;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000110; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000110; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000110; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000110; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 140h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0002h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x114 (NBIFEPF0CFG::PCIE_PORT_VC_CAP_REG1)

Read-only.

Port VC Capability register 1.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x114;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x114;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x114;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x114;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x114;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x114;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x114;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x114;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000114; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000114; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000114; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000114; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description										
31:12	Reserved.										
11:10	PORT_ARB_TABLE_ENTRY_SIZE. Read-only. Reset: Fixed,0h. Indicates the size (in bits) of Port Arbitration table entry in the device, or must be 0 if Port Arbitration table is not supported. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 bit</td></tr> <tr> <td>1h</td><td>2 bits</td></tr> <tr> <td>2h</td><td>4 bits</td></tr> <tr> <td>3h</td><td>8 bits</td></tr> </table>	Value	Description	0h	1 bit	1h	2 bits	2h	4 bits	3h	8 bits
Value	Description										
0h	1 bit										
1h	2 bits										
2h	4 bits										
3h	8 bits										
9:8	REF_CLK. Read-only. Reset: Fixed,0h. Indicates the reference clock for Virtual Channels that support time-based WRR Port Arbitration, otherwise it must be 0. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>100 ns</td></tr> <tr> <td>3h-1h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	100 ns	3h-1h	Reserved.				
Value	Description										
0h	100 ns										
3h-1h	Reserved.										
7	Reserved.										
6:4	LOW_PRIORITY_EXT_VC_COUNT. Read-only. Reset: Fixed,0h. Indicates the number of (extended) Virtual Channels in addition to the default VC belonging to the Low Priority Virtual Channel group.										
3	Reserved.										
2:0	EXT_VC_COUNT. Read-only. Reset: 0h. Indicates the number of (extended) Virtual Channels in addition to the default VC supported by the device.										

BXXD00F0x118 (NBIFEPF0CFG::PCIE_PORT_VC_CAP_REG2)

Read-only. Reset: Fixed,0000_0000h.

Port VC Capability register 2.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x118;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x118;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x118;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x118;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x118;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x118;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x118;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x118;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000118; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000118; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000118; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000118; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

31:24	VC_ARB_TABLE_OFFSET. Read-only. Reset: Fixed,00h. Indicates the location of the VC Arbitration Table, or must be 0 if the VC Arbitration Table is not present.
23:8	Reserved.
7:0	VC_ARB_CAP. Read-only. Reset: Fixed,00h. Indicates the types of VC Arbitration supported by the device for the Low Priority Virtual Channel group, or must be 0 if the Low Priority Virtual Channel group contains only VC0. Bit 0 = Fixed; Bit 1 = WRR-32; Bit 2 = WRR-64; Bit 3 = WRR-128.

BXXD00F0x11C (NBIFEPF0CFG::PCIE_PORT_VC_CNTL)

Port VC Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x11C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x11C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x11C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x11C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x11C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x11C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x11C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x11C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000011C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000011C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000011C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000011C; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

15:4	Reserved.
3:1	VC_ARB_SELECT. Read-write. Reset: 0h. Configures the VC Arbitration by selecting one of the supported VC Arbitration schemes.
0	LOAD_VC_ARB_TABLE. Read-only. Reset: Fixed,0. Updates the VC Arbitration logic from the VC Arbitration Table (if present), when written with 1. Reads always return 0.

BXXD00F0x11E (NBIFEPF0CFG::PCIE_PORT_VC_STATUS)

Read-only. Reset: Fixed,0000h.

Port VC Status register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x11E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x11E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x11E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x11E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x11E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x11E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x11E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x11E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000011E; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000011E; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000011E; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000011E; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

15:1	Reserved.
------	-----------

0	VC_ARB_TABLE_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the contents of the VC Arbitration Table are coherent, or must be 0 if the VC Arbitration Table is not present.
---	---

BXXD00F0x120 (NBIFEPF0CFG::PCIE_VC0_RESOURCE_CAP)

Read-only. Reset: Fixed,0000_0000h.

VC0 Resource Capability register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x120;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x120;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x120;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x120;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x120;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x120;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x120;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x120;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000120; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000120; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000120; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000120; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:24	PORT_ARB_TABLE_OFFSET. Read-only. Reset: Fixed,00h. Indicates the location of the Port Arbitration Table associated with the VC resource, or must be 0 if the Port Arbitration Table is not present.
23	Reserved.
22:16	MAX_TIME_SLOTS. Read-only. Reset: Fixed,00h. Indicates the maximum number of time slots (minus one) that the VC resource is capable of supporting, when configured for Timed WRR Port Arbitration.
15	REJECT_SNOOP_TRANS. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the Virtual Channel is permitted to reject transactions for which the No Snoop Attribute is applicable, but is not set.
14:8	Reserved.
7:0	PORT_ARB_CAP. Read-only. Reset: Fixed,00h. Indicates the types of Port Arbitration supported by the VC resource. Bit 0 = Fixed; Bit 1 = WRR-32; Bit 2 = WRR-64; Bit 3 = WRR-128; Bit 4 = Timed WRR-128; Bit 5 = WRR-256.

BXXD00F0x124 (NBIFEPF0CFG::PCIE_VC0_RESOURCE_CNTL)

VC0 Resource Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x124; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x124; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x124; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x124; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x124; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x124; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x124; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x124; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000124; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000124; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000124; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000124; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31	VC_ENABLE. Read-only. Reset: Fixed,1. 0=Disable. 1=Enable. Controls the enabling of a Virtual Channel.
30:27	Reserved.
26:24	VC_ID. Read-only. Reset: Fixed,0h. Assigns a VC ID to the VC resource.
23:20	Reserved.
19:17	PORT_ARB_SELECT. Read-write. Reset: 0h. Configures the Port Arbitration for the VC resource by selecting one of the supported Port Arbitration schemes.
16	LOAD_PORT_ARB_TABLE. Read-only. Reset: Fixed,0. Updates the Port Arbitration logic from the Port Arbitration Table (if present) for the VC resource, when written with 1. Reads always return 0.
15:8	Reserved.
7:1	TC_VC_MAP_TC1_7. Read-write. Reset: 7Fh. Indicates the TCs that are mapped to the VC resource.
0	TC_VC_MAP_TC0. Read-only. Reset: Fixed,1. Indicates the TCs that are mapped to the VC resource.

BXXD00F0x12A (NBIFEPF0CFG::PCIE_VC0_RESOURCE_STATUS)

Read-only.

VC0 Resource Status register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x12A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x12A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x12A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x12A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x12A;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x12A;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x12A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x12A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000012A; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000012A; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000012A; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000012A; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
15:2	Reserved.
1	VC_NEGOTIATION_PENDING. Read-only. Reset: 0. 0=Ready. 1=Pending. Indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state.
0	PORT_ARB_TABLE_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the contents of the Port Arbitration Table associated with the VC resource are coherent, or must be 0 if the Port Arbitration Table is not present.

BXXD00F0x12C (NBIFEPF0CFG::PCIE_VC1_RESOURCE_CAP)

Read-only. Reset: Fixed,0000_0000h.

VC1 Resource Capability register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x12C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x12C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x12C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x12C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x12C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x12C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x12C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x12C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000012C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000012C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000012C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000012C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:24	PORT_ARB_TABLE_OFFSET. Read-only. Reset: Fixed,00h. Indicates the location of the Port Arbitration Table associated with the VC resource, or must be 0 if the Port Arbitration Table is not present.
23:22	Reserved.
21:16	MAX_TIME_SLOTS. Read-only. Reset: Fixed,00h. Indicates the maximum number of time slots (minus one) that the VC resource is capable of supporting, when configured for Timed WRR Port Arbitration.
15	REJECT_SNOOP_TRANS. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the Virtual Channel is permitted to reject transactions for which the No Snoop Attribute is applicable, but is not set.
14:8	Reserved.
7:0	PORT_ARB_CAP. Read-only. Reset: Fixed,00h. Indicates the types of Port Arbitration supported by the VC resource. Bit 0 = Fixed; Bit 1 = WRR-32; Bit 2 = WRR-64; Bit 3 = WRR-128; Bit 4 = Timed WRR-128; Bit 5 = WRR-256.

BXXD00F0x130 (NBIFEPF0CFG::PCIE_VC1_RESOURCE_CNTL)

VC1 Resource Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x130; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x130; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x130; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x130; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x130; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x130; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x130; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x130; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000130; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000130; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000130; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000130; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31	VC_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the enabling of a Virtual Channel.
30:27	Reserved.
26:24	VC_ID. Read-write. Reset: 0h. Assigns a VC ID to the VC resource.
23:20	Reserved.
19:17	PORT_ARB_SELECT. Read-write. Reset: 0h. Configures the Port Arbitration for the VC resource by selecting one of the supported Port Arbitration schemes.
16	LOAD_PORT_ARB_TABLE. Read-only. Reset: Fixed,0. Updates the Port Arbitration logic from the Port Arbitration Table (if present) for the VC resource, when written with 1. Reads always return 0.
15:8	Reserved.
7:1	TC_VC_MAP_TC1_7. Read-write. Reset: 00h. Indicates the TCs that are mapped to the VC resource.
0	TC_VC_MAP_TC0. Read-only. Reset: Fixed,0. Indicates the TCs that are mapped to the VC resource.

BXXD00F0x136 (NBIFEPF0CFG::PCIE_VC1_RESOURCE_STATUS)

Read-only.

VC1 Resource Status register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x136;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x136;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x136;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x136;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x136;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x136;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x136;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x136;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000136; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000136; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000136; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000136; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
15:2	Reserved.
1	VC_NEGOTIATION_PENDING. Read-only. Reset: 0. 0=Ready. 1=Pending. Indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state.
0	PORT_ARB_TABLE_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the contents of the Port Arbitration Table associated with the VC resource are coherent, or must be 0 if the Port Arbitration Table is not present.

BXXD00F0x150 (NBIFEPF0CFG::PCIE_ADV_ERR_RPT_ENH_CAP_LIST)

Read-only.

Advanced Error Reporting Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x150;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x150;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x150;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x150;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x150;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x150;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x150;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x150;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000150; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000150; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000150; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000150; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 200h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: 2h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0001h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x154 (NBIFEPF0CFG::PCIE_UNCORR_ERR_STATUS)

The Uncorrectable Error Status register reports error status of individual uncorrectable errors in a function.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x154; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x154; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x154; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x154; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x154; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x154; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x154; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x154; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000154; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000154; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000154; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000154; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Poisoned TLP Egress Blocked Error.
25	TLP_PREFIX_BLOCKED_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a TLP Prefix Blocked Error.
24	ATOMICOP_EGRESS_BLOCKED_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects an AtomicOp Egress Blocked Error.
23	MC_BLOCKED_TLP_STATUS. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a MC Blocked TLP. This bit is sticky.
22	UNCORR_INT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an ECRC Error. This bit is sticky.
18	MAL_TLP_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Receiver Overflow Error.
16	UNEXP_CPL_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Completion Timeout Error. This bit is sticky.
13	FC_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Flow Control Protocol Error.
12	PSN_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Poisoned TLP Received Error. This bit is sticky.
11:6	Reserved.

5	SURPDN_ERR_STATUS . Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. (Downstream Ports only) Indicates if the function detects a Surprise Down Error.
4	DLP_ERR_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD00F0x158 (NBIFEPF0CFG::PCIE_UNCORR_ERR_MASK)

The Uncorrectable Error Mask register controls reporting of individual uncorrectable errors by a function.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x158; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x158; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x158; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x158; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x158; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x158; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x158; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x158; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000158; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000158; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000158; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000158; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Poisoned TLP Egress Blocked Error.
25	TLP_PREFIX_BLOCKED_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a TLP Prefix Blocked Error.
24	ATOMICOP_EGRESS_BLOCKED_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report an AtomicOp Egress Blocked Error.
23	MC_BLOCKED_TLP_MASK. Read-write. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a MC Blocked TLP Error. This bit is sticky.
22	UNCORR_INT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an ECRC Error. This bit is sticky.
18	MAL_TLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Receiver Overflow Error.
16	UNEXP_CPL_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Completion Timeout Error. This bit is sticky.
13	FC_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Flow Control Protocol Error.
12	PSN_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Poisoned TLP Mask.
11:6	Reserved.

5	SURPDN_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. (Downstream Ports only) Controls if the function can report a Surprise Down Error.
4	DLP_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD00F0x15C (NBIFEPF0CFG::PCIE_UNCORR_ERR_SEVERITY)

The Uncorrectable Error Severity register controls whether an individual uncorrectable error is reported by a function as a Non-fatal or Fatal error.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x15C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x15C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x15C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x15C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x15C; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x15C; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x15C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x15C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000015C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000015C; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000015C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000015C; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_SEVERITY. Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Poisoned TLP Egress Blocked Error.
25	TLP_PREFIX_BLOCKED_ERR_SEVERITY. Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a TLP Prefix Blocked Error.
24	ATOMICOP_EGRESS_BLOCKED_SEVERITY. Read-write. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports an AtomicOp Egress Blocked Error.
23	MC_BLOCKED_TLP_SEVERITY. Read-write. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a MC Blocked TLP Error. This bit is sticky.
22	UNCORR_INT_ERR_SEVERITY. Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an ECRC Error. This bit is sticky.
18	MAL_TLP_SEVERITY. Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_SEVERITY. Read-only. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Receiver Overflow Error.
16	UNEXP_CPL_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Completion Timeout Error. This bit is sticky.
13	FC_ERR_SEVERITY. Read-only. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Flow Control Protocol Error.
12	PSN_ERR_SEVERITY. Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Poisoned TLP Received Error. This bit is sticky.

11:6	Reserved.
5	SURPDN_ERR_SEVERITY . Read-only. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. (Downstream Ports only) Controls how the function reports a Surprise Down Error.
4	DLP_ERR_SEVERITY . Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD00F0x160 (NBIFEPF0CFG::PCIE_CORR_ERR_STATUS)

The Correctable Error Status register reports error status of individual correctable errors in a function.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x160; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x160; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x160; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x160; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x160; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x160; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x160; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x160; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000160; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000160; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000160; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000160; NBIO1NBIF0EPF0CFG=10348000h	

Bits	Description
31:16	Reserved.
15	HDR_LOG_OVFL_STATUS . Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Header Log Overflow Error.
14	CORR_INT_ERR_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Corrected Internal Error. This bit is sticky.
13	ADVISORY_NONFATAL_ERR_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Advisory Non-Fatal Error. This bit is sticky.
12	REPLAY_TIMER_TIMEOUT_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Replay Timer Timeout Error. This bit is sticky.
11:9	Reserved.
8	REPLAY_NUM_ROLLOVER_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a REPLAY_NUM Rollover Error. This bit is sticky.
7	BAD_DLLP_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Bad DLLP Error. This bit is sticky.
6	BAD_TLP_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Bad TLP Error. This bit is sticky.
5:1	Reserved.
0	Rcv_ERR_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Receiver Error. This bit is sticky.

BXXD00F0x164 (NBIFEPF0CFG::PCIE_CORR_ERR_MASK)

The Correctable Error Mask register controls reporting of individual correctable errors by a function.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x164; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x164; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x164; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x164; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x164; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x164; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x164; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x164; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000164; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000164; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000164; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000164; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31:16	Reserved.
15	HDR_LOG_OVFL_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Header Log Overflow Error.
14	CORR_INT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Corrected Internal Error. This bit is sticky.
13	ADVISORY_NONFATAL_ERR_MASK. Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the function can report an Advisory Non-Fatal Error. This bit is sticky.
12	REPLAY_TIMER_TIMEOUT_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Replay Timer Timeout Error. This bit is sticky.
11:9	Reserved.
8	REPLAY_NUM_ROLLOVER_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a REPLAY_NUM Rollover Error. This bit is sticky.
7	BAD_DLLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Bad DLLP Error. This bit is sticky.
6	BAD_TLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Bad TLP Error. This bit is sticky.
5:1	Reserved.
0	RCV_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Receiver Error. This bit is sticky.

BXXD00F0x168 (NBIFEPF0CFG::PCIE_ADV_ERR_CAP_CNTL)

Advanced Error Capabilities and Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x168; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x168; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x168; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x168; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x168; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x168; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x168; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x168; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000168; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000168; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000168; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000168; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31:13	Reserved.
12	COMPLETION_TIMEOUT_LOG_CAPABLE. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of recording the TLP Prefix (if any) and the Header for the TLP corresponding to a detected Completion Timeout error.
11	TLP_PREFIX_LOG_PRESENT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. When the First Error Pointer is valid, indicates that the TLP Prefix Log register contains valid information. This bit is sticky. If End-End TLP Prefix Supported bit is not set, this bit is Reserved.
10	MULTI_HDR_RECD_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the function is permitted to record more than one error header.
9	MULTI_HDR_RECD_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is capable of recording more than one error header.
8	ECRC_CHECK_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function checks ECRC. This bit is sticky.
7	ECRC_CHECK_CAP. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of checking ECRC.
6	ECRC_GEN_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function generates ECRC. This bit is sticky.
5	ECRC_GEN_CAP. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of generating ECRC.
4:0	FIRST_ERR_PTR. Read-only. Reset: 00h. Indicates the bit position of the first error reported in the Uncorrectable Error Status register. This field is only valid if the indicated bit is also set. This field is sticky.

BXXD00F0x16C (NBIFEPF0CFG::PCIE_HDR_LOG0)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x16C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x16C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x16C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x16C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x16C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x16C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x16C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x16C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000016C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000016C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000016C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000016C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 1st DW captures the first DW of the Header for the TLP corresponding to a detected error. This field is sticky.
------	--

BXXD00F0x170 (NBIFEPF0CFG::PCIE_HDR_LOG1)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x170;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x170;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x170;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x170;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x170;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x170;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x170;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x170;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000170; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000170; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000170; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000170; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 2nd DW captures the second DW of the Header for the TLP corresponding to a detected error. This field is sticky.
------	---

BXXD00F0x174 (NBIFEPF0CFG::PCIE_HDR_LOG2)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x174;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x174;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x174;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x174;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x174;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x174;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x174;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x174;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000174; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000174; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000174; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000174; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 3rd DW captures the third DW of the Header for the TLP corresponding to a detected error. This field is sticky.
------	--

BXXD00F0x178 (NBIFEPF0CFG::PCIE_HDR_LOG3)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x178;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x178;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x178;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x178;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x178;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x178;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x178;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x178;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000178; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000178; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000178; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000178; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 4th DW captures the fourth DW (if present) of the Header for the TLP corresponding to a detected error. This field is sticky.
------	--

BXXD00F0x188 (NBIFEPF0CFG::PCIE_TLP_PREFIX_LOG0)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x188;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x188;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x188;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x188;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x188;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x188;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x188;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x188;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000188; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000188; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000188; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000188; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. First TLP Prefix Log (if supported) captures the first End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.
------	--

BXXD00F0x18C (NBIFEPF0CFG::PCIE_TLP_PREFIX_LOG1)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x18C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x18C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x18C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x18C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x18C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x18C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x18C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x18C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000018C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000018C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000018C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000018C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Second TLP Prefix Log (if supported) captures the second End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.
------	--

BXXD00F0x190 (NBIFEPF0CFG::PCIE_TLP_PREFIX_LOG2)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x190;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x190;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x190;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x190;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x190;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x190;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x190;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x190;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000190; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000190; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000190; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000190; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Third TLP Prefix Log (if supported) captures the third End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.
------	--

BXXD00F0x194 (NBIFEPF0CFG::PCIE_TLP_PREFIX_LOG3)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x194;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x194;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x194;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x194;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x194;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x194;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x194;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x194;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000194; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000194; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000194; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000194; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Fourth TLP Prefix Log (if supported) captures the fourth End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.
------	--

BXXD00F0x200 (NBIFEPF0CFG::PCIE_BAR_ENH_CAP_LIST)

Read-only.

Resizable [BAR](#) Extended Capability header.`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x200;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x200;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x200;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x200;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x200;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x200;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x200;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x200;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000200; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000200; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000200; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000200; NBIO1NBIF0EPF0CFG=10348000h`**Bits Description**

31:20	NEXT_PTR. Read-only. Reset: 240h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0015h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x204 (NBIFEPF0CFG::PCIE_BAR1_CAP)

Read-only. Reset: 0000_0000h.

Resizable BAR1 Capability register.

`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x204;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x204;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x204;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x204;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x204;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x204;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x204;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x204;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000204; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000204; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000204; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000204; NBIO1NBIF0EPF0CFG=10348000h`**Bits Description**

31:4	BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
3:0	Reserved.

BXXD00F0x208 (NBIFEPF0CFG::PCIE_BAR1_CNTL)

Reset: 0000_0020h.

Resizable BAR1 Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x208;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x208;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x208;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x208;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x208;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x208;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x208;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x208;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000208; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000208; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000208; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000208; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:16	BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: 0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	BAR_TOTAL_NUM. Read-only. Reset: 1h. Indicates the total number of resizable BARs in the capability structure for the function.
4:3	Reserved.
2:0	BAR_INDEX. Read-only. Reset: 0h. Indicates the BAR controlled by this register.
Valid Values:	
Value	Description
0h	BAR at offset 0x10
1h	BAR at offset 0x14
2h	BAR at offset 0x18
3h	BAR at offset 0x1C
4h	BAR at offset 0x20
5h	BAR at offset 0x24
7h-6h	Reserved.

BXXD00F0x20C (NBIFEPF0CFG::PCIE_BAR2_CAP)

Read-only. Reset: 0000_0000h.

Resizable BAR2 Capability register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x20C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x20C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x20C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x20C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x20C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x20C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x20C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x20C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000020C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000020C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000020C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000020C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:4	BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
3:0	Reserved.

BXXD00F0x210 (NBIFEPF0CFG::PCIE_BAR2_CNTL)

Resizable BAR2 Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x210; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x210; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x210; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x210; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x210; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x210; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x210; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x210; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000210; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000210; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000210; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000210; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31:16	BAR_SIZE_SUPPORTED_UPPER . Read-only. Reset: 0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	BAR_SIZE . Read-write. Reset: 00h. Controls the size of the address space that the BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	BAR_TOTAL_NUM . Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	BAR_INDEX . Read-only. Reset: 0h. Indicates the BAR controlled by this register. It has the same encoding as shown for Resizable BAR1 Control register.

BXXD00F0x214 (NBIFEPF0CFG::PCIE_BAR3_CAP)

Read-only. Reset: 0000_0000h.

Resizable BAR3 Capability register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x214;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x214;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x214;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x214;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x214;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x214;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x214;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x214;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000214; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000214; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000214; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000214; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:4	BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
3:0	Reserved.

BXXD00F0x218 (NBIFEPF0CFG::PCIE_BAR3_CNTL)

Resizable BAR3 Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x218; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x218; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x218; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x218; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x218; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x218; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x218; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x218; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000218; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000218; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000218; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000218; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31:16	BAR_SIZE_SUPPORTED_UPPER . Read-only. Reset: 0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	BAR_SIZE . Read-write. Reset: 00h. Controls the size of the address space that the BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	BAR_TOTAL_NUM . Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	BAR_INDEX . Read-only. Reset: 0h. Indicates the BAR controlled by this register. It has the same encoding as shown for Resizable BAR1 Control register.

BXXD00F0x21C (NBIFEPF0CFG::PCIE_BAR4_CAP)

Read-only. Reset: 0000_0000h.

Resizable BAR4 Capability register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x21C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x21C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x21C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x21C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x21C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x21C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x21C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x21C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000021C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000021C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000021C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000021C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:4	BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
3:0	Reserved.

BXXD00F0x220 (NBIFEPF0CFG::PCIE_BAR4_CNTL)

Resizable BAR4 Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x220; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x220; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x220; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x220; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x220; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x220; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x220; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x220; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000220; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000220; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000220; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000220; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31:16	BAR_SIZE_SUPPORTED_UPPER . Read-only. Reset: 0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	BAR_SIZE . Read-write. Reset: 00h. Controls the size of the address space that the BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	BAR_TOTAL_NUM . Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	BAR_INDEX . Read-only. Reset: 0h. Indicates the BAR controlled by this register. It has the same encoding as shown for Resizable BAR1 Control register.

BXXD00F0x224 (NBIFEPF0CFG::PCIE_BAR5_CAP)

Read-only. Reset: 0000_0000h.

Resizable BAR5 Capability register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x224;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x224;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x224;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x224;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x224;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x224;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x224;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x224;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000224; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000224; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000224; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000224; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:4	BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
3:0	Reserved.

BXXD00F0x228 (NBIFEPF0CFG::PCIE_BAR5_CNTL)

Resizable BAR5 Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x228; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x228; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x228; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x228; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x228; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x228; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x228; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x228; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000228; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000228; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000228; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000228; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31:16	BAR_SIZE_SUPPORTED_UPPER . Read-only. Reset: 0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	BAR_SIZE . Read-write. Reset: 00h. Controls the size of the address space that the BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	BAR_TOTAL_NUM . Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	BAR_INDEX . Read-only. Reset: 0h. Indicates the BAR controlled by this register. It has the same encoding as shown for Resizable BAR1 Control register.

BXXD00F0x22C (NBIFEPF0CFG::PCIE_BAR6_CAP)

Read-only. Reset: 0000_0000h.

Resizable BAR6 Capability register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x22C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x22C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x22C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x22C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x22C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x22C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x22C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x22C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000022C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000022C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000022C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000022C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:4	BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
3:0	Reserved.

BXXD00F0x230 (NBIFEPF0CFG::PCIE_BAR6_CNTL)

Resizable BAR6 Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x230; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x230; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x230; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x230; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x230; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x230; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x230; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x230; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000230; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000230; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000230; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000230; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31:16	BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: 0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	BAR_TOTAL_NUM. Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	BAR_INDEX. Read-only. Reset: 0h. Indicates the BAR controlled by this register. It has the same encoding as shown for Resizable BAR1 Control register.

BXXD00F0x240 (NBIFEPF0CFG::PCIE_PWR_BUDGET_ENH_CAP_LIST)

Read-only.

Power Budgeting Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x240;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x240;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x240;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x240;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x240;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x240;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x240;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x240;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000240; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000240; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000240; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000240; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

31:20	NEXT_PTR. Read-only. Reset: 250h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
-------	--

19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
-------	--

15:0	CAP_ID. Read-only. Reset: Fixed,0004h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.
------	--

BXXD00F0x244 (NBIFEPF0CFG::PCIE_PWR_BUDGET_DATA_SELECT)

Read-write.

Power Budgeting Data Select register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x244;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x244;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x244;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x244;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x244;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x244;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x244;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x244;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000244; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000244; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000244; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000244; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

7:0	DATA_SELECT. Read-write. Selects the Power Budgeting Data (DW) reported through the Data register.
-----	---

BXXD00F0x248 (NBIFEPF0CFG::PCIE_PWR_BUDGET_DATA)

Read-only. Reset: 0007_8100h.

Power Budgeting Data register. Value is only valid when the entire [DW](#) returns a non-zero value.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x248;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x248;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x248;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x248;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x248;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x248;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x248;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x248;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000248; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000248; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000248; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000248; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

31:21 Reserved.

20:18 **POWER_RAIL**. Read-only. Reset: 1h. Indicates the thermal load or power rail of the operating condition being described.**ValidValues:**

Value	Description
0h	12 V
1h	3.3 V
2h	1.5 or 1.8 V
6h-3h	Reserved.
7h	Thermal

17:15 **TYPE**. Read-only. Reset: 7h. Indicates the type of the operating condition being described.**ValidValues:**

Value	Description
0h	PME Aux
1h	Auxiliary
2h	Idle
3h	Sustained
4h	Sustained in Emergency Power Reduction
5h	Maximum in Emergency Power Reduction
6h	Reserved.
7h	Maximum

14:13 **PM_STATE**. Read-only. Reset: 0h. Indicates the power management state of the operating condition being described.**ValidValues:**

Value	Description
0h	D0
1h	D1
2h	D2
3h	D3

12:10	PM_SUB_STATE. Read-only. Reset: 0h. Indicates the power management sub-state of the operating condition being described.										
9:8	DATA_SCALE. Read-only. Reset: 1h. Indicates the scale used for the Base Power value.										
ValidValues:											
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1.0x</td></tr> <tr> <td>1h</td><td>0.1</td></tr> <tr> <td>2h</td><td>0.01x</td></tr> <tr> <td>3h</td><td>0.001x</td></tr> </table>	Value	Description	0h	1.0x	1h	0.1	2h	0.01x	3h	0.001x
Value	Description										
0h	1.0x										
1h	0.1										
2h	0.01x										
3h	0.001x										
7:0	BASE_POWER. Read-only. Reset: 00h. In combination with the Data Scale value, indicates in Watts the base power value in the given operating condition.										

BXXD00F0x24C (NBIFEPF0CFG::PCIE_PWR_BUDGET_CAP)

Read-only. Reset: 00h.

Power Budget Capability register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x24C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x24C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x24C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x24C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x24C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x24C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x24C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x24C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000024C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000024C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000024C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000024C; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

7:1 Reserved.

0 **SYSTEM_ALLOCATED.** Read-only. Reset: 0. 0=Use Power Budget Data. 1=Ignore Power Budget Data. Indicates if the power budget for the device is included within the system power budget.

BXXD00F0x250 (NBIFEPF0CFG::PCIE_DPA_ENH_CAP_LIST)

Read-only.

DPA Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x250;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x250;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x250;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x250;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x250;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x250;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x250;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x250;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000250; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000250; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000250; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000250; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 270h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0016h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x254 (NBIFEPF0CFG::PCIE_DPA_CAP)

Read-only. Reset: 190A_1007h.

DPA Capability register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x254;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x254;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x254;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x254;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x254;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x254;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x254;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x254;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000254; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000254; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000254; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000254; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

31:24	TRANS_LAT_VAL_1. Read-only. Reset: 19h. In combination with the Transition Latency Unit value, indicates the transition latency value 1. The Transition Latency Indicator Bits field can use this value to indicate the maximum transition latency for a substate.										
23:16	TRANS_LAT_VAL_0. Read-only. Reset: 0Ah. In combination with the Transition Latency Unit value, indicates the transition latency value 0. The Transition Latency Indicator Bits field can use this value to indicate the maximum transition latency for a substate.										
15:14	Reserved.										
13:12	PWR_ALLOC_SCALE. Read-only. Reset: 1h. Indicates the scale used for the Substate Power Allocation value. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>10x</td></tr> <tr> <td>1h</td><td>1x</td></tr> <tr> <td>2h</td><td>0.1x</td></tr> <tr> <td>3h</td><td>0.01x</td></tr> </table>	Value	Description	0h	10x	1h	1x	2h	0.1x	3h	0.01x
Value	Description										
0h	10x										
1h	1x										
2h	0.1x										
3h	0.01x										
11:10	Reserved.										
9:8	TRANS_LAT_UNIT. Read-only. Reset: 0h. Indicates the unit used for the Transition Latency Value 0/1 value. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 ms</td></tr> <tr> <td>1h</td><td>10 ms</td></tr> <tr> <td>2h</td><td>100 ms</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	1 ms	1h	10 ms	2h	100 ms	3h	Reserved.
Value	Description										
0h	1 ms										
1h	10 ms										
2h	100 ms										
3h	Reserved.										
7:5	Reserved.										
4:0	SUBSTATE_MAX. Read-only. Reset: 07h. Indicates the maximum substate number (plus one) supported by the function.										

BXXD00F0x258 (NBIFEPF0CFG::PCIE_DPA_LATENCY_INDICATOR)

Read-only. Reset: 0000_00F0h.

DPA Latency Indicator register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x258;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x258;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x258;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x258;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x258;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x258;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x258;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x258;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000258; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000258; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000258; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000258; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:8	Reserved.
7:0	TRANS_LAT_INDICATOR_BITS. Read-only. Reset: F0h. Indicates which Transition Latency Value 0/1 applies for a substate. This field is a bit vector that covers all supported substates.

BXXD00F0x25C (NBIFEPF0CFG::PCIE_DPA_STATUS)

Reset: 0100h.

DPA Status register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x25C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x25C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x25C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x25C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x25C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x25C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x25C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x25C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000025C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000025C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000025C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000025C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
15:9	Reserved.
8	SUBSTATE_CNTL_ENABLED. Read,Write-1-to-clear. Reset: 1. 0=Disable. 1=Enable. Enables the current substate to be controlled by the Substate Control field.
7:5	Reserved.
4:0	SUBSTATE_STATUS. Read-only. Reset: 00h. Indicates the function's current substate.

BXXD00F0x25E (NBIFEPF0CFG::PCIE_DPA_CNTL)

Read-write. Reset: 0000h.

DPA Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x25E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x25E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x25E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x25E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x25E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x25E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x25E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x25E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000025E; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000025E; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000025E; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000025E; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

15:5 Reserved.

4:0 **SUBSTATE_CNTL**. Read-write. Reset: 00h. When Substate Control Enabled bit is set, controls the function's current substate.**BXXD00F0x260 (NBIFEPF0CFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_0)**

Read-only. Reset: 00h.

DPA Power Allocation Array 0 register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x260;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x260;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x260;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x260;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x260;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x260;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x260;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x260;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000260; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000260; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000260; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000260; NBIO1NBIF0EPF0CFG=10348000h

Bits Description7:0 **SUBSTATE_PWR_ALLOC**. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 0.

BXXD00F0x261 (NBIFEPF0CFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_1)

Read-only. Reset: 00h.

DPA Power Allocation Array 1 register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x261;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x261;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x261;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x261;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x261;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x261;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x261;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x261;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000261; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000261; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000261; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000261; NBIO1NBIF0EPF0CFG=10348000h

Bits Description7:0 **SUBSTATE_PWR_ALLOC.** Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 1.**BXXD00F0x262 (NBIFEPF0CFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_2)**

Read-only. Reset: 00h.

DPA Power Allocation Array 2 register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x262;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x262;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x262;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x262;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x262;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x262;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x262;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x262;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000262; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000262; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000262; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000262; NBIO1NBIF0EPF0CFG=10348000h

Bits Description7:0 **SUBSTATE_PWR_ALLOC.** Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 2.

BXXD00F0x263 (NBIFEPF0CFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_3)

Read-only. Reset: 00h.

DPA Power Allocation Array 3 register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x263;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x263;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x263;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x263;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x263;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x263;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x263;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x263;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000263; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000263; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000263; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000263; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 3.
-----	---

BXXD00F0x264 (NBIFEPF0CFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_4)

Read-only. Reset: 00h.

DPA Power Allocation Array 4 register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x264;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x264;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x264;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x264;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x264;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x264;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x264;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x264;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000264; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000264; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000264; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000264; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 4.
-----	---

BXXD00F0x265 (NBIFEPF0CFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_5)

Read-only. Reset: 00h.

DPA Power Allocation Array 5 register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x265;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x265;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x265;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x265;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x265;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x265;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x265;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x265;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000265; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000265; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000265; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000265; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 5.
-----	---

BXXD00F0x266 (NBIFEPF0CFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_6)

Read-only. Reset: 00h.

DPA Power Allocation Array 6 register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x266;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x266;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x266;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x266;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x266;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x266;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x266;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x266;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000266; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000266; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000266; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000266; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 6.
-----	---

BXXD00F0x267 (NBIFEPF0CFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_7)

Read-only. Reset: 00h.

DPA Power Allocation Array 7 register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x267;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x267;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x267;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x267;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x267;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x267;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x267;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x267;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000267; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000267; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000267; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000267; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 7.
-----	---

BXXD00F0x270 (NBIFEPF0CFG::PCIE_SECONDARY_ENH_CAP_LIST)

Read-only. Reset: 2A01_0019h.

Secondary PCI Express Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x270;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x270;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x270;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x270;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x270;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x270;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x270;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x270;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000270; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000270; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000270; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000270; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:20	NEXT_PTR. Read-only. Reset: 2A0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
-------	--

19:16	CAP_VER. Read-only. Reset: 1h. A PCI-SIG defined version number that indicates the version of the capability structure.
-------	--

15:0	CAP_ID. Read-only. Reset: 0019h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.
------	--

BXXD00F0x274 (NBIFEPF0CFG::PCIE_LINK_CNTL3)

Read-only. Reset: Fixed,0000_0000h.

Link Control 3 register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x274;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x274;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x274;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x274;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x274;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x274;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x274;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x274;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000274; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000274; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000274; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000274; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:16	Reserved.
15:9	ENABLE_LOWER_SKP_OS_GEN. Read-only. Reset: Fixed,00h. Controls if the Port overrides SRIS requirements for SKP ordered set transmission rates by transmitting SKP ordered sets at the SRNS scheduling rate when in L0, for the indicated speed(s). ValidValues: See: NBIFEPF0CFG::PCIE_LINK_CNTL3[ENABLE_LOWER_SKP_OS_GEN] Valid Values.
8:2	Reserved.
1	LINK_EQUALIZATION_REQ_INT_EN. Read-only. Reset: Fixed,0. For Upstream Ports that don't support crosslinks, this bit is Reserved.
0	PERFORM_EQUALIZATION. Read-only. Reset: Fixed,0. For Upstream Ports that don't support crosslinks, this bit is Reserved.

NBIFEPF0CFG::PCIE_LINK_CNTL3[ENABLE_LOWER_SKP_OS_GEN] Valid Values

Value	Description
00h	Lower SKP Generation Disabled
01h	Enabled at 2.5 GT/s
02h	Enabled at 5.0 GT/s
03h	Enabled at 2.5 to 5.0 GT/s
04h	Enabled at 8.0 GT/s
05h	Enabled at 2.5 & 8.0 GT/s
06h	Enabled at 5.0 & 8.0 GT/s
07h	Enabled at 2.5 to 8.0 GT/s
08h	Enabled at 16.0 GT/s
09h	Enabled at 2.5 & 16.0 GT/s
0Ah	Enabled at 5.0 & 16.0 GT/s
0Bh	Enabled at 2.5 & 5.0 & 16.0 GT/s
0Ch	Enabled at 8.0 to 16.0 GT/s
0Dh	Enabled at 2.5 & 8.0 & 16.0 GT/s
0Eh	Enabled at 5.0 to 16.0 GT/s
0Fh	Enabled at 2.5 to 16.0 GT/s
10h	Enabled at 32.0 GT/s

11h	Enabled at 2.5 & 32.0 GT/s
12h	Enabled at 5.0 & 32.0 GT/s
13h	Enabled at 2.5 & 5.0 & 32.0 GT/s
14h	Enabled at 8.0 & 32.0 GT/s
15h	Enabled at 2.5 & 8.0 & 32.0 GT/s
16h	Enabled at 5.0 & 8.0 & 32.0 GT/s
17h	Enabled at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Enabled at 16.0 to 32.0 GT/s
19h	Enabled at 2.5 & 16.0 & 32.0 GT/s
1Ah	Enabled at 5.0 & 16.0 & 32.0 GT/s
1Bh	Enabled at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Enabled at 8.0 to 32.0 GT/s
1Dh	Enabled at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Enabled at 5.0 to 32.0 GT/s
1Fh	Enabled at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

BXXD00F0x278 (NBIFEPF0CFG::PCIE_LANE_ERROR_STATUS)

Read, Write-1-to-clear. Reset: 0000_0000h.

Lane Error Status register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x278; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x278; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x278; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x278; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x278; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x278; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x278; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x278; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000278; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000278; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000278; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000278; NBIO1NBIF0EPF0CFG=10348000h	

Bits	Description
31:16	Reserved.
15:0	LANE_ERROR_STATUS_BITS. Read, Write-1-to-clear. Reset: 0000h. Indicates if the corresponding lane detected a lane based error. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD00F0x2[7C...9A] (NBIFEPF0CFG::PCIE_LANE_EQUALIZATION_CNTL)

Read-only.

Lane 0 Equalization Control Register.

_dev0_func0_instNBIF0_n[15:0]_nbio0_aliasHOST; BXXD00F0x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_n[15:0]_nbio1_aliasHOST; BXXD00F0x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_n[15:0]_nbio0_aliasHOST; BXXD00F0x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_n[15:0]_nbio1_aliasHOST; BXXD00F0x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_n[15:0]_nbio0_aliasHOST; BXXD00F0x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_n[15:0]_nbio1_aliasHOST; BXXD00F0x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_n[15:0]_nbio0_aliasHOST; BXXD00F0x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_n[15:0]_nbio1_aliasHOST; BXXD00F0x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO0NBIF0EPF0CFG=1014_0000h

_dev1_func0_instNBIF0_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO0NBIF0EPF0CFG=1014_8000h

_dev0_func0_instNBIF1_n[15:0]_nbio0_aliasSMN; NBIO0NBIF1EPF0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO0NBIF1EPF0CFG=1024_0000h

_dev0_func0_instNBIF2_n[15:0]_nbio0_aliasSMN; NBIO0NBIF2EPF0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO0NBIF2EPF0CFG=1054_0000h

_dev0_func0_instNBIF0_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO1NBIF0EPF0CFG=1034_0000h

_dev1_func0_instNBIF0_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO1NBIF0EPF0CFG=1034_8000h

_dev0_func0_instNBIF1_n[15:0]_nbio1_aliasSMN; NBIO1NBIF1EPF0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO1NBIF1EPF0CFG=1044_0000h

_dev0_func0_instNBIF2_n[15:0]_nbio1_aliasSMN; NBIO1NBIF2EPF0CFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO1NBIF2EPF0CFG=1074_0000h

Bits Description

15	Reserved.
14:12	UPSTREAM_PORT_8GT_RX_PRESET_HINT . Read-only. Reset: 7h. (Upstream Ports only) captures the receiver preset hint value that the Upstream Port received from the other side for initial operation at 8.0 GT/s .
11:8	UPSTREAM_PORT_8GT_TX_PRESET . Read-only. Reset: Fh. (Upstream Ports only) captures the transmitter preset value that the Upstream Port received from the other side for initial operation at 8.0 GT/s .
7	Reserved.
6:4	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT . Read-only. Reset: Fixed,0h. For Upstream Ports that don't support crosslinks, this bit is Reserved.
3:0	DOWNSTREAM_PORT_8GT_TX_PRESET . Read-only. Reset: Fixed,0h. For Upstream Ports that don't support crosslinks, this bit is Reserved.

BXXD00F0x2A0 (NBIFEPF0CFG::PCIE_ACS_ENH_CAP_LIST)

Read-only.

ACS Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x2A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x2A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x2A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x2A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x2A0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x2A0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x2A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x2A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000002A0; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000002A0; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000002A0; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000002A0; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 2B0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Dh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x2A4 (NBIFEPF0CFG::PCIE_ACS_CAP)

Read-only.

ACS Capability register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x2A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x2A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x2A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x2A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x2A4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x2A4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x2A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x2A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000002A4; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000002A4; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000002A4; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000002A4; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
15:8	EGRESS_CONTROL_VECTOR_SIZE. Read-only. Reset: Fixed,00h. When ACS P2P Egress Control bit is set, a non-zero value indicates the number of bits in the Egress Control Vector, while a value of 0 indicates 256 bits in the Egress Control Vector.
7	ENHANCED_CAPABILITY. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Enhanced Capability.
6	DIRECT_TRANSLATED_P2P. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Direct Translated P2P.
5	P2P_EGRESS_CONTROL. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Egress Control.
4	UPSTREAM_FORWARDING. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Upstream Forwarding.
3	P2P_COMPLETION_REDIRECT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Completion Redirect.
2	P2P_REQUEST_REDIRECT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Request Redirect.
1	TRANSLATION_BLOCKING. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Translation Blocking.
0	SOURCE_VALIDATION. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Source Validation.

BXXD00F0x2A6 (NBIFEPF0CFG::PCIE_ACS_CNTL)**ACS Control register.**

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x2A6; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x2A6; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x2A6; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x2A6; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x2A6; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x2A6; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x2A6; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x2A6; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000002A6; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000002A6; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000002A6; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000002A6; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
15:13	Reserved.
12	UNCLAIMED_REQUEST_REDIRECT_CNTL. Read-write. Reset: 0. 0=Unsupported Request. 1=Forwarded upstream. Controls how the component handles upstream Memory Requests that target the component's Switch Upstream Port memory aperture which is not within any of the component's Switch Downstream Port memory aperture or BAR claimed memory space.
11:10	USP_MEMORY_TARGET_ACCESS_CNTL. Read-write. Reset: 0h. Controls how the component handles upstream Memory Requests that target the component's Switch Upstream Port BAR claimed memory space.
ValidValues:	
Value	Description
0h	Request allowed
1h	Request blocked
2h	Request redirected
3h	Reserved.
9:8	DSP_MEMORY_TARGET_ACCESS_CNTL. Read-write. Reset: 0h. Controls how the component handles upstream Memory Requests that target the component's BAR claimed memory space.
ValidValues:	
Value	Description
0h	Request allowed
1h	Request blocked
2h	Request redirected
3h	Reserved.
7	IO_REQUEST_BLOCKING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component handles upstream I/O Requests as ACS Violations.
6	DIRECT_TRANSLATED_P2P_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component overrides the ACS P2P Request Redirect and ACS P2P Egress Control mechanisms with P2P Memory Requests whose Address Translation field indicates a Translated address.
5	P2P_EGRESS_CONTROL_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. In conjunction with the Egress Control Vector plus the ACS P2P Request Redirect and ACS Direct Translated P2P mechanisms, controls when to allow, disallow, or redirect P2P Requests.
4	UPSTREAM_FORWARDING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component forwards Upstream any Request or Completion TLPs it receives that were redirected Upstream by a component lower in the hierarchy.

3	P2P_COMPLETION_REDIRECT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component redirects P2P Completions Upstream; applicable only to Read Completions whose Relaxed Ordering Attribute is clear.
2	P2P_REQUEST_REDIRECT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. In conjunction with ACS P2P Egress Control and ACS Direct Translated P2P mechanisms, controls if the component redirects P2P Requests Upstream.
1	TRANSLATION_BLOCKING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component blocks all Upstream Memory Requests whose Address Translation field is not set to the default value.
0	SOURCE_VALIDATION_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component validates the Bus Number from the Requester ID of Upstream Requests against the secondary or subordinate Bus Numbers.

BXXD00F0x2D0 (NBIFEPF0CFG::PCIE_PASID_ENH_CAP_LIST)

Read-only.

PASID Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x2D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x2D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x2D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x2D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x2D0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x2D0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x2D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x2D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000002D0; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000002D0; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000002D0; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000002D0; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 2F0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,001Bh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x2D4 (NBIFEPF0CFG::PCIE_PASID_CAP)

Read-only. Reset: 1000h.

PASID Capability register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x2D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x2D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x2D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x2D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x2D4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x2D4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x2D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x2D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000002D4; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000002D4; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000002D4; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000002D4; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
15:13	Reserved.
12:8	MAX_PASID_WIDTH. Read-only. Reset: 10h. Indicates the width of the PASID field supported by the function. This value ranges from 0 (PASID 0) to 20 (20-bit PASID).
7:3	Reserved.
2	PASID_PRIV_MODE_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports sending requests that have the Privileged Mode Requested bit set.
1	PASID_EXE_PERMISSION_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports sending requests that have the Execute Requested bit set.
0	Reserved.

BXXD00F0x2D6 (NBIFEPF0CFG::PCIE_PASID_CNTL)

Read-write. Reset: 0000h.

PASID Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x2D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x2D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x2D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x2D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x2D6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x2D6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x2D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x2D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx000002D6; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx000002D6; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx000002D6; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx000002D6; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
15:3	Reserved.
2	PASID_PRIV_MODE_SUPPORTED_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. If programmed when Enable bit is clear in the ATS Control register, controls if the function is permitted to send requests that have the Privileged Mode Requested bit set.
1	PASID_EXE_PERMISSION_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. If programmed when Enable bit is clear in the ATS Control register, controls if the function is permitted to send requests that have the Execute Requested bit set.
0	PASID_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. If programmed when Enable bit is clear in the ATS Control register, controls if the function is permitted to send requests that contain a PASID value.

BXXD00F0x320 (NBIFEPF0CFG::PCIE_LTR_ENH_CAP_LIST)

Read-only.

LTR Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x320;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x320;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x320;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x320;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x320;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x320;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x320;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x320;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000320; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000320; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000320; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000320; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 328h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0018h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x324 (NBIFEPF0CFG::PCIE_LTR_CAP)

Read-write. Reset: 0000_0000h.

Max Snoop Latency and Max No-Snoop Latency registers.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x324;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x324;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x324;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x324;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x324;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x324;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x324;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x324;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000324; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000324; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000324; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000324; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

31:29 Reserved.

28:26 **LTR_MAX_NS_LATENCY_SCALE**. Read-write. Reset: 0h. Indicates the scale used for the Maximum No-Snoop LatencyValue.**ValidValues:**

Value	Description
0h	Value times 1 ns
1h	Value times 32 ns
2h	Value times 1,024 ns
3h	Value times 32,768 ns
4h	Value times 1,048,576 ns
5h	Value times 33,554,432 ns
6h	Not Permitted
7h	Not Permitted

25:16 **LTR_MAX_NS_LATENCY_VALUE**. Read-write. Reset: 000h. In combination with the Max No-Snoop LatencyScale value, indicates the maximum no-snoop latency that a device is permitted to request.

15:13 Reserved.

12:10 **LTR_MAX_S_LATENCY_SCALE**. Read-write. Reset: 0h. Indicates the scale used for the Maximum Snoop LatencyValue.**ValidValues:**

Value	Description
0h	Value times 1 ns
1h	Value times 32 ns
2h	Value times 1,024 ns
3h	Value times 32,768 ns
4h	Value times 1,048,576 ns
5h	Value times 33,554,432 ns
6h	Not Permitted
7h	Not Permitted

9:0 **LTR_MAX_S_LATENCY_VALUE**. Read-write. Reset: 000h. In combination with the Max Snoop LatencyScale value, indicates the maximum snoop latency that a device is permitted to request.

BXXD00F0x328 (NBIFEPF0CFG::PCIE_ARI_ENH_CAP_LIST)

Read-only.

ARI Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x328;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x328;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x328;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x328;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x328;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x328;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x328;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x328;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000328; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000328; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000328; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000328; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 370h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Eh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x32C (NBIFEPF0CFG::PCIE_ARI_CAP)

Read-only.

ARI Capability register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x32C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x32C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x32C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x32C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x32C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x32C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x32C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x32C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000032C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000032C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000032C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000032C; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
15:8	ARI_NEXT_FUNC_NUM. Read-only. Reset: 01h. Indicates the next function number in the device, or 0 if this is the last function.
7:2	Reserved.
1	ARI_ACS_FUNC_GROUPS_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. For Function 0 only, indicates if the device supports Function Group level granularity for ACS P2P Egress Control.
0	ARI_MFVC_FUNC_GROUPS_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. For Function 0 only, indicates if the device supports Function Group level arbitration via its MFVC capability.

BXXD00F0x32E (NBIFEPF0CFG::PCIE_ARI_CNTL)

Read-only. Reset: Fixed,0000h.

ARI Control register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x32E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x32E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x32E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x32E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x32E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x32E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x32E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x32E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000032E; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000032E; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000032E; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000032E; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

15:7	Reserved.
6:4	ARI_FUNCTION_GROUP . Read-only. Reset: Fixed,0h. Controls the Function Group number assigned to this function.
3:2	Reserved.
1	ARI_ACS_FUNC_GROUPS_EN . Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. For Function 0 only, controls if the device associates bits in its Egress Control Vector with Function Group numbers.
0	ARI_MFVC_FUNC_GROUPS_EN . Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. For Function 0 only, controls if the device interprets entries in its Function Arbitration table as Function Group numbers.

BXXD00F0x400 (NBIFEPF0CFG::PCIE_DLF_ENH_CAP_LIST)

Read-only. Reset: 4101_0025h.

Data Link Feature Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x400;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x400;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x400;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x400;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x400;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x400;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x400;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x400;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000400; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000400; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000400; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000400; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 410h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: 1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: 0025h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x404 (NBIFEPF0CFG::DATA_LINK_FEATURE_CAP)

Read-only. Reset: Fixed, 8000_0000h.

Data Link Feature Capabilities register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x404;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x404;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x404;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x404;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x404;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x404;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x404;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x404;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000404; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000404; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000404; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000404; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31	DLF_EXCHANGE_ENABLE. Read-only. Reset: Fixed, 1. 0=Bypass DL_Feature negotiation. 1=Perform DL_Feature negotiation. Indicates if the Port will perform the Data Link Feature Exchange during Data Link Layer activation.
30:23	Reserved.
22:0	LOCAL_DLF_SUPPORTED. Read-only. Reset: Fixed, 00_0000h. Indicates which Data Link Features the Port supports. This field is a bit vector that covers all supported features: Bit 0 is Scaled Flow Control Supported. If Data Link Feature Exchange Enable bit is set, this field's value is sent in the Port's transmitted Data Link Feature DLLP.

BXXD00F0x408 (NBIFEPF0CFG::DATA_LINK_FEATURE_STATUS)

Read-only. Reset: 8000_0001h.

Data Link Feature Status register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x408;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x408;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x408;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x408;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x408;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x408;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x408;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x408;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000408; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000408; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000408; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000408; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31	REMOTE_DLF_SUPPORTED_VALID. Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if the Port received a Data Link Feature DLLP during DL_Feature negotiation, containing meaningful Remote Data Link Feature Supported and Remote Data Link Feature Ack fields. The bit is cleared when the Data Link Layer enters the DL_Inactive state.
30:23	Reserved.
22:0	REMOTE_DLF_SUPPORTED. Read-only. Reset: 00_0001h. Captures which Data Link Features the Remote Port supports. This field is a bit vector that covers all supported features: Bit 0 is Scaled Flow Control Supported. If Data Link Feature Exchange Enable bit is set, this field's value is from the Port's received Data Link Feature DLLP.

BXXD00F0x410 (NBIFEPF0CFG::PCIE_PHY_16GT_ENH_CAP_LIST)

Read-only. Reset: 4501_0026h.

Physical Layer 16.0 [GT/s](#) Extended Capability header.`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x410;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x410;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x410;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x410;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x410;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x410;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x410;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x410;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000410; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000410; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000410; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000410; NBIO1NBIF0EPF0CFG=10348000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 450h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: 1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: 0026h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x414 (NBIFEPF0CFG::LINK_CAP_16GT)

Read-write. Reset: Fixed,0000_0000h.

The 16.0 [GT/s](#) Capabilities register identifies Physical Layer 16.0 GT/s specific capabilities.`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x414;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x414;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x414;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x414;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x414;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x414;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x414;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x414;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000414; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000414; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000414; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000414; NBIO1NBIF0EPF0CFG=10348000h`

Bits	Description
31:0	Reserved.

BXXD00F0x418 (NBIFEPF0CFG::LINK_CNTL_16GT)

Read-write. Reset: Fixed,0000_0000h.

The 16.0 [GT/s](#) Control register controls Physical Layer 16.0 GT/s specific parameters.`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x418;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x418;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x418;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x418;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x418;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x418;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x418;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x418;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000418; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000418; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000418; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000418; NBIO1NBIF0EPF0CFG=10348000h`

Bits	Description
31:0	Reserved.

BXXD00F0x41C (NBIFEPF0CFG::LINK_STATUS_16GT)The 16.0 [GT/s](#) Status register provides information about Physical Layer 16.0 GT/s specific parameters.`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x41C;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x41C;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x41C;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x41C;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x41C;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x41C;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x41C;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x41C;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000041C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000041C; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000041C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000041C; NBIO1NBIF0EPF0CFG=10348000h`

Bits	Description
31:5	Reserved.
4	LINK_EQUALIZATION_REQUEST_16GT. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 16.0 GT/s link equalization to be performed. This bit is sticky.
3	EQUALIZATION_PHASE3_SUCCESS_16GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 16.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
2	EQUALIZATION_PHASE2_SUCCESS_16GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 16.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
1	EQUALIZATION_PHASE1_SUCCESS_16GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 16.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
0	EQUALIZATION_COMPLETE_16GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the 16.0 GT/s Transmitter Equalization procedure has completed. This bit is sticky.

BXXD00F0x420 (NBIFEPF0CFG::LOCAL_PARITY_MISMATCH_STATUS_16GT)

Read-only. Reset: Fixed,0000_0000h.

16.0 [GT/s](#) Local Data Parity Mismatch Status register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x420;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x420;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x420;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x420;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x420;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x420;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x420;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x420;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000420; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000420; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000420; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000420; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:16	Reserved.
-------	-----------

15:0	LOCAL_PARITY_MISMATCH_STATUS_BITS. Read-only. Reset: Fixed,0000h. Indicates if the corresponding lane detected a data parity mismatch from the second Retimer (if present) on the path. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.
------	--

BXXD00F0x424 (NBIFEPF0CFG::RTM1_PARITY_MISMATCH_STATUS_16GT)

Read-only. Reset: Fixed,0000_0000h.

16.0 [GT/s](#) First Retimer Data Parity Mismatch Status register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x424;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x424;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x424;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x424;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x424;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x424;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x424;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x424;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000424; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000424; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000424; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000424; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
------	-------------

31:16	Reserved.
-------	-----------

15:0	RTM1_PARITY_MISMATCH_STATUS_BITS. Read-only. Reset: Fixed,0000h. Indicates if the corresponding lane detected a data parity mismatch from the first retimer (if present) on the path. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.
------	--

BXXD00F0x428 (NBIFEPF0CFG::RTM2_PARITY_MISMATCH_STATUS_16GT)

Read-only. Reset: Fixed,0000_0000h.

16.0 [GT/s](#) Second Retimer Data Parity Mismatch Status register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x428;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x428;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x428;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x428;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x428;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x428;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x428;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x428;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000428; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000428; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000428; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000428; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

31:16 Reserved.

15:0 **RTM2_PARITY_MISMATCH_STATUS_BITS**. Read-only. Reset: Fixed,0000h. Indicates if the corresponding lane detected a data parity mismatch from the second retimer (if present) on the path. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD00F0x43[0...F] (NBIFEPF0CFG::LANE_EQUALIZATION_CNTL_16GT)

Read-only.

16.0 [GT/s](#) Lane Equalization Control register. There are 16 lanes (0 ~ 15); the lane number corresponds to "_n*" in the register instance. For example, dev*_func*_instNBIF*_n15_* means "16.0 GT/s Lane 15 Equalization Control register".

_dev0_func0_instNBIF0_n[15:0]_nbio0_aliasHOST; BXXD00F0x43[F:0];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_n[15:0]_nbio1_aliasHOST; BXXD00F0x43[F:0];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_n[15:0]_nbio0_aliasHOST; BXXD00F0x43[F:0];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_n[15:0]_nbio1_aliasHOST; BXXD00F0x43[F:0];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_n[15:0]_nbio0_aliasHOST; BXXD00F0x43[F:0];

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_n[15:0]_nbio1_aliasHOST; BXXD00F0x43[F:0];

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_n[15:0]_nbio0_aliasHOST; BXXD00F0x43[F:0];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_n[15:0]_nbio1_aliasHOST; BXXD00F0x43[F:0];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000_043[F:0]; NBIO0NBIF0EPF0CFG=1014_0000h

_dev1_func0_instNBIF0_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000_043[F:0]; NBIO0NBIF0EPF0CFG=1014_8000h

_dev0_func0_instNBIF1_n[15:0]_nbio0_aliasSMN; NBIO0NBIF1EPF0CFGx0000_043[F:0]; NBIO0NBIF1EPF0CFG=1024_0000h

_dev0_func0_instNBIF2_n[15:0]_nbio0_aliasSMN; NBIO0NBIF2EPF0CFGx0000_043[F:0]; NBIO0NBIF2EPF0CFG=1054_0000h

_dev0_func0_instNBIF0_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000_043[F:0]; NBIO1NBIF0EPF0CFG=1034_0000h

_dev1_func0_instNBIF0_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000_043[F:0]; NBIO1NBIF0EPF0CFG=1034_8000h

_dev0_func0_instNBIF1_n[15:0]_nbio1_aliasSMN; NBIO1NBIF1EPF0CFGx0000_043[F:0]; NBIO1NBIF1EPF0CFG=1044_0000h

_dev0_func0_instNBIF2_n[15:0]_nbio1_aliasSMN; NBIO1NBIF2EPF0CFGx0000_043[F:0]; NBIO1NBIF2EPF0CFG=1074_0000h

Bits	Description
7:4	LANE_USP_16GT_TX_PRESET . Read-only. Reset: Fh. (Upstream Ports only) captures the transmitter preset value that the Upstream Port received from the other side for initial operation at 16.0 GT/s .
3:0	LANE_DSP_16GT_TX_PRESET . Read-only. Reset: Fixed,0h. For Upstream Ports that don't support crosslinks, this bit is Reserved.

BXXD00F0x450 (NBIFEPF0CFG::PCIE_MARGINING_ENH_CAP_LIST)

Read-only. Reset: 4C01_0027h.

Margining Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x450;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x450;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x450;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x450;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x450;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x450;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x450;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x450;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000450; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000450; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000450; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000450; NBIO1NBIF0EPF0CFG=10348000h

Bits Description31:20 **NEXT_PTR.** Read-only. Reset: 4C0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.19:16 **CAP_VER.** Read-only. Reset: 1h. A PCI-SIG defined version number that indicates the version of the capability structure.15:0 **CAP_ID.** Read-only. Reset: 0027h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.**BXXD00F0x454 (NBIFEPF0CFG::MARGINING_PORT_CAP)**

Read-only. Reset: 0000h.

Margining Port Capabilities register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x454;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x454;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x454;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x454;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x454;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x454;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x454;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x454;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000454; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000454; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000454; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000454; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

15:1 Reserved.

0 **MARGINING_USES_SOFTWARE.** Read-only. Reset: 0. 0=Software not Required. 1=Software Required. Indicates if the Port requires hardware-specific software in order to support margining.

BXXD00F0x456 (NBIFEPF0CFG::MARGINING_PORT_STATUS)

Read-only. Reset: 0000h.

Margining Port Status register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x456;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x456;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x456;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x456;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x456;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x456;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x456;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x456;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000456; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000456; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000456; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000456; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
15:2	Reserved.
1	MARGINING_SOFTWARE_READY. Read-only. Reset: 0. 0=Initialization not Completed. 1=Initialization Completed. When Margining Uses Software Driver bit is set, indicates if hardware-specific software initialization of the Port has been completed.
0	MARGINING_READY. Read-only. Reset: 0. 0=Not Ready. 1=Ready. Indicates if the Port is ready to accept margining commands.

BXXD00F0x4[58...94] (NBIFEPF0CFG::MARGINING_LANE_CNTL)

Read-write. Reset: 9C38h.

Margining Lane Control register. There are 16 lanes (0 ~ 15); the lane number corresponds to "_n*" in the register instance. For example, dev*_instNBIF*_n15_* means "Lane 15 Margining Control register".

_dev0_func0_instNBIF0_n[15:0]_nbio0_aliasHOST; BXXD00F0x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_n[15:0]_nbio1_aliasHOST; BXXD00F0x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_n[15:0]_nbio0_aliasHOST; BXXD00F0x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_n[15:0]_nbio1_aliasHOST; BXXD00F0x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_n[15:0]_nbio0_aliasHOST; BXXD00F0x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_n[15:0]_nbio1_aliasHOST; BXXD00F0x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_n[15:0]_nbio0_aliasHOST; BXXD00F0x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_n[15:0]_nbio1_aliasHOST; BXXD00F0x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO0NBIF0EPF0CFG=1014_0000h

_dev1_func0_instNBIF0_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO0NBIF0EPF0CFG=1014_8000h

_dev0_func0_instNBIF1_n[15:0]_nbio0_aliasSMN; NBIO0NBIF1EPF0CFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO0NBIF1EPF0CFG=1024_0000h

_dev0_func0_instNBIF2_n[15:0]_nbio0_aliasSMN; NBIO0NBIF2EPF0CFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO0NBIF2EPF0CFG=1054_0000h

_dev0_func0_instNBIF0_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO1NBIF0EPF0CFG=1034_0000h

_dev1_func0_instNBIF0_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO1NBIF0EPF0CFG=1034_8000h

_dev0_func0_instNBIF1_n[15:0]_nbio1_aliasSMN; NBIO1NBIF1EPF0CFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO1NBIF1EPF0CFG=1044_0000h

_dev0_func0_instNBIF2_n[15:0]_nbio1_aliasSMN; NBIO1NBIF2EPF0CFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO1NBIF2EPF0CFG=1074_0000h

Bits	Description
15:8	MARGIN_PAYLOAD. Read-write. Reset: 9Ch. When Usage Model bit is clear, controls the value sent in the Margin Payload field of transmitted Control SKP ordered sets. The field returns to its default value when the Port goes DL_Down.
7	Reserved.
6	USAGE_MODEL. Read-write. Reset: 0. 0=Lane Margining at Receiver. Controls the value sent in the Usage Model bit of transmitted Control SKP ordered sets. The field is cleared when the Port goes DL_Down.
5:3	MARGIN_TYPE. Read-write. Reset: 7h. When Usage Model bit is clear, controls the value sent in the Margin Type field of transmitted Control SKP ordered sets. The field is cleared when the Port goes DL_Down.
2:0	RECEIVER_NUMBER. Read-write. Reset: 0h. When Usage Model bit is clear, controls the value sent in the Receiver Number field of transmitted Control SKP ordered sets. The field is cleared when the Port goes DL_Down.

BXXD00F0x4[5A...96] (NBIFEPF0CFG::MARGINING_LANE_STATUS)

Read-only. Reset: 0000h.

Margining Lane Status register. There are 16 lanes (0 ~ 15); the lane number corresponds to "_n*" in the register instance. For example, dev*_instNBIF*_n15_* means "Lane 15 Margining Status register".

_dev0_func0_instNBIF0_n[15:0]_nbio0_aliasHOST; BXXD00F0x4[96,92,[[8:6][E,A,6,2]],5E,5A];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_n[15:0]_nbio1_aliasHOST; BXXD00F0x4[96,92,[[8:6][E,A,6,2]],5E,5A];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_n[15:0]_nbio0_aliasHOST; BXXD00F0x4[96,92,[[8:6][E,A,6,2]],5E,5A];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_n[15:0]_nbio1_aliasHOST; BXXD00F0x4[96,92,[[8:6][E,A,6,2]],5E,5A];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_n[15:0]_nbio0_aliasHOST; BXXD00F0x4[96,92,[[8:6][E,A,6,2]],5E,5A];

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_n[15:0]_nbio1_aliasHOST; BXXD00F0x4[96,92,[[8:6][E,A,6,2]],5E,5A];

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_n[15:0]_nbio0_aliasHOST; BXXD00F0x4[96,92,[[8:6][E,A,6,2]],5E,5A];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_n[15:0]_nbio1_aliasHOST; BXXD00F0x4[96,92,[[8:6][E,A,6,2]],5E,5A];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];

NBIO0NBIF0EPF0CFG=1014_0000h

_dev1_func0_instNBIF0_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];

NBIO0NBIF0EPF0CFG=1014_8000h

_dev0_func0_instNBIF1_n[15:0]_nbio0_aliasSMN; NBIO0NBIF1EPF0CFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];

NBIO0NBIF1EPF0CFG=1024_0000h

_dev0_func0_instNBIF2_n[15:0]_nbio0_aliasSMN; NBIO0NBIF2EPF0CFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];

NBIO0NBIF2EPF0CFG=1054_0000h

_dev0_func0_instNBIF0_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];

NBIO1NBIF0EPF0CFG=1034_0000h

_dev1_func0_instNBIF0_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];

NBIO1NBIF0EPF0CFG=1034_8000h

_dev0_func0_instNBIF1_n[15:0]_nbio1_aliasSMN; NBIO1NBIF1EPF0CFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];

NBIO1NBIF1EPF0CFG=1044_0000h

_dev0_func0_instNBIF2_n[15:0]_nbio1_aliasSMN; NBIO1NBIF2EPF0CFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];

NBIO1NBIF2EPF0CFG=1074_0000h

Bits	Description
15:8	MARGIN_PAYLOAD_STATUS. Read-only. Reset: 00h. Captures the value from the Margin Payload field of received Control SKP ordered sets that have the Usage Model bit clear. The field is cleared when the Port goes DL_Down.
7	Reserved.
6	USAGE_MODEL_STATUS. Read-only. Reset: 0. 0=Lane Margining at Receiver. Captures the value from the Usage Model bit of received Control SKP ordered sets. The field is cleared when the Port goes DL_Down.
5:3	MARGIN_TYPE_STATUS. Read-only. Reset: 0h. Captures the value from the Margin Type field of received Control SKP ordered sets that have the Usage Model bit clear. The field is cleared when the Port goes DL_Down.
2:0	RECEIVER_NUMBER_STATUS. Read-only. Reset: 0h. Captures the value from the Receiver Number field of received Control SKP ordered sets that have the Usage Model bit clear. The field is cleared when the Port goes DL_Down.

BXXD00F0x500 (NBIFEPF0CFG::PCIE_PHY_32GT_ENH_CAP_LIST)

Read-only. Reset: 5701_002Ah.

Physical Layer 32.0 [GT/s](#) Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x500;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x500;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x500;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x500;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x500;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x500;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x500;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x500;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000500; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000500; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000500; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000500; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 570h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: 1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: 002Ah. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x504 (NBIFEPF0CFG::LINK_CAP_32GT)

Read-only.

The 32.0 [GT/s](#) Capabilities register identifies Physical Layer 32.0 GT/s specific capabilities.`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x504;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x504;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x504;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x504;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x504;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x504;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x504;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x504;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000504; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000504; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000504; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000504; NBIO1NBIF0EPF0CFG=10348000h`

Bits	Description
31:16	Reserved.
15:11	MODIFIED_TS_RESERVED_USAGE_MODES. Read-only. Reset: Fixed,00h. Reserved.
10	MODIFIED_TS_USAGE_MODE2_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if this port supports negotiating to use alternate Training Set protocols.
9	MODIFIED_TS_USAGE_MODE1_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if this port supports sending and receiving vendor specific Training Set Messages.
8	MODIFIED_TS_USAGE_MODE0_SUPPORTED. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if this port supports standard PCI Express Training Set usage mode.
7:2	Reserved.
1	NO_EQ_NEEDED_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if this port supports controlling if link equalization is needed.
0	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if this port supports controlling if link equalization for link speeds other than the highest common supported link speed are bypassed.

BXXD00F0x508 (NBIFEPF0CFG::LINK_CNTL_32GT)

Read-write.

The 32.0 [GT/s](#) Control register controls Physical Layer 32.0 GT/s specific parameters.`_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x508;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x508;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x508;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x508;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x508;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x508;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x508;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x508;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000508; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h``_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000508; NBIO0NBIF0EPF0CFG=10148000h``_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000508; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h``_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000508; NBIO1NBIF0EPF0CFG=10348000h`

Bits	Description
31:11	Reserved.
10:8	MODIFIED_TS_USAGE_MODE_SEL. Read-write. Reset: Fixed,0h. Description: (Downstream Ports only) Configures the Training Set usage mode by selecting one of the supported Training Set usage modes. This bit is sticky. For Upstream Ports, this bit is Reserved.
7:2	Reserved.
1	NO_EQ_NEEDED_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls a port's ability to advertise that link equalization is needed. This bit is sticky.
0	EQ_BYPASS_TO_HIGHEST_RATE_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls a port's ability to advertise that link equalization for link speeds other than the highest common supported link speed is bypassed. This bit is sticky.

BXXD00F0x50C (NBIFEPF0CFG::LINK_STATUS_32GT)

Indicates if the 32.0 [GT/s](#) Transmitter Equalization procedure has completed. This bit is sticky.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x50C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x50C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x50C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x50C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x50C; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x50C; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x50C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x50C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000050C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h	
_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000050C; NBIO0NBIF0EPF0CFG=10148000h	
_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000050C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h	
_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000050C; NBIO1NBIF0EPF0CFG=10348000h	
Bits	Description
31:11	Reserved.
10	NO_EQ_NEEDED_RECEIVED. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Modified TS1 or Modified TS2 was received, containing the No Equalization Needed bit set. Also indicates if a non-modified TS1 or non-modified TS2 was received, containing the No Equalization Needed encoding.
9	TRANSMITTER_PRECODE_REQUEST. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port will request the transmitter to use Precoding by setting the Precoding Request bit in TS1s/TS2s transmitted prior to entry to Recovery.Speed.
8	TRANSMITTER_PRECODING_ON. Read-only. Reset: 0. Indicates whether the receiver asked this transmitter to enable Precoding.
7:6	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL. Read-only. Reset: 0h. Contains the Enhanced Link Behavior Control bits from the most recent TS1 or TS2 received in the Polling or Configuration states.
5	MODIFIED_TS_RECEIVED. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Modified TS1 or Modified TS2 was received.
4	LINK_EQUALIZATION_REQUEST_32GT. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 32.0 GT/s link equalization to be performed. This bit is sticky.
3	EQUALIZATION_PHASE3_SUCCESS_32GT. Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 32.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
2	EQUALIZATION_PHASE2_SUCCESS_32GT. Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 32.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
1	EQUALIZATION_PHASE1_SUCCESS_32GT. Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 32.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
0	EQUALIZATION_COMPLETE_32GT. Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if the Transmitter Equalization procedure at 32.0 GT/s has completed. This bit is sticky.

BXXD00F0x510 (NBIFEPF0CFG::RECEIVED_MODIFIED_TS_DATA1)

Read-only. Reset: 0000_0000h.

The Received Modified TS Data 1 register reports the values received in Modified TS1 or Modified TS2.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x510;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x510;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x510;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x510;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x510;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x510;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x510;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x510;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000510; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000510; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000510; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000510; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:16	RECEIVED_MODIFIED_TS_VENDOR_ID. Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Training Set Message Vendor ID field or the Alternate Protocol Vendor ID field from the received Modified TS1 or Modified TS2.
15:3	RECEIVED_MODIFIED_TS_INFORMATION_1. Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 1 field from the received Modified TS1 or Modified TS2.
2:0	RECEIVED_MODIFIED_TS_USAGE_MODE. Read-only. Reset: 0h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Usage field from the received Modified TS1 or Modified TS2.

BXXD00F0x514 (NBIFEPF0CFG::RECEIVED_MODIFIED_TS_DATA2)

Read-only. Reset: 0000_0000h.

The Received Modified TS Data 2 register reports the values received in Modified TS1 or Modified TS2.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x514;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x514;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x514;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x514;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x514;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x514;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x514;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x514;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000514; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000514; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000514; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000514; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description										
31:26	Reserved.										
25:24	RECEIVED_ALTERNATE_PROTOCOL_NEGOTIATION_STATUS. Read-only. Reset: 0h. Indicates the status of the Alternate Protocol Negotiation. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Not Supported</td></tr> <tr> <td>1h</td><td>Disabled</td></tr> <tr> <td>2h</td><td>Failed</td></tr> <tr> <td>3h</td><td>Successful</td></tr> </table>	Value	Description	0h	Not Supported	1h	Disabled	2h	Failed	3h	Successful
Value	Description										
0h	Not Supported										
1h	Disabled										
2h	Failed										
3h	Successful										
23:0	RECEIVED_MODIFIED_TS_INFORMATION_2. Read-only. Reset: 00_0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 2 field from the received Modified TS1 or Modified TS2.										

BXXD00F0x518 (NBIFEPF0CFG::TRANSMITTED_MODIFIED_TS_DATA1)

Read-only. Reset: 0000_0000h.

The Transmitted Modified TS Data 1 register reports the values transmitted in Modified TS1 or Modified TS2.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x518;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x518;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x518;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x518;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x518;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x518;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x518;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x518;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000518; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000518; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000518; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000518; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:16	TRANSMITTED_MODIFIED_TS_VENDOR_ID. Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Training Set Message Vendor ID field or the Alternate Protocol Vendor ID field from the Modified TS2 transmitted in Configuration.Complete.
15:3	TRANSMITTED_MODIFIED_TS_INFORMATION_1. Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 1 field from the Modified TS2 transmitted in Configuration.Complete.
2:0	TRANSMITTED_MODIFIED_TS_USAGE_MODE. Read-only. Reset: 0h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Usage field from the Modified TS2 transmitted in Configuration.Complete.

BXXD00F0x51C (NBIFEPF0CFG::TRANSMITTED_MODIFIED_TS_DATA2)

Read-only. Reset: 0000_0000h.

The Transmitted Modified TS Data 2 register reports the values transmitted in Modified TS1 or Modified TS2.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x51C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x51C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x51C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x51C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x51C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x51C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x51C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x51C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000051C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000051C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000051C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000051C; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

31:26 Reserved.

25:24 **TRANSMITTED_ALTERNATE_PROTOCOL_NEGOTIATION_STATUS**. Read-only. Reset: 0h. Indicates the status of the Alternate Protocol Negotiation.**ValidValues:**

Value	Description
0h	Not Supported
1h	Disabled
2h	Failed
3h	Successful

23:0 **TRANSMITTED_MODIFIED_TS_INFORMATION_2**. Read-only. Reset: 00_0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 2 field from the Modified TS2 transmitted in Configuration.Complete.

BXXD00F0x52[0...F] (NBIFEPF0CFG::LANE_EQUALIZATION_CNTL_32GT)

Read-only.

32.0 [GT/s](#) Lane Equalization Control register. There are 16 lanes (0 ~ 15); the lane number corresponds to "_n*" in the register instance. For example, dev*_func*_instNBIF*_n15_* means "32.0 GT/s Lane 15 Equalization Control register".

_dev0_func0_instNBIF0_n[15:0]_nbio0_aliasHOST; BXXD00F0x52[F:0];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_n[15:0]_nbio1_aliasHOST; BXXD00F0x52[F:0];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_n[15:0]_nbio0_aliasHOST; BXXD00F0x52[F:0];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_n[15:0]_nbio1_aliasHOST; BXXD00F0x52[F:0];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_n[15:0]_nbio0_aliasHOST; BXXD00F0x52[F:0];

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_n[15:0]_nbio1_aliasHOST; BXXD00F0x52[F:0];

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_n[15:0]_nbio0_aliasHOST; BXXD00F0x52[F:0];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_n[15:0]_nbio1_aliasHOST; BXXD00F0x52[F:0];

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000_052[F:0]; NBIO0NBIF0EPF0CFG=1014_0000h

_dev1_func0_instNBIF0_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000_052[F:0]; NBIO0NBIF0EPF0CFG=1014_8000h

_dev0_func0_instNBIF1_n[15:0]_nbio0_aliasSMN; NBIO0NBIF1EPF0CFGx0000_052[F:0]; NBIO0NBIF1EPF0CFG=1024_0000h

_dev0_func0_instNBIF2_n[15:0]_nbio0_aliasSMN; NBIO0NBIF2EPF0CFGx0000_052[F:0]; NBIO0NBIF2EPF0CFG=1054_0000h

_dev0_func0_instNBIF0_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000_052[F:0]; NBIO1NBIF0EPF0CFG=1034_0000h

_dev1_func0_instNBIF0_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000_052[F:0]; NBIO1NBIF0EPF0CFG=1034_8000h

_dev0_func0_instNBIF1_n[15:0]_nbio1_aliasSMN; NBIO1NBIF1EPF0CFGx0000_052[F:0]; NBIO1NBIF1EPF0CFG=1044_0000h

_dev0_func0_instNBIF2_n[15:0]_nbio1_aliasSMN; NBIO1NBIF2EPF0CFGx0000_052[F:0]; NBIO1NBIF2EPF0CFG=1074_0000h

Bits	Description
7:4	LANE_USP_32GT_TX_PRESET . Read-only. Reset: Fh. (Upstream Ports only) captures the transmitter preset value that the Upstream Port received from the other side for initial operation at 32.0 GT/s .
3:0	LANE_DSP_32GT_TX_PRESET . Read-only. Reset: Fixed,0h. For Upstream Ports that don't support crosslinks, this bit is Reserved.

BXXD00F0x530 (NBIFEPF0CFG::PCIE_AP_ENH_CAP_LIST)

Read-only.

Alternate Protocol Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x530;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x530;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x530;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x530;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x530;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x530;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x530;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x530;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000530; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000530; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000530; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000530; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 550h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: 1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,002Bh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x534 (NBIFEPF0CFG::AP_CAP)

Read-only.

The Alternate Protocol Capabilities register identifies Alternate Protocol specific capabilities.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x534;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x534;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x534;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x534;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x534;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x534;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x534;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x534;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000534; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000534; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000534; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000534; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:9	Reserved.
8	AP_SELECTIVE_ENABLE_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the Alternate Protocol Selective Enable Mask register. For Upstream Ports, this bit is Reserved.
7:0	AP_COUNT. Read-only. Reset: 01h. Indicates the number of Alternate Protocols supported by one or more lanes of the Port.

BXXD00F0x538 (NBIFEPF0CFG::AP_CNTL)

Read-write. Reset: 0000_0000h.

The Alternate Protocol Control register controls Alternate Protocol specific parameters.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x538;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x538;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x538;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x538;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x538;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x538;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x538;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x538;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000538; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000538; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000538; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000538; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

31:9 Reserved.

8	AP_NEGOTIATION_GLOBAL_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls a port's ability to perform Alternate Protocol negotiation.
---	--

7:0	AP_INDEX_SELECT. Read-write. Reset: 00h. Controls which lane and which Alternate Protocol for that lane is visible in the Alternate Protocol Data registers.
-----	---

BXXD00F0x53C (NBIFEPF0CFG::AP_DATA1)

Read-only. Reset: 0000_0000h.

The Alternate Protocol Data 1 register reports the values associated with the selected Alternate Protocol.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x53C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x53C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x53C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x53C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x53C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x53C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x53C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x53C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx0000053C; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx0000053C; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx0000053C; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx0000053C; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

31:16	AP_VENDOR_ID. Read-only. Reset: 0000h. Captures the Vendor ID associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.
-------	--

15:5	AP_DETAILS. Read-only. Reset: 000h. Captures the Alternate Protocol Details associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.
------	--

4:3	Reserved.
-----	-----------

2:0	AP_USAGE_INFORMATION. Read-only. Reset: 0h. Captures the Modified TS Usage associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.
-----	---

BXXD00F0x540 (NBIFEPF0CFG::AP_DATA2)

Read-only. Reset: 0000_0000h.

The Alternate Protocol Data 2 register reports the values associated with the selected Alternate Protocol.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x540;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x540;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x540;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x540;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x540;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x540;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x540;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x540;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000540; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000540; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000540; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000540; NBIO1NBIF0EPF0CFG=10348000h

Bits Description

31:24	Reserved.
-------	-----------

23:0	MODIFIED_TS_INFORMATION_2. Read-only. Reset: 00_0000h. Captures the Modified TS Information 2 associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.
------	--

BXXD00F0x544 (NBIFEPF0CFG::AP_SELECTIVE_ENABLE_MASK)

Reset: Fixed,0000_0000h.

Alternate Protocol Selective Enable Mask register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x544;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x544;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x544;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x544;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x544;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x544;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x544;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x544;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000544; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000544; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000544; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000544; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:1	AP_SELECTIVE_ENABLE_MASK_31_1. Read-write. Reset: Fixed,0000_0000h. When Alternate Protocol Negotiation Global Enable bit is set, controls if the corresponding Alternate Protocol is permitted for the lane of the Port. This field is a bit vector that covers all other supported Alternate Protocol for the lanes of the Port. This field is sticky.
0	AP_SELECTIVE_ENABLE_MASK_0. Read-only. Reset: Fixed,0. When Alternate Protocol Negotiation Global Enable bit is set, controls if the corresponding Alternate Protocol is permitted for the lane of the Port. Bit 0 corresponds to the standard PCI Express protocol.

BXXD00F0x570 (NBIFEPF0CFG::PCIE_RTR_ENH_CAP_LIST)

Read-only.

Readiness Time Reporting Extended Capability header.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x570;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x570;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x570;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x570;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x570;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x570;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x570;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x570;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000570; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000570; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000570; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000570; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 580h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0022h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F0x574 (NBIFEPF0CFG::RTR_DATA1)

Read-only. Reset: 00A1_EA1Eh.

Readiness Time Reporting 1 register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x574;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x574;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x574;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x574;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x574;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x574;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x574;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x574;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000574; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000574; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000574; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000574; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31	VALID. Read-only. Reset: 0. 0=Values not Ready. 1=Values are Valid. Indicates if the time values reported in this capability structure are valid.
30:24	Reserved.
23:12	DLUP_TIME. Read-only. Reset: A1Eh. When Valid bit is set, indicates the time required for the function to be configuration ready, following the Downstream Port reporting Data Link Layer Active is set. Encodings are the same as for RESET_TIME.
11:0	RESET_TIME. Read-only. Reset: A1Eh. When Valid bit is set, indicates the time required for the function to be configuration ready, following a conventional reset. The lower nine bits indicate the value. The upper three bits indicate the scale used for the value, encoded as: 0 = 1 ns; 1 = 32 ns; 2 = 1024 ns; 3 = 32768 ns; 4 = 1048576 ns; 5 = 33554432 ns.

BXXD00F0x578 (NBIFEPF0CFG::RTR_DATA2)

Read-only. Reset: 0080_AA1Eh.

Readiness Time Reporting 2 register.

_dev0_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x578;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x578;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio0_aliasHOST; BXXD00F0x578;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF1_nbio1_aliasHOST; BXXD00F0x578;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio0_aliasHOST; BXXD00F0x578;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func0_instNBIF2_nbio1_aliasHOST; BXXD00F0x578;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio0_aliasHOST; BXXD00F0x578;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func0_instNBIF0_nbio1_aliasHOST; BXXD00F0x578;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func0_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIF[2:0]EPF0CFGx00000578; NBIO0NBIF[2:0]EPF0CFG=[10540000,10240000,10140000]h

_dev1_func0_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF0CFGx00000578; NBIO0NBIF0EPF0CFG=10148000h

_dev0_func0_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIF[2:0]EPF0CFGx00000578; NBIO1NBIF[2:0]EPF0CFG=[10740000,10440000,10340000]h

_dev1_func0_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF0CFGx00000578; NBIO1NBIF0EPF0CFG=10348000h

Bits	Description
31:24	Reserved.
23:12	D3HOTD0_TIME . Read-only. Reset: 80Ah. When Valid bit is set and Immediate Readiness on Return to D0 bit is clear, indicates the time required for the function to be configuration ready, following a D3hot to D0 transition. Encodings are the same as for RESET_TIME.
11:0	FLR_TIME . Read-only. Reset: A1Eh. When Valid bit is set and Function Level Reset Capability is set, indicates the time required for the function to be configuration ready, following a FLR. Encodings are the same as for RESET_TIME.

13.8.4.2 NBIFEPFNCFG Registers

BXXD00F[1...7]x000 (NBIFEPFNCFG::VENDOR_ID)	
Read-only. Reset: 1022h.	
Vendor ID register.	
_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x000; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x000; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x000; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x000; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x000; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x000; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x000; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x000; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000000; NBIO0NBIF0DEV1EPF1CFG=10149000h	
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000000; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h	
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000000; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h	
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000000; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h	
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000000; NBIO1NBIF0DEV1EPF1CFG=10349000h	
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000000; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h	
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000000; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h	
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000000; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h	
Bits	Description
15:0	VENDOR_ID. Read-only. Reset: 1022h. Identifies the manufacturer of the device.

BXXD00F[1...7]x002 (NBIFEPFNCFG::DEVICE_ID)

Read-only.

Device ID register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x002;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x002;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x002;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x002;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x002;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x002;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x002;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x002;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000002; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000002;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000002; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000002; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000002; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000002;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000002; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000002; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
15:0	DEVICE_ID. Read-only. Identifies the particular device.
	Reset: _dev0_func1_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 14DCh
	Reset: _dev0_func1_instNBIF2_nbio[1:0]_alias[SMN,HOST]: 14C3h
	Reset: _dev0_func2_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 14C0h
	Reset: _dev0_func2_instNBIF2_nbio[1:0]_alias[SMN,HOST]: 14C5h
	Reset: _dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 14C1h
	Reset: _dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: 14C9h
	Reset: _dev0_func5_instNBIF0_nbio0_alias[SMN,HOST]
	Reset: _dev0_func5_instNBIF0_nbio1_aliasSMN
	14CAh
	Reset: _dev0_func6_instNBIF0_nbio0_alias[SMN,HOST]
	Reset: _dev0_func6_instNBIF0_nbio1_aliasSMN
	14CBh
	Reset: _dev0_func7_instNBIF0_nbio0_alias[SMN,HOST]
	Reset: _dev0_func7_instNBIF0_nbio1_aliasSMN
	14CCh
	Reset: _dev1_func1_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 7901h

BXXD00F[1...7]x004 (NBIFEPFNCFG::COMMAND)

Provides control over a function's ability to generate and respond to bus cycles.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x004;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x004;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x004;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x004;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x004;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x004;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x004;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x004;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000004; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000004;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000004; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000004; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000004; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000004;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000004; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000004; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
15:11	Reserved.
10	INT_DIS . Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the ability of a function to generate INTx interrupt Messages.
9	FAST_B2B_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
8	SERR_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to signal upstream, Non-fatal and Fatal errors detected by the function, and the ability of a Port to forward upstream, Non-fatal and Fatal signals received by the Port's secondary interface.
7	AD_STEPPING . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	PARITY_ERROR_RESPONSE . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to log errors in the Master Data Parity Error bit of the Status register.
5	PAL_SNOOP_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	MEM_WRITE_INVALIDATE_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
3	SPECIAL_CYCLE_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
2	BUS_MASTER_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to issue Memory and I/O Read/Write Requests, and the ability of a Port to forward Memory and I/O Read/Write Requests in the upstream direction.
1	MEM_ACCESS_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to accept Memory Space accesses.
0	IO_ACCESS_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to accept I/O Space accesses.

BXXD00F[1...7]x006 (NBIFEPFNCFG::STATUS)

Used to record status information for bus related events on the primary interface.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x006;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x006;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x006;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x006;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x006;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x006;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x006;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x006;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000006; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000006;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000006; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000006; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000006; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000006;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000006; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000006; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
15	PARITY_ERROR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function receives a poisoned TLP on the primary interface.
14	SIGNALED_SYSTEM_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. For a function with its SERR Enable bit in the Command register set, indicates if the function signals a Non-fatal or Fatal error on the primary interface.
13	RECEIVED_MASTER_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Unsupported Request Completion Status on the primary interface.
12	RECEIVED_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Completer Abort Completion Status on the primary interface.
11	SIGNAL_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function completes a Request using Completer Abort Completion Status on the primary interface.
10:9	DEVSEL_TIMING. Read-only. Reset: Fixed,0h. Does not apply to PCI Express.
8	MASTER_DATA_PARITY_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Description: For a Requester with its Parity Error Response bit in the Command register set, indicates if either of the following two conditions occurs on the primary interface: 1) Requester receives a poisoned Completion 2) Requester transmits a poisoned Request. For a Port with its Parity Error Response bit in the Command register set, indicates if either of the following two conditions occurs on the primary interface: 1) Port receives a poisoned Completion going downstream 2) Port transmits a poisoned Request upstream.
7	FAST_BACK_CAPABLE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	Reserved.
5	PCI_66_CAP. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	CAP_LIST. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates the presence of a capability list item.
3	INT_STATUS. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if an INTx interrupt Message is pending internally in the function.

2:1	Reserved.
0	IMMEDIATE_READINESS. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is able to successfully complete valid configuration cycles at any time following any type of reset.

BXXD00F[1...7]x008 (NBIFEPFNCFG::REVISION_ID)

Read-only.

Indicates a device specific revision identifier.

`_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x008;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x008;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x008;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x008;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x008;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x008;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x008;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x008;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000008; NBIO0NBIF0DEV1EPF1CFG=10149000h``_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000008;``NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000008; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000008; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h``_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000008; NBIO1NBIF0DEV1EPF1CFG=10349000h``_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000008;``NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000008; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000008; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h`**Bits Description****7:4 MAJOR\_REV\_ID.** Read-only. Indicates major revision identifier.Reset: `_dev0_func[2:1]_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST]``_dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]`

0h

Reset: `_dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: Dh`Reset: `_dev0_func5_instNBIF0_nbio0_alias[SMN,HOST]``_dev0_func5_instNBIF0_nbio1_aliasSMN`

0h

Reset: `_dev0_func6_instNBIF0_nbio0_alias[SMN,HOST]``_dev0_func6_instNBIF0_nbio1_aliasSMN`

6h

Reset: `_dev0_func7_instNBIF0_nbio0_alias[SMN,HOST]``_dev0_func7_instNBIF0_nbio1_aliasSMN`

0h

Reset: `_dev1_func1_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 9h`**3:0 MINOR_REV_ID.** Read-only. Indicates minor revision identifier.Reset: `_dev0_func1_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 0h`Reset: `_dev0_func1_instNBIF2_nbio[1:0]_alias[SMN,HOST]``_dev0_func2_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST]``_dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]`

1h

Reset: `_dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: Ah`Reset: `_dev0_func5_instNBIF0_nbio0_alias[SMN,HOST]``_dev0_func5_instNBIF0_nbio1_aliasSMN`

0h

Reset: `_dev0_func6_instNBIF0_nbio0_alias[SMN,HOST]``_dev0_func6_instNBIF0_nbio1_aliasSMN`

1h

Reset: `_dev0_func7_instNBIF0_nbio0_alias[SMN,HOST]``_dev0_func7_instNBIF0_nbio1_aliasSMN`

0h

Reset: `_dev1_func1_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 1h`

BXXD00F[1...7]x009 (NBIFEPFNCFG::PROG_INTERFACE)

Read-only.

The Programming Interface register is used with the Base Class Code and the Sub-Class Code registers.

`_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x009;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x009;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x009;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x009;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x009;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x009;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x009;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x009;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000009; NBIO0NBIF0DEV1EPF1CFG=10149000h``_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000009;``NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000009; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000009; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h``_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000009; NBIO1NBIF0DEV1EPF1CFG=10349000h``_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000009;``NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000009; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000009; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h`**Bits Description****7:0** **PROG\_INTERFACE.** Read-only. Identifies the specific register-level programming interface of the function, if one is required.Reset: `_dev0_func[2:1]_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST]``_dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]`

00h

Reset: `_dev0_func4_instNBIF0_nbio[1:0]_aliasSMN`: 30hReset: `_dev0_func[7:5]_instNBIF0_nbio0_alias[SMN,HOST]``_dev0_func[7:5]_instNBIF0_nbio1_aliasSMN`

00h

Reset: `_dev1_func1_instNBIF0_nbio[1:0]_alias[SMN,HOST]`: 01h

BXXD00F[1...7]x00A (NBIFEPFNCFG::SUB_CLASS)

Read-only.

The Sub-Class Code register is used with the Base Class Code and the Programming Interface registers.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x00A;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x00A;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x00A;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x00A;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x00A;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x00A;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x00A;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x00A;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000000A; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000000A;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000000A; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000000A; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000000A; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000000A;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000000A; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000000A; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
7:0	SUB_CLASS. Read-only. Identifies more specifically the operation of the function.
	Reset: _dev0_func1_instNBIF0_nbio0_aliasHOST: 80h
	Reset: _dev0_func1_instNBIF0_nbio0_aliasSMN: Fixed,80h
	Reset: _dev0_func1_instNBIF0_nbio1_aliasHOST: 80h
	Reset: _dev0_func1_instNBIF0_nbio1_aliasSMN: Fixed,80h
	Reset: _dev0_func1_instNBIF1_nbio0_aliasHOST: 80h
	Reset: _dev0_func1_instNBIF1_nbio0_aliasSMN: Fixed,80h
	Reset: _dev0_func1_instNBIF1_nbio1_aliasHOST: 80h
	Reset: _dev0_func1_instNBIF1_nbio1_aliasSMN: Fixed,80h
	Reset: _dev0_func1_instNBIF2_nbio0_aliasHOST: 80h
	Reset: _dev0_func1_instNBIF2_nbio0_aliasSMN: Fixed,06h
	Reset: _dev0_func1_instNBIF2_nbio1_alias[SMN,HOST]: Fixed,80h
	Reset: _dev0_func2_instNBIF0_nbio0_aliasHOST: 80h
	Reset: _dev0_func2_instNBIF0_nbio0_aliasSMN: Fixed,80h
	Reset: _dev0_func2_instNBIF0_nbio1_aliasHOST: 80h
	Reset: _dev0_func2_instNBIF0_nbio1_aliasSMN: Fixed,80h
	Reset: _dev0_func2_instNBIF1_nbio0_aliasHOST: 80h
	Reset: _dev0_func2_instNBIF1_nbio0_aliasSMN: Fixed,80h
	Reset: _dev0_func2_instNBIF1_nbio1_aliasHOST: 80h
	Reset: _dev0_func2_instNBIF1_nbio1_aliasSMN: Fixed,80h
	Reset: _dev0_func2_instNBIF2_nbio[1:0]_alias[SMN,HOST]: 06h
	Reset: _dev0_func3_instNBIF0_nbio0_aliasHOST: 80h
	Reset: _dev0_func3_instNBIF0_nbio0_aliasSMN: Fixed,80h
	Reset: _dev0_func3_instNBIF0_nbio1_aliasHOST: 80h
	Reset: _dev0_func3_instNBIF0_nbio1_aliasSMN: Fixed,80h
	Reset: _dev0_func3_instNBIF1_nbio0_aliasHOST: 80h
	Reset: _dev0_func3_instNBIF1_nbio0_aliasSMN: Fixed,80h
	Reset: _dev0_func3_instNBIF1_nbio1_aliasHOST: 80h
	Reset: _dev0_func3_instNBIF1_nbio1_aliasSMN: Fixed,80h
	Reset: _dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: Fixed,03h
	Reset: _dev0_func5_instNBIF0_nbio0_aliasHOST: 80h
	Reset: _dev0_func5_instNBIF0_nbio[1:0]_aliasSMN: Fixed,80h
	Reset: _dev0_func6_instNBIF0_nbio0_aliasHOST: 30h
	Reset: _dev0_func6_instNBIF0_nbio[1:0]_aliasSMN: Fixed,03h

	Reset: _dev0_func7_instNBIF0_nbio0_aliasHOST: 30h
	Reset: _dev0_func7_instNBIF0_nbio[1:0]_aliasSMN: Fixed,03h
	Reset: _dev1_func1_instNBIF0_nbio0_aliasHOST: 06h
	Reset: _dev1_func1_instNBIF0_nbio0_aliasSMN: Fixed,06h
	Reset: _dev1_func1_instNBIF0_nbio1_aliasHOST: 06h
	Reset: _dev1_func1_instNBIF0_nbio1_aliasSMN: Fixed,06h

BXXD00F[1...7]x00B (NBIFEPFNCFG::BASE_CLASS)

Read-only.

The Base Class Code register is used with the Sub-Class Code and the Programming Interface registers.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x00B;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x00B;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x00B;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x00B;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x00B;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x00B;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x00B;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x00B;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000000B; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000000B;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000000B; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000000B; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000000B; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000000B;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000000B; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000000B; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
7:0	BASE_CLASS. Read-only. Identifies broadly the type of operation the function performs.
	Reset: _dev0_func1_instNBIF0_nbio0_aliasHOST: 08h
	Reset: _dev0_func1_instNBIF0_nbio0_aliasSMN: Fixed,08h
	Reset: _dev0_func1_instNBIF0_nbio1_aliasHOST: 08h
	Reset: _dev0_func1_instNBIF0_nbio1_aliasSMN: Fixed,08h
	Reset: _dev0_func1_instNBIF1_nbio0_aliasHOST: 08h
	Reset: _dev0_func1_instNBIF1_nbio0_aliasSMN: Fixed,08h
	Reset: _dev0_func1_instNBIF1_nbio1_aliasHOST: 08h
	Reset: _dev0_func1_instNBIF1_nbio1_aliasSMN: Fixed,08h
	Reset: _dev0_func1_instNBIF2_nbio0_aliasHOST: 06h
	Reset: _dev0_func1_instNBIF2_nbio0_aliasSMN
	_dev0_func1_instNBIF2_nbio1_alias[SMN,HOST]
	Fixed,06h
	Reset: _dev0_func2_instNBIF0_nbio0_aliasHOST: 06h
	Reset: _dev0_func2_instNBIF0_nbio0_aliasSMN: Fixed,06h
	Reset: _dev0_func2_instNBIF0_nbio1_aliasHOST: 06h
	Reset: _dev0_func2_instNBIF0_nbio1_aliasSMN: Fixed,06h
	Reset: _dev0_func2_instNBIF1_nbio0_aliasHOST: 06h
	Reset: _dev0_func2_instNBIF1_nbio0_aliasSMN: Fixed,06h
	Reset: _dev0_func2_instNBIF1_nbio1_aliasHOST: 06h
	Reset: _dev0_func2_instNBIF1_nbio1_aliasSMN: Fixed,06h
	Reset: _dev0_func2_instNBIF2_nbio[1:0]_alias[SMN,HOST]
	_dev0_func3_instNBIF0_nbio0_aliasHOST
	06h
	Reset: _dev0_func3_instNBIF0_nbio0_aliasSMN: Fixed,06h
	Reset: _dev0_func3_instNBIF0_nbio1_aliasHOST: 06h
	Reset: _dev0_func3_instNBIF0_nbio1_aliasSMN: Fixed,06h
	Reset: _dev0_func3_instNBIF1_nbio0_aliasHOST: 06h
	Reset: _dev0_func3_instNBIF1_nbio0_aliasSMN: Fixed,06h
	Reset: _dev0_func3_instNBIF1_nbio1_aliasHOST: 06h
	Reset: _dev0_func3_instNBIF1_nbio1_aliasSMN: Fixed,06h
	Reset: _dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: Fixed,0Ch
	Reset: _dev0_func5_instNBIF0_nbio0_aliasHOST: 10h
	Reset: _dev0_func5_instNBIF0_nbio[1:0]_aliasSMN: Fixed,10h

Reset: _dev0_func6_instNBIF0_nbio0_aliasHOST: 40h
Reset: _dev0_func6_instNBIF0_nbio[1:0]_aliasSMN: Fixed,04h
Reset: _dev0_func7_instNBIF0_nbio0_aliasHOST: 40h
Reset: _dev0_func7_instNBIF0_nbio[1:0]_aliasSMN: Fixed,04h
Reset: _dev1_func1_instNBIF0_nbio0_aliasHOST: 01h
Reset: _dev1_func1_instNBIF0_nbio0_aliasSMN: Fixed,01h
Reset: _dev1_func1_instNBIF0_nbio1_aliasHOST: 01h
Reset: _dev1_func1_instNBIF0_nbio1_aliasSMN: Fixed,01h

BXXD00F[1...7]x00C (NBIFEPFNCFG::CACHE_LINE)

Read-write. Reset: 00h.

Cache Line Size register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x00C;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x00C;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x00C;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x00C;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x00C;
 BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x00C;
 BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x00C;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x00C;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000000C; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000000C;
 NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000000C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000000C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000000C; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000000C;
 NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000000C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000000C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
7:0	CACHE_LINE_SIZE. Read-write. Reset: 00h. Records the system cacheline size in units of DWORDs.

BXXD00F[1...7]x00D (NBIFEPFNCFG::LATENCY)

Read-only. Reset: Fixed,00h.

Master Latency Timer register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x00D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x00D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x00D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x00D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x00D;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x00D;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x00D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x00D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000000D; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000000D;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000000D; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000000D; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000000D; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000000D;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000000D; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000000D; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description7:0 **LATENCY_TIMER.** Read-only. Reset: Fixed,00h. Does not apply to PCI Express.

BXXD00F[1...7]x00E (NBIFEPFNCFG::HEADER)

Read-only.

Configuration Space header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x00E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x00E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x00E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x00E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x00E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x00E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x00E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x00E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000000E; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000000E;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000000E; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000000E; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000000E; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000000E;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000000E; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000000E; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

7 **DEVICE_TYPE.** Read-only. Reset: 1. 0=Single-Function Device. 1=Multi-Function Device. Identifies if the device contains multiple functions.

6:0 **HEADER_TYPE.** Read-only. Reset: Fixed,00h. Identifies the layout of the Configuration Space header.

ValidValues:

Value	Description
00h	Type 0 Header
01h	Type 1 Header
7Fh-02h	Reserved.

BXXD00F[1...7]x00F (NBIFEPFNCFG::BIST)

Read-only. Reset: Fixed,00h.

Used for control and status of built-in self tests.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x00F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x00F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x00F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x00F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x00F;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x00F;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x00F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x00F;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000000F; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000000F;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000000F; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000000F; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000000F; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000000F;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000000F; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000000F; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
7	BIST_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports BIST .
6	BIST_STRT. Read-only. Reset: Fixed,0. If the function supports BIST , initiates the test run, otherwise must be 0.
5:4	Reserved.
3:0	BIST_COMP. Read-only. Reset: Fixed,0h. If the function supports BIST , indicates the test result, otherwise must be 0.

BXXD00F[1...7]x010 (NBIFEPFNCFG::BASE_ADDR_1)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR](#) 1.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x010;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x010;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x010;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x010;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x010;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x010;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x010;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x010;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000010; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000010;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000010; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000010; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000010; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000010;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000010; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000010; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
------	-------------

31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.
------	---

BXXD00F[1...7]x014 (NBIFEPFNCFG::BASE_ADDR_2)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR](#) 2.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x014;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x014;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x014;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x014;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x014;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x014;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x014;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x014;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000014; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000014;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000014; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000014; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000014; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000014;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000014; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000014; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
------	-------------

31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.
------	---

BXXD00F[1...7]x018 (NBIFEPFNCFG::BASE_ADDR_3)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR 3](#).

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x018;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x018;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x018;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x018;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x018;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x018;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x018;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x018;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000018; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000018;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000018; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000018; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000018; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000018;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000018; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000018; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
------	-------------

31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.
------	---

BXXD00F[1...7]x01C (NBIFEPFNCFG::BASE_ADDR_4)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR 4](#).

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x01C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x01C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x01C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x01C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x01C;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x01C;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x01C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x01C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000001C; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000001C;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000001C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000001C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000001C; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000001C;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000001C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000001C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
------	-------------

31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.
------	---

BXXD00F[1...7]x020 (NBIFEPFNCFG::BASE_ADDR_5)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR 5](#).

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x020;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x020;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x020;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x020;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x020;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x020;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x020;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x020;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000020; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000020;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000020; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000020; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000020; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000020;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000020; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000020; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
------	-------------

31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.
------	---

BXXD00F[1...7]x024 (NBIFEPFNCFG::BASE_ADDR_6)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR 6](#).

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x024;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x024;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x024;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x024;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x024;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x024;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x024;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x024;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000024; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000024;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000024; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000024; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000024; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000024;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000024; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000024; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
------	-------------

31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.
------	---

BXXD00F[1...7]x028 (NBIFEPFNCFG::CARDBUS_CIS_PTR)

Read-only. Reset: Fixed,0000_0000h.

Cardbus CIS Pointer register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x028;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x028;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x028;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x028;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x028;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x028;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x028;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x028;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000028; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000028;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000028; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000028; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000028; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000028;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000028; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000028; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
------	-------------

31:0	CARDBUS_CIS_PTR. Read-only. Reset: Fixed,0000_0000h. Does not apply to PCI Express.
------	--

BXXD00F[1...7]x02C (NBIFEPFNCFG::ADAPTER_ID)

Read-only.

Subsystem Vendor ID and Subsystem ID registers.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x02C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x02C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x02C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x02C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x02C;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x02C;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x02C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x02C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000002C; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000002C;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000002C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000002C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000002C; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000002C;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000002C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000002C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:16	SUBSYSTEM_ID. Read-only. Subsystem ID. Specified by the vendor.
	Reset: _dev0_func1_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 14DCh
	Reset: _dev0_func1_instNBIF2_nbio[1:0]_alias[SMN,HOST]: 14C3h
	Reset: _dev0_func2_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 14C0h
	Reset: _dev0_func2_instNBIF2_nbio[1:0]_alias[SMN,HOST]: 14C5h
	Reset: _dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 14C1h
	Reset: _dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: 14C9h
	Reset: _dev0_func5_instNBIF0_nbio0_alias[SMN,HOST]
	_dev0_func5_instNBIF0_nbio1_aliasSMN
	14CAh
	Reset: _dev0_func6_instNBIF0_nbio0_alias[SMN,HOST]
	_dev0_func6_instNBIF0_nbio1_aliasSMN
	14CBh
	Reset: _dev0_func7_instNBIF0_nbio0_alias[SMN,HOST]
	_dev0_func7_instNBIF0_nbio1_aliasSMN
	14CCh
	Reset: _dev1_func1_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 7901h
15:0	SUBSYSTEM_VENDOR_ID. Read-only. Reset: 1022h. Subsystem Vendor ID. Specified by the vendor.

BXXD00F[1...7]x030 (NBIFEPFNCFG::ROM_BASE_ADDR)

Read-write. Reset: 0000_0000h.

PCI CFG Expansion ROM [BAR](#).

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x030;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x030;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x030;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x030;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x030;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x030;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x030;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x030;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000030; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000030;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000030; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000030; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000030; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000030;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000030; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000030; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Expansion ROM Base Address Register.

BXXD00F[1...7]x034 (NBIFEPFNCFG::CAP_PTR)

Read-only. Reset: 48h.

Capability Pointer.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x034;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x034;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x034;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x034;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x034;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x034;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x034;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x034;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000034; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000034;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000034; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000034; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000034; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000034;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000034; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000034; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

7:0	CAP_PTR. Read-only. Reset: 48h. Pointer to a linked list of additional capabilities implemented by this function, or 00h if no such items exist.
-----	---

BXXD00F[1...7]x03C (NBIFEPFNCFG::INTERRUPT_LINE)

Read-write. Reset: 00h.

Interrupt Line register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x03C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x03C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x03C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x03C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x03C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x03C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x03C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x03C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000003C; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000003C;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000003C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000003C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000003C; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000003C;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000003C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000003C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description7:0 **INTERRUPT_LINE.** Read-write. Reset: 00h. Communicates interrupt line routing information.

BXXD00F[1...7]x03D (NBIFEPFNCFG::INTERRUPT_PIN)

Read-only. Reset: Fixed,00h.

Interrupt Pin register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x03D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x03D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x03D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x03D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x03D;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x03D;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x03D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x03D;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000003D; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000003D;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000003D; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000003D; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000003D; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000003D;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000003D; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000003D; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description														
7:0	INTERRUPT_PIN. Read-only. Reset: Fixed,00h. Identifies the legacy interrupt Message(s) the function uses.														
	ValidValues:														
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>none</td></tr> <tr> <td>01h</td><td>INTA</td></tr> <tr> <td>02h</td><td>INTB</td></tr> <tr> <td>03h</td><td>INTC</td></tr> <tr> <td>04h</td><td>INTD</td></tr> <tr> <td>FFh-05h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	none	01h	INTA	02h	INTB	03h	INTC	04h	INTD	FFh-05h	Reserved.
Value	Description														
00h	none														
01h	INTA														
02h	INTB														
03h	INTC														
04h	INTD														
FFh-05h	Reserved.														

BXXD00F[1...7]x03E (NBIFEPFNCFG::MIN_GRANT)

Read-only. Reset: Fixed,00h.

Min_Gnt register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x03E;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x03E;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x03E;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x03E;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x03E;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x03E;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x03E;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x03E;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000003E; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000003E;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000003E; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000003E; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000003E; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000003E;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000003E; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000003E; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits Description7:0 **MIN_GNT.** Read-only. Reset: Fixed,00h. Does not apply to PCI Express.**BXXD00F[1...7]x03F (NBIFEPFNCFG::MAX_LATENCY)**

Read-only. Reset: Fixed,00h.

Max_Lat register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x03F;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x03F;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x03F;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x03F;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x03F;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x03F;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x03F;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x03F;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000003F; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000003F;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000003F; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000003F; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000003F; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000003F;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000003F; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000003F; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits Description7:0 **MAX_LAT.** Read-only. Reset: Fixed,00h. Does not apply to PCI Express.

BXXD00F[1...7]x048 (NBIFEPFNCFG::VENDOR_CAP_LIST)

Read-only. Reset: Fixed,0008_5009h.

Vendor-defined Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x048;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x048;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x048;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x048;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x048;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x048;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x048;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x048;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000048; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000048;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000048; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000048; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000048; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000048;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000048; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000048; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:24 Reserved.

23:16 **LENGTH.** Read-only. Reset: Fixed,08h. Length in bytes.15:8 **NEXT_PTR.** Read-only. Reset: Fixed,50h. Pointer to the next item in the capabilities list, or 00h if no other items exist.7:0 **CAP_ID.** Read-only. Reset: Fixed,09h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F[1...7]x04C (NBIFEPFNCFG::ADAPTER_ID_W)

Read-write.

Adapter ID register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x04C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x04C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x04C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x04C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x04C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x04C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x04C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x04C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000004C; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000004C;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000004C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000004C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000004C; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000004C;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000004C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000004C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description**31:16 SUBSYSTEM_ID.** Read-write. Controls the Subsystem ID value. Specified by the vendor.

Reset: _dev0_func1_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 14DCh

Reset: _dev0_func1_instNBIF2_nbio[1:0]_alias[SMN,HOST]: 14C3h

Reset: _dev0_func2_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 14C0h

Reset: _dev0_func2_instNBIF2_nbio[1:0]_alias[SMN,HOST]: 14C5h

Reset: _dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 14C1h

Reset: _dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: 14C9h

Reset: _dev0_func5_instNBIF0_nbio0_alias[SMN,HOST]

_dev0_func5_instNBIF0_nbio1_aliasSMN

14CAh

Reset: _dev0_func6_instNBIF0_nbio0_alias[SMN,HOST]

_dev0_func6_instNBIF0_nbio1_aliasSMN

14CBh

Reset: _dev0_func7_instNBIF0_nbio0_alias[SMN,HOST]

_dev0_func7_instNBIF0_nbio1_aliasSMN

14CCh

Reset: _dev1_func1_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 7901h

15:0 SUBSYSTEM_VENDOR_ID. Read-write. Reset: 1022h. Controls the Subsystem Vendor ID value. Specified by the vendor.

BXXD00F[1...7]x050 (NBIFEPFNCFG::PMI_CAP_LIST)

Read-only.

Power Management Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x050;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x050;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x050;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x050;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x050;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x050;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x050;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x050;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000050; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000050;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000050; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000050; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000050; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000050;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000050; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000050; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
15:8	NEXT_PTR. Read-only. Reset: 64h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,01h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F[1...7]x052 (NBIFEPFNCFG::PMI_CAP)

Read-only.

Power Management Capabilities register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x052;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x052;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x052;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x052;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x052;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x052;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x052;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x052;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000052; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000052;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000052; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000052; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000052; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000052;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000052; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000052; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description																		
15:11	PME_SUPPORT. Read-only. Indicates the power states from which the function may generate a PME. This field is a bit vector that covers all Dx states. Bit 0 corresponds to D0. Reset: _dev0_func1_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 00h Reset: _dev0_func1_instNBIF2_nbio[1:0]_alias[SMN,HOST] _dev0_func2_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST] _dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST] 18h Reset: _dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: 19h Reset: _dev0_func5_instNBIF0_nbio0_alias[SMN,HOST] _dev0_func5_instNBIF0_nbio1_aliasSMN 00h Reset: _dev0_func[7:6]_instNBIF0_nbio0_alias[SMN,HOST] _dev0_func[7:6]_instNBIF0_nbio1_aliasSMN 19h Reset: _dev1_func1_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 18h																		
10	D2_SUPPORT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates support for the D2 power state.																		
9	D1_SUPPORT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates support for the D1 power state.																		
8:6	AUX_CURRENT. Read-only. Reset: 0h. Indicates the amount of 3.3Vaux current required to support PME from D3cold. Valid Values: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>0 mA</td></tr> <tr> <td>1h</td><td>55 mA</td></tr> <tr> <td>2h</td><td>100 mA</td></tr> <tr> <td>3h</td><td>160 mA</td></tr> <tr> <td>4h</td><td>220 mA</td></tr> <tr> <td>5h</td><td>270 mA</td></tr> <tr> <td>6h</td><td>320 mA</td></tr> <tr> <td>7h</td><td>375 mA</td></tr> </table>	Value	Description	0h	0 mA	1h	55 mA	2h	100 mA	3h	160 mA	4h	220 mA	5h	270 mA	6h	320 mA	7h	375 mA
Value	Description																		
0h	0 mA																		
1h	55 mA																		
2h	100 mA																		
3h	160 mA																		
4h	220 mA																		
5h	270 mA																		
6h	320 mA																		
7h	375 mA																		

5	DEV_SPECIFIC_INIT. Read-only. Reset: 0. 0=Not Required. 1=Required. Indicates if the function requires a Device Specific Initialization sequence, upon transition to D0.
4	IMMEDIATE_READINESS_ON_RETURN_TO_D0. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is able to successfully complete valid configuration cycles at any time following return to D0.
3	PME_CLOCK. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
2:0	VERSION. Read-only. Reset: Fixed,3h. Indicates PCI-SIG defined capability structure version number.

BXXD00F[1...7]x054 (NBIFEPFNCFG::PMI_STATUS_CNTL)

Power Management Status/Control register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x054;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x054;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x054;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x054;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x054;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x054;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x054;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x054;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000054; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000054;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[2:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000054; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000054; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000054; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000054;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000054; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000054; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:24	PMI_DATA. Read-only. Reset: Fixed,00h. Data.
23	BUS_PWR_EN. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if Secondary Bus Clock Control is supported.
22	B2_B3_SUPPORT. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if Secondary Bus Power Control is supported.
21:16	Reserved.
15	PME_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a PME is pending internally in the function. When auxiliary power is consumed, this field is sticky.
14:13	DATA_SCALE. Read-only. Reset: Fixed,0h. Data Scale.
12:9	DATA_SELECT. Read-only. Reset: Fixed,0h. Data Select.
8	PME_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls a function's ability to generate a PME. When auxiliary power is consumed, this field is sticky.
7:4	Reserved.
3	NO_SOFT_RESET. Read-only. 0=Reset on D3hot to D0. 1=No Reset on D3hot to D0. Indicates if the function does not reset on a transition from D3hot to D0. Reset: _dev0_func1_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 0 Reset: _dev0_func1_instNBIF2_nbio[1:0]_alias[SMN,HOST] _dev0_func2_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST] _dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST] 1 Reset: _dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: 0 Reset: _dev0_func[7:5]_instNBIF0_nbio0_alias[SMN,HOST] _dev0_func[7:5]_instNBIF0_nbio1_aliasSMN _dev1_func1_instNBIF0_nbio[1:0]_alias[SMN,HOST] 1
2	Reserved.
1:0	POWER_STATE. Read-write. Reset: 0h. Writes set the function to the written power state. Reads return the function's current power state.

Valid Values:		
Value	Description	
0h	D0	
1h	D1	
2h	D2	
3h	D3	

BXXD00F[1...7]x060 (NBIFEPFNCFG::SBRN)

Read-only.

Serial Bus Release Number register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x060;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x060;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x060;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x060;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x060;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x060;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x060;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x060;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000060; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000060;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000060; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000060; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000060; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000060;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000060; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000060; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
7:0	SBRN. Read-only. Indicates the Serial Bus Specification Release Number.
	Reset: _dev0_func[2:1]_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST]
	_dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]
	00h
	Reset: _dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: 31h
	Reset: _dev0_func[7:5]_instNBIF0_nbio0_alias[SMN,HOST]
	_dev0_func[7:5]_instNBIF0_nbio1_aliasSMN
	_dev1_func1_instNBIF0_nbio[1:0]_alias[SMN,HOST]
	00h

BXXD00F[1...7]x061 (NBIFEPFNCFG::FLADJ)**Frame Length Adjustment register.**

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x061;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x061;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x061;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x061;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x061;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x061;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x061;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x061;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000061; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000061;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000061; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000061; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000061; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000061;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000061; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000061; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
7	Reserved.
6	NFC. Read-only. 0=Not Supported. 1=Supported. Indicates if Frame Length Timing Value is fixed. Reset: _dev0_func[2:1]_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST] _dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST] 0 Reset: _dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: 1 Reset: _dev0_func[7:5]_instNBIF0_nbio0_alias[SMN,HOST] _dev0_func[7:5]_instNBIF0_nbio1_aliasSMN _dev1_func1_instNBIF0_nbio[1:0]_alias[SMN,HOST] 0
5:0	FLADJ. Read-write. If NFC bit is clear, controls the Frame Length Timing Value. A value of 0 indicates 59488 high speed bit times, while each value increments by 16 high speed bit times. This field is sticky. Reset: _dev0_func[2:1]_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST] _dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST] 00h Reset: _dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: 20h Reset: _dev0_func[7:5]_instNBIF0_nbio0_alias[SMN,HOST] _dev0_func[7:5]_instNBIF0_nbio1_aliasSMN _dev1_func1_instNBIF0_nbio[1:0]_alias[SMN,HOST] 00h

BXXD00F[1...7]x062 (NBIFEPFNCFG::DBESL_DBESLD)

Read-only. Reset: 00h.

Default Best Effort Service Latency and Default Best Effort Service Latency Deep registers.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x062;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x062;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x062;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x062;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x062;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x062;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x062;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x062;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000062; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000062;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000062; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000062; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000062; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000062;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000062; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000062; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description7:4 **DBESLD.** Read-only. Reset: 0h. If non-zero, indicates the Default Best Effort Service Latency Deep value.3:0 **DBESL.** Read-only. Reset: 0h. If non-zero, indicates the Default Best Effort Service Latency value.

BXXD00F[1...7]x064 (NBIFEPFNCFG::PCIE_CAP_LIST)

Read-only.

PCI Express Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x064;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x064;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x064;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x064;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x064;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x064;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x064;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x064;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000064; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000064;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000064; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000064; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000064; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000064;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000064; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000064; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
15:8	NEXT_PTR. Read-only. Reset: A0h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,10h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F[1...7]x066 (NBIFEPFNCFG::PCIE_CAP)

Read-only.

The PCI Express Capabilities register identifies PCI Express device type and associated capabilities.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x066;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x066;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x066;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x066;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x066;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x066;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x066;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x066;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000066; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000066;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000066; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000066; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000066; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000066;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000066; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000066; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:14 Reserved.

13:9 **INT_MESSAGE_NUM.** Read-only. Reset: Fixed,00h. Indicates the MSI/MSI-X vector used for interrupts generated in association with any of the status bits in the PCI Express capability structure.8 **SLOT_IMPLEMENTED.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported.**Description:** (Downstream Ports only) Indicates if the Link associated with this Port is connected to a slot. For Upstream Ports, this bit is undefined.7:4 **DEVICE_TYPE.** Read-only. Reset: 0h. Indicates the type of PCI Express device.**ValidValues:**

Value	Description
0h	PCI Express Endpoint
1h	Legacy PCI Express Endpoint
3h-2h	Reserved.
4h	Root Port of PCI Express Root Complex
5h	Upstream Port of PCI Express Switch
6h	Downstream Port of PCI Express Switch
7h	PCI Express to PCI/PCI-X Bridge
8h	PCI/PCI-X to PCI Express Bridge
9h	Root Complex Integrated Endpoint
Ah	Root Complex Event Collector
Fh-Bh	Reserved.

3:0 **VERSION.** Read-only. Reset: 2h. Indicates PCI-SIG defined capability structure version number.

BXXD00F[1...7]x068 (NBIFEPFNCFG::DEVICE_CAP)

Read-only.

The Device Capabilities register identifies device specific capabilities.

`_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x068;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x068;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x068;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x068;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x068;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x068;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x068;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x068;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000068; NBIO0NBIF0DEV1EPF1CFG=10149000h``_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000068;``NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000068; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000068; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h``_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000068; NBIO1NBIF0DEV1EPF1CFG=10349000h``_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000068;``NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000068; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000068; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h`**Bits Description**

31:29 Reserved.

28 **FLR_CAPABLE**. Read-only. Reset: 0. 0=Not Supported. 1=Supported.**Description:** (Endpoints only) Indicates if the function supports Function Level Resets.
For non-Endpoints this field is Reserved.27:26 **CAPTURED_SLOT_POWER_SCALE**. Read-only. Reset: 0h. (Upstream Ports only) Indicates the scale used for the Slot Power Limit Value.**ValidValues:**

Value	Description
0h	1.0x
1h	0.1x
2h	0.01x
3h	0.001x

25:18 **CAPTURED_SLOT_POWER_LIMIT**. Read-only. Reset: 00h. (Upstream Ports only) In combination with the Slot Power Limit Scale value, indicates the upper limit on power supplied by slot.

17 Reserved.

16 **ERR_COR_SUBCLASS_CAPABLE**. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports the ERR_COR Subclass field in ERR_COR messages.15 **ROLE_BASED_ERR_REPORTING**. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates the function implements Role-Based Error Reporting functionality.

14:12 Reserved.

11:9 **L1_ACCEPTABLE_LATENCY**. Read-only. Reset: 7h.**Description:** (Endpoints only) Indicates the maximum acceptable latency that an Endpoint can withstand due to the transition from L1 state to L0 state.
For non-Endpoints this field is Reserved.

	ValidValues:	
	Value	Description
	0h	1 us
	1h	2 us
	2h	4 us
	3h	8 us
	4h	16 us
	5h	32 us
	6h	64 us
	7h	No Limit
8:6	L0S_ACCEPTABLE_LATENCY. Read-only. Reset: 6h.	
	Description: (Endpoints only) Indicates the maximum acceptable total latency that Endpoint can withstand due to the transition from L0s state to L0 state. For non-Endpoints this field is Reserved.	
	ValidValues:	
	Value	Description
	0h	64 ns
	1h	128 ns
	2h	256 ns
	3h	512 ns
	4h	1 us
	5h	2 us
	6h	4 us
	7h	No Limit
5	EXTENDED_TAG. Read-only. Reset: Fixed,1. 0=5 Bit Tag Supported. 1=8 Bit Tag Supported. When 10-Bit Tag Requester Supported bit is clear, indicates the maximum supported size of the Tag field as a Requester.	
4:3	PHANTOM_FUNC. Read-only. Reset: Fixed,0h. Indicates the support for use of unclaimed function numbers to extend the number of outstanding transactions allowed by logically combining unclaimed function numbers with the Tag identifier.	
	ValidValues:	
	Value	Description
	0h	No Phantom Functions
	1h	1 Phantom Function
	2h	3 Phantom Functions
	3h	7 Phantom Functions
2:0	MAX_PAYLOAD_SUPPORT. Read-only. Reset: 1h. Indicates the maximum payload size that the function can support for TLPs.	
	ValidValues:	
	Value	Description
	0h	128 Bytes
	1h	256 Bytes
	2h	512 Bytes
	3h	1024 Bytes
	4h	2048 Bytes
	5h	4096 Bytes
	7h-6h	Reserved.

BXXD00F[1...7]x06C (NBIFEPFNCFG::DEVICE_CNTL)

The Device Control register controls device specific parameters.

```
_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x06C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x06C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x06C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x06C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x06C;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x06C;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x06C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x06C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000006C; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000006C;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000006C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000006C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000006C; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000006C;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000006C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000006C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h
```

Bits	Description																
15	INITIATE_FLR. Read-write. Reset: 0. 0=Normal Operation. 1=Function Level Reset. Description: (Endpoints only) A write of 1 to this bit initiates Function Level Reset to the function. Reads always return 0. For non-Bridges and non-Endpoints this bit is Reserved.																
14:12	MAX_READ_REQUEST_SIZE. Read-write. Reset: 2h. Controls the maximum Read Request size for the function as a Requester. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>128 Bytes</td></tr> <tr> <td>1h</td><td>256 Bytes</td></tr> <tr> <td>2h</td><td>512 Bytes</td></tr> <tr> <td>3h</td><td>1024 Bytes</td></tr> <tr> <td>4h</td><td>2048 Bytes</td></tr> <tr> <td>5h</td><td>4096 Bytes</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	128 Bytes	1h	256 Bytes	2h	512 Bytes	3h	1024 Bytes	4h	2048 Bytes	5h	4096 Bytes	7h-6h	Reserved.
Value	Description																
0h	128 Bytes																
1h	256 Bytes																
2h	512 Bytes																
3h	1024 Bytes																
4h	2048 Bytes																
5h	4096 Bytes																
7h-6h	Reserved.																
11	NO_SNOOP_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. Controls if the function is permitted to set the No Snoop bit in the Requester Attributes of transactions it initiates that do not require hardware enforced cache coherency.																
10	AUX_POWER_PM_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a function is permitted to draw AUX power independent of PME AUX power. This bit is sticky.																
9	PHANTOM_FUNC_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. When 10-Bit Tag Requester Enable bit is clear, controls if a function is permitted to use unclaimed function numbers as Phantom Functions to extend the number of outstanding transaction identifiers.																
8	EXTENDED_TAG_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. When 10-Bit Tag Requester Enable bit is clear, controls if a function is permitted to use an 8-bit Tag field as a Requester. When both bits are disabled the function is restricted to use a 5-bit Tag field.																
7:5	MAX_PAYLOAD_SIZE. Read-write. Reset: 0h. Controls the maximum TLP payload size for the function.																

	ValidValues:	
	Value	Description
	0h	128 Bytes
	1h	256 Bytes
	2h	512 Bytes
	3h	1024 Bytes
	4h	2048 Bytes
	5h	4096 Bytes
	7h-6h	Reserved.
4	RELAXED_ORD_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. Controls if the function is permitted to set the Relaxed Ordering bit in the Attributes field of transactions it initiates that do not require strong write ordering.	
3	USR_REPORT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Unsupported Requests.	
2	FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Fatal errors.	
1	NON_FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Non-fatal errors.	
0	CORR_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of correctable errors.	

BXXD00F[1...7]x06E (NBIFEPFNCFG::DEVICE_STATUS)

Reset: 0000h.

The Device Status register provides information about device specific parameters.

`_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x06E;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x06E;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x06E;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x06E;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x06E;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x06E;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x06E;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x06E;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000006E; NBIO0NBIF0DEV1EPF1CFG=10149000h``_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000006E;``NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000006E; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000006E; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h``_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000006E; NBIO1NBIF0DEV1EPF1CFG=10349000h``_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000006E;``NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000006E; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000006E; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h`

Bits	Description
15:7	Reserved.
6	EMER_POWER_REDUCTION_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Description: (Upstream Ports only) When Emergency Power Reduction Supported field is 1 or 2, indicates if the function has entered the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.
5	TRANSACTIONS_PEND. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function has issued Non-Posted Requests, on its own behalf, which have not been completed.
4	AUX_PWR. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Functions that require AUX power report this bit as set if AUX power is detected by the function.
3	USR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function received an Unsupported Request.
2	FATAL_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of Fatal errors detected.
1	NON_FATAL_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of Non-fatal errors detected.
0	CORR_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of correctable errors detected.

BXXD00F[1...7]x070 (NBIFEPFNCFG::LINK_CAP)

Read-only.

The Link Capabilities register identifies Link specific capabilities.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x070;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x070;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x070;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x070;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x070;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x070;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x070;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x070;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000070; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000070;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000070; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000070; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000070; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000070;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000070; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000070; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description31:24 **PORT_NUMBER.** Read-only. Reset: 00h. Indicates the Port number for the Link.

23 Reserved.

22 **ASPM_OPTIONALITY_COMPLIANCE.** Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the Port supports the ASPM Optionality functionality.21 **LINK_BW_NOTIFICATION_CAP.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported.**Description:** (Downstream Ports only) Indicates if the Port supports the Link Bandwidth Notification status and interrupt mechanisms.
For Upstream Ports, this bit is Reserved.20 **DL_ACTIVE_REPORTING_CAPABLE.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported.**Description:** (Downstream Ports only) Indicates if the Port supports the reporting of DL_Active state of the Data Link Control and Management State Machine.
For Upstream Ports, this bit is Reserved.19 **SURPRISE_DOWN_ERR_REPORTING.** Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported.**Description:** (Downstream Ports only) Indicates if the Port supports the detecting and reporting of a Surprise Down error condition.
For Upstream Ports, this bit is Reserved.18 **CLOCK_POWER_MANAGEMENT.** Read-only. Reset: 0. 0=Not Supported. 1=Supported.**Description:** (Upstream Ports only) Indicates if the Port tolerates removal of [REFCLK](#) via the CLKREQ# mechanism when the Link is in L1 or L2/L3 Ready.
For Downstream Ports, this bit is Reserved.17:15 **L1_EXIT_LATENCY.** Read-only. Reset: 0h. Indicates the L1 exit latency for the Link. The value reported indicates the length of time this Port requires to complete transition from L1 to L0.

	ValidValues:	
	Value	Description
	0h	up to 999 ns
	1h	1 to 1.9 us
	2h	2 to 3.9 us
	3h	4 to 7.9 us
	4h	8 to 15.9 us
	5h	16 to 31.9 us
	6h	32 to 64 us
	7h	more than 64 us
14:12	L0S_EXIT_LATENCY. Read-only. Reset: 0h. Indicates the L0s exit latency for the Link. The value reported indicates the length of time this Port requires to complete transition from L0s to L0.	
	ValidValues:	
	Value	Description
	0h	up to 63 ns
	1h	64 to 127 ns
	2h	128 to 255 ns
	3h	256 to 511 ns
	4h	512 to 999 ns
	5h	1 to 1.9 us
	6h	2 to 4 us
	7h	more than 4 us
11:10	PM_SUPPORT. Read-only. Reset: 3h. Indicates the level of ASPM supported on the Link.	
	ValidValues:	
	Value	Description
	0h	No ASPM Supported
	1h	L0s Supported
	2h	L1 Supported
	3h	L0s and L1 Supported
9:4	LINK_WIDTH. Read-only. Reset: 10h. Indicates the maximum width of the Link.	
	ValidValues:	
	Value	Description
	00h	Reserved.
	01h	x1
	02h	x2
	03h	Reserved.
	04h	x4
	07h-05h	Reserved.
	08h	x8
	0Bh-09h	Reserved.
	0Ch	x12
	0Fh-0Dh	Reserved.
	10h	x16
	1Fh-11h	Reserved.
	20h	x32
	3Fh-21h	Reserved.
3:0	LINK_SPEED. Read-only. Reset: 5h. Indicates the maximum speed of the Link.	

	ValidValues:	
	Value	Description
	0h	Reserved.
	1h	2.5 GT/s
	2h	5.0 GT/s
	3h	8.0 GT/s
	4h	16.0 GT/s
	5h	32.0 GT/s
	Fh-6h	Reserved.

BXXD00F[1...7]x074 (NBIFEPFNCFG::LINK_CNTL)

The Link Control register controls Link specific parameters.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x074;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x074;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x074;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x074;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x074;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x074;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x074;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x074;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000074; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000074;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000074; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000074; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000074; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000074;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000074; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000074; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
15:14	DRS_SIGNALING_CONTROL. Read-write. Reset: Fixed,0h. For Upstream Ports, this field is Reserved.
13:12	Reserved.
11	LINK_AUTONOMOUS_BW_INT_EN. Read-only. Reset: Fixed,0. For Upstream Ports, this bit is Reserved.
10	LINK_BW_MANAGEMENT_INT_EN. Read-only. Reset: Fixed,0. For Upstream Ports, this bit is Reserved.
9	HW_AUTONOMOUS_WIDTH_DISABLE. Read-write. Reset: Fixed,0. 0=Enable. 1=Disable. Controls the Port's ability to autonomously direct changes in link width.
8	CLOCK_POWER_MANAGEMENT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: (Upstream Ports only) Controls if the function is permitted to use CLKREQ# signal to power manage the Link clock. For Downstream Ports, this bit is Reserved.
7	EXTENDED_SYNC. Read-write. Reset: 0. 0=Disable. 1=Enable. Forces the transmission of additional ordered sets, exiting the L0s or Recovery states.
6	COMMON_CLOCK_CFG. Read-write. Reset: 0. 0=Same REFCLK not Used. 1=Same REFCLK Used. Indicates if this component and the component at the opposite end of this Link are operating with a distributed common reference clock.
5	RETRAIN_LINK. Read-only. Reset: Fixed,0. For Upstream Ports, this bit is Reserved
4	LINK_DIS. Read-write. Reset: Fixed,0. 0=Normal Operation. 1=Disable Link. Description: (Downstream Ports only) Disables the Link when set to 1, by directing the Physical Layer LTSSM to the Disabled state. For Upstream Ports, this bit is Reserved.
3	READ_CPL_BOUNDARY. Read-write. Reset: Fixed,0. 0=64 Byte. 1=128 Byte. Description: Indicates the RCB value for the Root Port sourcing the topology associated with the Link. For Switches, this bit is Reserved.
2	PTM_PROP_DELAY_ADAPT_INTER_B. Read-write. Reset: Fixed,0. 0=Interpretation A. 1=Interpretation B. Description: Controls the interpretation of the Propagation Delay[31:0] field of the PTM Message. For devices that don't support PTM, this bit is Reserved.
1:0	PM_CONTROL. Read-write. Reset: 0h. Controls the level of ASPM enabled on the Link.

ValidValues:		
Value	Description	
0h	Disabled	
1h	Tx_L0s Entry Enabled	
2h	L1 Entry Enabled	
3h	Tx_L0s and L1 Entry Enabled	

BXXD00F[1...7]x076 (NBIFEPFNCFG::LINK_STATUS)

The Link Status register provides information about Link specific parameters.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x076;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x076;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x076;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x076;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x076;
 BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x076;
 BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
 _dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x076;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x076;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000076; NBIO0NBIF0DEV1EPF1CFG=10149000h
 _dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000076;
 NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
 _dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000076; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
 _dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000076; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
 _dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000076; NBIO1NBIF0DEV1EPF1CFG=10349000h
 _dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000076;
 NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
 _dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000076; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
 _dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000076; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
15	LINK_AUTONOMOUS_BW_STATUS. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates that hardware has autonomously changed the Link's speed or width, without the Port transitioning through DL_Down status, for reasons other than to attempt to correct unreliable Link operation.
14	LINK_BW_MANAGEMENT_STATUS. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. Description: Indicates that either of the following has occurred without the Port transitioning through DL_Down status: A Link retraining has completed following a write of 1 to the Retrain Link bit. Hardware has changed the Link's speed or width to attempt to correct unreliable Link operation, either through an LTSSM timeout or a higher level process.
13	DL_ACTIVE. Read-only. Reset: Fixed,0. 0=Not DL_Active state. 1=DL_Active state. If Data Link Layer Link Active Capability is supported and when the optionally supported SFI DLL State Mask bit is clear, indicates the status of the Data Link Control and Management State Machine.
12	SLOT_CLOCK_CFG. Read-only. Reset: Fixed,1. 0=Same REFCLK not Required. 1=Same REFCLK Required. Indicates if the component uses the same physical reference clock that the platform provides on the connector.
11	LINK_TRAINING. Read-only. Reset: Fixed,0. 0=Normal. 1=Link Training in Progress. Description: (Downstream Ports only) Indicates that Link training is in progress (Physical Layer LTSSM in Configuration or Recovery state) or that 1 was written to the Retrain Link bit but Link training has not yet begun. Hardware clears this bit once Link training is complete. For Upstream Ports, this bit is Reserved.
10	Reserved.
9:4	NEGOTIATED_LINK_WIDTH. Read-only. Reset: 10h. Indicates the negotiated width of the Link.

	ValidValues:	
	Value	Description
	00h	Reserved.
	01h	x1
	02h	x2
	03h	Reserved.
	04h	x4
	07h-05h	Reserved.
	08h	x8
	0Bh-09h	Reserved.
	0Ch	x12
	0Fh-0Dh	Reserved.
	10h	x16
	1Fh-11h	Reserved.
	20h	x32
	3Fh-21h	Reserved.
3:0	CURRENT_LINK_SPEED. Read-only. Reset: 5h. Indicates the negotiated speed of the Link.	
	ValidValues:	
	Value	Description
	0h	Reserved.
	1h	2.5 GT/s
	2h	5.0 GT/s
	3h	8.0 GT/s
	4h	16.0 GT/s
	5h	32.0 GT/s
	Fh-6h	Reserved.

BXXD00F[1...7]x088 (NBIFEPFNCFG::DEVICE_CAP2)

Read-only.

The Device Capabilities 2 register identifies device specific capabilities.

`_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x088;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x088;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x088;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x088;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x088;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x088;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x088;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x088;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000088; NBIO0NBIF0DEV1EPF1CFG=10149000h``_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000088;``NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000088; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000088; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h``_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000088; NBIO1NBIF0DEV1EPF1CFG=10349000h``_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000088;``NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000088; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000088; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h`**Bits Description**

31	FRS_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports Function Readiness Status capability.
----	---

30:27	Reserved.
-------	-----------

26	EMER_POWER_REDUCTION_INIT_REQ. Read-only. Reset: 0. 0=Initialization not Required. 1=Initialization Required.
----	--

Description: (Upstream Ports only) Indicates if the function requires software initialization upon exiting the Emergency Power Reduction state.
For Downstream Ports, this bit is Reserved.

25:24	EMER_POWER_REDUCTION_SUPPORTED. Read-only. Reset: 0h.
-------	--

Description: (Upstream Ports only) Indicates if the function supports the Emergency Power Reduction mechanism.
For Downstream Ports, this bit is Reserved.

ValidValues:

Value	Description
0h	Not Supported
1h	Supported using Device Specific mechanism
2h	Supported using Form Factor or Device Specific mechanisms
3h	Reserved.

23:22	MAX_END_END_TLP_PREFIXES. Read-only. Reset: 0h. Indicates the maximum number of End-End TLP Prefixes supported by a function with End-End TLP Prefix Supported set. If End-End TLP Prefix Supported bit is not set, this field is Reserved.
-------	--

	ValidValues:	
	Value	Description
	0h	4 E-E TLP Prefixes Supported
	1h	1 E-E TLP Prefix Supported
	2h	2 E-E TLP Prefixes Supported
	3h	3 E-E TLP Prefixes Supported
21	END_END_TLP_PREFIX_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports receiving End-End TLP Prefixes.	
20	EXTENDED_FMT_FIELD_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the 3-bit definition of the Fmt field. When not set, the function supports only the 2-bit definition of the Fmt field.	
19:18	OBFF_SUPPORTED. Read-only. Reset: 0h. Indicates if the function supports Optimized Buffer Flush/Fill signaling.	
	ValidValues:	
	Value	Description
	0h	OBFF not Supported
	1h	OBFF using Message Supported
	2h	OBFF using WAKE# Supported
	3h	OBFF using WAKE# and Message Supported
17	TEN_BIT_TAG_REQUESTER_SUPPORTED. Read-only. Reset: 0. 0=Use Extended Tag Field Supported. 1=10-Bit Tag Supported. Indicates the maximum supported size of the Tag field as a Requester.	
16	TEN_BIT_TAG_COMPLETER_SUPPORTED. Read-only. Reset: 1. 0=8-Bit Tag Supported. 1=10-Bit Tag Supported. Indicates the maximum supported size of the Tag field as a Completer.	
15:14	LN_SYSTEM_CLS. Read-only. Reset: Fixed,0h. For Root Ports, indicates if the Root Port supports LN protocol as an LN Completer.	
	ValidValues:	
	Value	Description
	0h	LN Completer not Supported
	1h	LN Completer with 64 byte cachelines
	2h	LN Completer with 128 byte cachelines
	3h	Reserved.
13:12	TPH_CPLR_SUPPORTED. Read-only. Reset: 0h. For Root Ports and Endpoints, indicates if the Completer supports TPH or Extended TPH. For all other functions, this field is Reserved.	
	ValidValues:	
	Value	Description
	0h	TPH and Extended TPH Completer not Supported
	1h	TPH Completer Supported and Extended TPH Completer not Supported
	2h	Reserved.
	3h	TPH and Extended TPH Completer Supported
11	LTR_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the Latency Tolerance Reporting mechanism.	
10	NO_RO_ENABLED_P2P_PASSING. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported.	
	Description: (Downstream Ports or Switch Upstream Ports only) Indicates if a routing element supports never allowing posted requests with Relaxed Ordering attribute bit set, to pass each other. For Endpoints, this bit is Reserved.	
9	CAS128_CMPLT_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 128-bit AtomicOp completer.	
8	ATOMICOP_64CMPLT_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 64-bit AtomicOp completer.	

7	ATOMICOP_32CMPLT_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 32-bit AtomicOp completer.																						
6	ATOMICOP_ROUTING_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports or Switch Upstream Ports only) Indicates if a Port supports AtomicOp routing. For Endpoints, this bit is Reserved.																						
5	ARI_FORWARDING_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if a Port supports ARI forwarding. For Upstream Ports, this bit is Reserved.																						
4	CPL_TIMEOUT_DIS_SUPPORTED. Read-only. 0=Not Supported. 1=Supported. Indicates if a Requester supports the Completion Timeout disable mechanism. For functions that don't issue requests, this field is Reserved.																						
3:0	CPL_TIMEOUT_RANGE_SUPPORTED. Read-only. Indicates if a Requester supports the Completion Timeout programmability mechanism. For functions that don't issue requests, this field is Reserved. ValidValues:																						
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Fixed</td></tr> <tr> <td>1h</td><td>Range A Supported</td></tr> <tr> <td>2h</td><td>Range B Supported</td></tr> <tr> <td>3h</td><td>Ranges A & B Supported</td></tr> <tr> <td>5h-4h</td><td>Reserved.</td></tr> <tr> <td>6h</td><td>Ranges B & C Supported</td></tr> <tr> <td>7h</td><td>Ranges A & B & C Supported</td></tr> <tr> <td>Dh-8h</td><td>Reserved.</td></tr> <tr> <td>Eh</td><td>Ranges B & C & D Supported</td></tr> <tr> <td>Fh</td><td>Ranges A & B & C & D Supported</td></tr> </table>	Value	Description	0h	Fixed	1h	Range A Supported	2h	Range B Supported	3h	Ranges A & B Supported	5h-4h	Reserved.	6h	Ranges B & C Supported	7h	Ranges A & B & C Supported	Dh-8h	Reserved.	Eh	Ranges B & C & D Supported	Fh	Ranges A & B & C & D Supported
Value	Description																						
0h	Fixed																						
1h	Range A Supported																						
2h	Range B Supported																						
3h	Ranges A & B Supported																						
5h-4h	Reserved.																						
6h	Ranges B & C Supported																						
7h	Ranges A & B & C Supported																						
Dh-8h	Reserved.																						
Eh	Ranges B & C & D Supported																						
Fh	Ranges A & B & C & D Supported																						

BXXD00F[1...7]x08C (NBIFEPFNCFG::DEVICE_CNTL2)

The Device Control 2 register controls device specific parameters.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x08C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x08C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x08C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x08C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x08C;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x08C;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x08C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x08C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000008C; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000008C;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000008C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000008C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000008C; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000008C;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000008C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000008C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description										
15	END_END_TLP_PREFIX_BLOCKING. Read-only. 0=Disable. 1=Enable. For Endpoints, this bit is Reserved.										
14:13	OBFF_EN. Read-write. Reset: 0h. Controls if the function is permitted to use Optimized Buffer Flush/Fill signaling. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Disable</td></tr> <tr> <td>1h</td><td>Enable OBFF Message A</td></tr> <tr> <td>2h</td><td>Enable OBFF Message B</td></tr> <tr> <td>3h</td><td>Enable OBFF WAKE#</td></tr> </table>	Value	Description	0h	Disable	1h	Enable OBFF Message A	2h	Enable OBFF Message B	3h	Enable OBFF WAKE#
Value	Description										
0h	Disable										
1h	Enable OBFF Message A										
2h	Enable OBFF Message B										
3h	Enable OBFF WAKE#										
12	TEN_BIT_TAG_REQUESTER_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a function is permitted to use a 10-bit Tag field as a Requester. When disabled the function uses the setting in the Extended Tag Field Enable bit.										
11	EMER_POWER_REDUCTION_REQUEST. Read-write. Reset: 0. 0=Normal Operation. 1=Enter Emergency Power Reduction state. Description: (Upstream Ports only) Triggers the function to enter the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.										
10	LTR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port is permitted to use the Latency Tolerance Reporting mechanism.										
9	IDO_COMPLETION_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function is permitted to set the IDO bit in the Attributes field of completions it returns.										
8	IDO_REQUEST_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function is permitted to set the IDO bit in the Attributes field of requests it initiates.										
7	ATOMICOP_EGRESS_BLOCKING. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Description: (Downstream Ports or Switch Upstream Ports only) Controls the ability of a Port to block AtomicOps that target going out of this Egress Port. For Endpoints, this bit is Reserved.										
6	ATOMICOP_REQUEST_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to initiate AtomicOp requests.										

5	ARI_FORWARDING_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Description: (Downstream Ports only) Controls the ability of a Port to allow Configuration requests for Device Numbers greater than 0, when converting from a Type 1 Configuration cycle to a Type 0 Configuration cycle. For Upstream Ports, this bit is Reserved.																												
4	CPL_TIMEOUT_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the ability of a function to use the completion timeout mechanism.																												
3:0	CPL_TIMEOUT_VALUE. Read-write. Reset: 0h. Controls the completion timeout value for the function. ValidValues:																												
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>50 us to 50 ms (Fixed)</td></tr> <tr> <td>1h</td><td>50 to 100 us (Range A only)</td></tr> <tr> <td>2h</td><td>1 to 10 ms (Range A only)</td></tr> <tr> <td>4h-3h</td><td>Reserved.</td></tr> <tr> <td>5h</td><td>16 to 55 ms (Range B only)</td></tr> <tr> <td>6h</td><td>65 to 210 ms (Range B only)</td></tr> <tr> <td>8h-7h</td><td>Reserved.</td></tr> <tr> <td>9h</td><td>260 to 900 ms (Range C only)</td></tr> <tr> <td>Ah</td><td>1 to 3.5 s (Range C only)</td></tr> <tr> <td>Ch-Bh</td><td>Reserved.</td></tr> <tr> <td>Dh</td><td>4 to 13 s (Range D only)</td></tr> <tr> <td>Eh</td><td>17 to 64 s (Range D only)</td></tr> <tr> <td>Fh</td><td>Reserved.</td></tr> </table>	Value	Description	0h	50 us to 50 ms (Fixed)	1h	50 to 100 us (Range A only)	2h	1 to 10 ms (Range A only)	4h-3h	Reserved.	5h	16 to 55 ms (Range B only)	6h	65 to 210 ms (Range B only)	8h-7h	Reserved.	9h	260 to 900 ms (Range C only)	Ah	1 to 3.5 s (Range C only)	Ch-Bh	Reserved.	Dh	4 to 13 s (Range D only)	Eh	17 to 64 s (Range D only)	Fh	Reserved.
Value	Description																												
0h	50 us to 50 ms (Fixed)																												
1h	50 to 100 us (Range A only)																												
2h	1 to 10 ms (Range A only)																												
4h-3h	Reserved.																												
5h	16 to 55 ms (Range B only)																												
6h	65 to 210 ms (Range B only)																												
8h-7h	Reserved.																												
9h	260 to 900 ms (Range C only)																												
Ah	1 to 3.5 s (Range C only)																												
Ch-Bh	Reserved.																												
Dh	4 to 13 s (Range D only)																												
Eh	17 to 64 s (Range D only)																												
Fh	Reserved.																												

BXXD00F[1...7]x08E (NBIFEPFNCFG::DEVICE_STATUS2)

Read-only. Reset: Fixed,0000h.

The Device Status 2 register provides information about device specific parameters.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x08E;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x08E;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x08E;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x08E;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x08E;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x08E;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x08E;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x08E;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000008E; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000008E;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000008E; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000008E; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000008E; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000008E;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000008E; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000008E; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits Description

15:0 Reserved.

BXXD00F[1...7]x090 (NBIFEPFNCFG::LINK_CAP2)

Read-only.

The Link Capabilities 2 register identifies Link specific capabilities.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x090;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x090;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x090;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x090;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x090;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x090;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x090;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x090;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000090; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000090;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000090; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000090; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000090; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000090;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000090; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000090; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31	DRS_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports Device Readiness Status Capability.
30:25	Reserved.
24	RTM2_PRESENCE_DET_SUPPORT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the Port supports two Retimers presence detection.
23	RTM1_PRESENCE_DET_SUPPORT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the Port supports Retimer presence detection.
22:16	LOWER_SKP_OS_RCV_SUPPORT. Read-only. Reset: Fixed,00h. Indicates if the Port supports both SRIS and receiving SKP ordered sets at the SRNS rate, while running in SRIS, for the indicated speed(s). ValidValues: See: NBIFEPFNCFG::LINK_CAP2[LOWER_SKP_OS_RCV_SUPPORT] Valid Values.
15:9	LOWER_SKP_OS_GEN_SUPPORT. Read-only. Reset: Fixed,00h. Indicates if the Port supports both SRIS and software control of the SKP ordered set transmission scheduling rate for the indicated speed(s). ValidValues: See: NBIFEPFNCFG::LINK_CAP2[LOWER_SKP_OS_GEN_SUPPORT] Valid Values.
8	CROSSLINK_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports crosslinks.
7:1	SUPPORTED_LINK_SPEED. Read-only. Reset: 1Fh. Indicates the link speeds supported by the Port.

ValidValues:	
Value	Description
00h	Reserved.
01h	2.5 GT/s
02h	Reserved.
03h	2.5 to 5.0 GT/s
06h-04h	Reserved.
07h	2.5 to 8.0 GT/s
0Eh-08h	Reserved.
0Fh	2.5 to 16.0 GT/s
1Eh-10h	Reserved.
1Fh	2.5 to 32.0 GT/s
7Fh-20h	Reserved.
0	Reserved.

NBIFEPFNCFG::LINK_CAP2[LOWER_SKP_OS_RCV_SUPPORT] Valid Values

Value	Description
00h	Not Supported
01h	Supported at 2.5 GT/s
02h	Supported at 5.0 GT/s
03h	Supported at 2.5 to 5.0 GT/s
04h	Supported at 8.0 GT/s
05h	Supported at 2.5 & 8.0 GT/s
06h	Supported at 5.0 & 8.0 GT/s
07h	Supported at 2.5 to 8.0 GT/s
08h	Supported at 16.0 GT/s
09h	Supported at 2.5 & 16.0 GT/s
0Ah	Supported at 5.0 & 16.0 GT/s
0Bh	Supported at 2.5 & 5.0 & 16.0 GT/s
0Ch	Supported at 8.0 to 16.0 GT/s
0Dh	Supported at 2.5 & 8.0 & 16.0 GT/s
0Eh	Supported at 5.0 to 16.0 GT/s
0Fh	Supported at 2.5 to 16.0 GT/s
10h	Supported at 32.0 GT/s
11h	Supported at 2.5 & 32.0 GT/s
12h	Supported at 5.0 & 32.0 GT/s
13h	Supported at 2.5 & 5.0 & 32.0 GT/s
14h	Supported at 8.0 & 32.0 GT/s
15h	Supported at 2.5 & 8.0 & 32.0 GT/s
16h	Supported at 5.0 & 8.0 & 32.0 GT/s
17h	Supported at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Supported at 16.0 to 32.0 GT/s
19h	Supported at 2.5 & 16.0 & 32.0 GT/s
1Ah	Supported at 5.0 & 16.0 & 32.0 GT/s
1Bh	Supported at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Supported at 8.0 to 32.0 GT/s

1Dh	Supported at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Supported at 5.0 to 32.0 GT/s
1Fh	Supported at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

NBIFEPFNCFG::LINK_CAP2[LOWER_SKP_OS_GEN_SUPPORT] Valid Values

Value	Description
00h	Not Supported
01h	Supported at 2.5 GT/s
02h	Supported at 5.0 GT/s
03h	Supported at 2.5 to 5.0 GT/s
04h	Supported at 8.0 GT/s
05h	Supported at 2.5 & 8.0 GT/s
06h	Supported at 5.0 & 8.0 GT/s
07h	Supported at 2.5 to 8.0 GT/s
08h	Supported at 16.0 GT/s
09h	Supported at 2.5 & 16.0 GT/s
0Ah	Supported at 5.0 & 16.0 GT/s
0Bh	Supported at 2.5 & 5.0 & 16.0 GT/s
0Ch	Supported at 8.0 to 16.0 GT/s
0Dh	Supported at 2.5 & 8.0 & 16.0 GT/s
0Eh	Supported at 5.0 to 16.0 GT/s
0Fh	Supported at 2.5 to 16.0 GT/s
10h	Supported at 32.0 GT/s
11h	Supported at 2.5 & 32.0 GT/s
12h	Supported at 5.0 & 32.0 GT/s
13h	Supported at 2.5 & 5.0 & 32.0 GT/s
14h	Supported at 8.0 & 32.0 GT/s
15h	Supported at 2.5 & 8.0 & 32.0 GT/s
16h	Supported at 5.0 & 8.0 & 32.0 GT/s
17h	Supported at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Supported at 16.0 to 32.0 GT/s
19h	Supported at 2.5 & 16.0 & 32.0 GT/s
1Ah	Supported at 5.0 & 16.0 & 32.0 GT/s
1Bh	Supported at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Supported at 8.0 to 32.0 GT/s
1Dh	Supported at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Supported at 5.0 to 32.0 GT/s
1Fh	Supported at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

BXXD00F[1...7]x094 (NBIFEPFNCFG::LINK_CNTL2)

The Link Control 2 register controls Link specific parameters.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x094;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x094;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x094;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x094;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x094;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x094;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x094;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x094;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000094; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000094;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000094; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000094; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000094; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000094;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000094; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000094; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits Description

15:12 **COMPLIANCE_DEEMPHASIS**. Read-write. Reset: 0h.

Description: At 5.0 [GT/s](#) only, when using Enter Compliance bit, this field controls the Port's transmitter de-emphasis level in compliance mode.

At 8.0 GT/s or higher only, when using Enter Compliance bit, this field controls the Port's transmitter Preset setting in compliance mode. This field is sticky.

ValidValues:

Value	Description
0h	DeEmph -6.0 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -6.0 dB (5.0 GT/s)
1h	DeEmph -3.5 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -3.5 dB (5.0 GT/s)
2h	DeEmph -4.4 dB, Preshoot 0.0 dB
3h	DeEmph -2.5 dB, Preshoot 0.0 dB
4h	DeEmph -0.0 dB, Preshoot 0.0 dB
5h	DeEmph -0.0 dB, Preshoot 1.9 dB
6h	DeEmph -0.0 dB, Preshoot 2.5 dB
7h	DeEmph -6.0 dB, Preshoot 3.5 dB
8h	DeEmph -3.5 dB, Preshoot 3.5 dB
9h	DeEmph -0.0 dB, Preshoot 3.5 dB
Ah	DeEmph variable, Preshoot 0.0 dB
Fh-Bh	Reserved.

11 **COMPLIANCE_SOS**. Read-write. Reset: 0. 0=Disable. 1=Enable. At 5.0 [GT/s](#) or lower only, controls if the Port's transmitter inserts SKP ordered sets when sending either compliance pattern. This bit is sticky.

10 **ENTER_MOD_COMPLIANCE**. Read-write. Reset: 0. 0=Compliance Pattern. 1=Modified Compliance Pattern. Controls which compliance pattern the Port transmits, when Enter Compliance bit is used to enter compliance mode. This bit is sticky.

9:7 **XMIT_MARGIN**. Read-write. Reset: 0h. Controls the value of the non-deemphasized voltage level at the Port's transmitter pins. This field is sticky.

6	SELECTABLE_DEEMPHASIS . Read-only. Reset: Fixed,0. 0=-6.0 dB. 1=-3.5 dB. (Downstream Ports only) At 5.0 GT/s only, controls the Port's transmitter de-emphasis level.																
5	HW_AUTONOMOUS_SPEED_DISABLE . Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the Port's ability to autonomously direct changes in link speed. This bit is sticky.																
4	ENTER_COMPLIANCE . Read-write. Reset: 0. 0=Normal Operation. 1=Enter Compliance. Forces a Port to enter compliance mode, when it receives a hot reset. This bit is sticky, but for Upstream Ports only is cleared if the link state goes to Detect.																
3:0	TARGET_LINK_SPEED . Read-write. Reset: 0h. (Downstream Ports only) Controls the upper limit on the Link operational speed by restricting the data rate values advertised by the upstream component. When using Enter Compliance bit, this field controls the Port's target compliance mode speed. This field is sticky.																
ValidValues:																	
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Reserved.</td></tr> <tr> <td>1h</td><td>2.5 GT/s</td></tr> <tr> <td>2h</td><td>5.0 GT/s</td></tr> <tr> <td>3h</td><td>8.0 GT/s</td></tr> <tr> <td>4h</td><td>16.0 GT/s</td></tr> <tr> <td>5h</td><td>32.0 GT/s</td></tr> <tr> <td>Fh-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Reserved.	1h	2.5 GT/s	2h	5.0 GT/s	3h	8.0 GT/s	4h	16.0 GT/s	5h	32.0 GT/s	Fh-6h	Reserved.
Value	Description																
0h	Reserved.																
1h	2.5 GT/s																
2h	5.0 GT/s																
3h	8.0 GT/s																
4h	16.0 GT/s																
5h	32.0 GT/s																
Fh-6h	Reserved.																

BXXD00F[1...7]x096 (NBIFEPFNCFG::LINK_STATUS2)

The Link Status 2 register provides information about Link specific parameters.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x096;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x096;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x096;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x096;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x096;
 BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x096;
 BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
 _dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x096;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x096;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000096; NBIO0NBIF0DEV1EPF1CFG=10149000h
 _dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000096;
 NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
 _dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000096; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
 _dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000096; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
 _dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000096; NBIO1NBIF0DEV1EPF1CFG=10349000h
 _dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000096;
 NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
 _dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000096; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
 _dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000096; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description																
15	DRS_MESSAGE_RECEIVED. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Description: (Downstream Ports only) When DRS Supported bit is set and When the optionally supported SFI DRS Mask bit is clear, indicates if the Port has received a DRS Message. For Upstream Ports, this bit is Reserved.																
14:12	DOWNSTREAM_COMPONENT_PRESENCE. Read-only. Reset: Fixed,0h. Description: (Downstream Ports only) When DRS Supported bit is set, this field indicates the presence and DRS state of the downstream component (if any). For Upstream Ports, this bit is Reserved. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Link Down, Presence not Determined</td></tr> <tr> <td>1h</td><td>Link Down, Component not Present</td></tr> <tr> <td>2h</td><td>Link Down, Component Present and Data Link Layer not Active</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> <tr> <td>4h</td><td>Link Up, Component Present and DRS Message not Received</td></tr> <tr> <td>5h</td><td>Link Up, Component Present and DRS Message Received</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Link Down, Presence not Determined	1h	Link Down, Component not Present	2h	Link Down, Component Present and Data Link Layer not Active	3h	Reserved.	4h	Link Up, Component Present and DRS Message not Received	5h	Link Up, Component Present and DRS Message Received	7h-6h	Reserved.
Value	Description																
0h	Link Down, Presence not Determined																
1h	Link Down, Component not Present																
2h	Link Down, Component Present and Data Link Layer not Active																
3h	Reserved.																
4h	Link Up, Component Present and DRS Message not Received																
5h	Link Up, Component Present and DRS Message Received																
7h-6h	Reserved.																
11:10	Reserved.																
9:8	CROSSLINK_RESOLUTION. Read-only. Reset: Fixed,0h. Indicates the state of the Port's crosslink negotiation (if supported). ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>No Information</td></tr> <tr> <td>1h</td><td>Completed as Upstream Port</td></tr> <tr> <td>2h</td><td>Completed as Downstream Port</td></tr> <tr> <td>3h</td><td>In Progress</td></tr> </table>	Value	Description	0h	No Information	1h	Completed as Upstream Port	2h	Completed as Downstream Port	3h	In Progress						
Value	Description																
0h	No Information																
1h	Completed as Upstream Port																
2h	Completed as Downstream Port																
3h	In Progress																

7	RTM2_PRESENCE_DET. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. When Two Retimers Presence Detect Supported bit is set, indicates if the Port detected two Retimers in the most recent link negotiation. This bit is sticky.
6	RTM1_PRESENCE_DET. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. When Retimer Present Detect Supported bit is set, indicates if the Port detected a Retimer in the most recent link negotiation. This bit is sticky.
5	LINK_EQUALIZATION_REQUEST_8GT. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 8.0 GT/s link equalization to be performed. This bit is sticky.
4	EQUALIZATION_PHASE3_SUCCESS_8GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
3	EQUALIZATION_PHASE2_SUCCESS_8GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
2	EQUALIZATION_PHASE1_SUCCESS_8GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
1	EQUALIZATION_COMPLETE_8GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the 8.0 GT/s Transmitter Equalization procedure has completed. This bit is sticky.
0	CUR_DEEMPHASIS_LEVEL. Read-only. Reset: 1. 0=-6.0 dB. 1=-3.5 dB. At 5.0 GT/s only, indicates the Port's transmitter de-emphasis level.

BXXD00F[1...7]x0A0 (NBIFEPFNCFG::MSI_CAP_LIST)

Read-only.

Message Signaled Interrupt Capability header.

`_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0A0;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0A0;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0A0;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0A0;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0A0;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0A0;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0A0;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0A0;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000A0; NBIO0NBIF0DEV1EPF1CFG=10149000h``_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000A0;``NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000A0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000A0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h``_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000A0; NBIO1NBIF0DEV1EPF1CFG=10349000h``_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000A0;``NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000A0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000A0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h`**Bits Description**

15:8	NEXT_PTR. Read-only. Reset: C0h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,05h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F[1...7]x0A2 (NBIFEPFNCFG::MSI_MSG_CNTL)

Message Signaled Interrupt Control register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0A2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0A2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0A2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0A2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0A2;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0A2;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0A2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0A2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000A2; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000A2;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000A2; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000A2; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000A2; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000A2;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000A2; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000A2; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description																
15:11	Reserved.																
10	MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to generate extended message data.																
9	MSI_EXT_MSG_DATA_CAP. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports generating extended message data.																
8	MSI_PERVECTOR_MASKING_CAP. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports MSI per-vector masking.																
7	MSI_64BIT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the function supports generating 64-bit message addresses.																
6:4	MSI_MULTI_EN. Read-write. Reset: 0h. Controls the number of MSI vectors that the function is permitted to use. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 Vector Allocated</td></tr> <tr> <td>1h</td><td>2 Vectors Allocated</td></tr> <tr> <td>2h</td><td>4 Vectors Allocated</td></tr> <tr> <td>3h</td><td>8 Vectors Allocated</td></tr> <tr> <td>4h</td><td>16 Vectors Allocated</td></tr> <tr> <td>5h</td><td>32 Vectors Allocated</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	1 Vector Allocated	1h	2 Vectors Allocated	2h	4 Vectors Allocated	3h	8 Vectors Allocated	4h	16 Vectors Allocated	5h	32 Vectors Allocated	7h-6h	Reserved.
Value	Description																
0h	1 Vector Allocated																
1h	2 Vectors Allocated																
2h	4 Vectors Allocated																
3h	8 Vectors Allocated																
4h	16 Vectors Allocated																
5h	32 Vectors Allocated																
7h-6h	Reserved.																
3:1	MSI_MULTI_CAP. Read-only. Indicates the number of MSI vectors that the function can support. Reset: _dev0_func1_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 0h Reset: _dev0_func1_instNBIF2_nbio[1:0]_alias[SMN,HOST] _dev0_func2_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST] _dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST] 5h Reset: _dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: 3h Reset: _dev0_func[7:5]_instNBIF0_nbio0_alias[SMN,HOST] _dev0_func[7:5]_instNBIF0_nbio1_aliasSMN																

	0h	
	Reset: _dev1_func1_instNBIF0_nbio0_alias[SMN,HOST]: 4h	
	ValidValues:	
	Value	Description
	0h	1 Vector Supported
	1h	2 Vectors Supported
	2h	4 Vectors Supported
	3h	8 Vectors Supported
	4h	16 Vectors Supported
	5h	32 Vectors Supported
	7h-6h	Reserved.
0	MSI_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to generate MSI requests.	

BXXD00F[1...7]x0A4 (NBIFEPFNCFG::MSI_MSG_ADDR_LO)

Read-write. Reset: 0000_0000h.

Message Lower Address register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0A4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0A4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000A4; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000A4;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000A4; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000A4; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000A4; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000A4;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000A4; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000A4; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
31:2	MSI_MSG_ADDR_LO. Read-write. Reset: 0000_0000h. Bits 31-2 for MSI address.
1:0	Reserved.

BXXD00F[1...7]x0A8_msi64bit0 (NBIFEPFNCFG::MSI_MSG_DATA)

Read-write. Reset: 0000h.

Message Data register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0A8_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0A8_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0A8_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0A8_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0A8_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0A8_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0A8_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0A8_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000A8_msi64bit0; NBIO0NBIF0DEV1EPF1CFG=10149000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000A8_msi64bit0;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000A8_msi64bit0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000A8_msi64bit0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000A8_msi64bit0; NBIO1NBIF0DEV1EPF1CFG=10349000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000A8_msi64bit0;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000A8_msi64bit0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000A8_msi64bit0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
------	-------------

15:0	MSI_DATA. Read-write. Reset: 0000h. Lower 16 bits for Message Data.
------	--

BXXD00F[1...7]x0A8_msi64bit1 (NBIFEPFNCFG::MSI_MSG_ADDR_HI)

Read-write. Reset: 0000_0000h.

Message Upper Address register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0A8_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0A8_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0A8_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0A8_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0A8_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0A8_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0A8_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0A8_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000A8_msi64bit1; NBIO0NBIF0DEV1EPF1CFG=10149000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000A8_msi64bit1;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000A8_msi64bit1; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000A8_msi64bit1; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000A8_msi64bit1; NBIO1NBIF0DEV1EPF1CFG=10349000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000A8_msi64bit1;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000A8_msi64bit1; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000A8_msi64bit1; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description**31:0 MSI_MSG_ADDR_HI.** Read-write. Reset: 0000_0000h. Upper 32 bits for MSI address.

BXXD00F[1...7]x0AA_msi64bit0 (NBIFEPFNCFG::MSI_EXT_MSG_DATA)

Read-write. Reset: 0000h.

Extended Message Data register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0AA_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0AA_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0AA_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0AA_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0AA_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0AA_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0AA_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0AA_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000AA_msi64bit0; NBIO0NBIF0DEV1EPF1CFG=10149000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000AA_msi64bit0;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000AA_msi64bit0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000AA_msi64bit0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000AA_msi64bit0; NBIO1NBIF0DEV1EPF1CFG=10349000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000AA_msi64bit0;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000AA_msi64bit0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000AA_msi64bit0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description15:0 **MSI_EXT_DATA**. Read-write. Reset: 0000h. Upper 16 bits for Message Data.

BXXD00F[1...7]x0AC_msi64bit0 (NBIFEPFNCFG::MSI_MASK)

Read-write. Reset: 0000_0000h.

MSI Mask bits register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0AC_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0AC_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0AC_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0AC_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0AC_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0AC_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0AC_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0AC_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000AC_msi64bit0; NBIO0NBIF0DEV1EPF1CFG=10149000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000AC_msi64bit0;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000AC_msi64bit0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000AC_msi64bit0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000AC_msi64bit0; NBIO1NBIF0DEV1EPF1CFG=10349000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000AC_msi64bit0;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000AC_msi64bit0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000AC_msi64bit0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description

31:0	MSI_MASK. Read-write. Reset: 0000_0000h. Controls if the function can generate a specific MSI vector. This field is a bit vector that covers all supported vectors.
------	--

BXXD00F[1...7]x0AC_msi64bit1 (NBIFEPFNCFG::MSI_MSG_DATA_64)

Read-write. Reset: 0000h.

Message Data register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0AC_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0AC_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0AC_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0AC_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0AC_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0AC_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0AC_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0AC_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000AC_msi64bit1; NBIO0NBIF0DEV1EPF1CFG=10149000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000AC_msi64bit1;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000AC_msi64bit1; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000AC_msi64bit1; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000AC_msi64bit1; NBIO1NBIF0DEV1EPF1CFG=10349000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000AC_msi64bit1;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000AC_msi64bit1; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000AC_msi64bit1; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description15:0 **MSI_DATA_64.** Read-write. Reset: 0000h. Lower 16 bits for Message Data.

BXXD00F[1...7]x0AE_msi64bit1 (NBIFEPFNCFG::MSI_EXT_MSG_DATA_64)

Read-write. Reset: 0000h.

Extended Message Data register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0AE_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0AE_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0AE_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0AE_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0AE_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0AE_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0AE_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0AE_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000AE_msi64bit1; NBIO0NBIF0DEV1EPF1CFG=10149000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000AE_msi64bit1;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000AE_msi64bit1; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000AE_msi64bit1; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000AE_msi64bit1; NBIO1NBIF0DEV1EPF1CFG=10349000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000AE_msi64bit1;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000AE_msi64bit1; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000AE_msi64bit1; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description**15:0 MSI_EXT_DATA_64.** Read-write. Reset: 0000h. Upper 16 bits for Message Data.

BXXD00F[1...7]x0B0_msi64bit0 (NBIFEPFNCFG::MSI_PENDING)

Read-only. Reset: 0000_0000h.

MSI Pending bits register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0B0_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0B0_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0B0_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0B0_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0B0_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0B0_msi64bit0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0B0_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0B0_msi64bit0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000B0_msi64bit0; NBIO0NBIF0DEV1EPF1CFG=10149000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000B0_msi64bit0;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000B0_msi64bit0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000B0_msi64bit0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000B0_msi64bit0; NBIO1NBIF0DEV1EPF1CFG=10349000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000B0_msi64bit0;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000B0_msi64bit0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000B0_msi64bit0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description

31:0	MSI_PENDING. Read-only. Reset: 0000_0000h. Indicates if a specific MSI vector is pending internally in the function. This field is a bit vector that covers all supported vectors.
------	---

BXXD00F[1...7]x0B0_msi64bit1 (NBIFEPFNCFG::MSI_MASK_64)

Read-write. Reset: 0000_0000h.

MSI Mask bits register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0B0_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0B0_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0B0_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0B0_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0B0_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0B0_msi64bit1;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0B0_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0B0_msi64bit1;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000B0_msi64bit1; NBIO0NBIF0DEV1EPF1CFG=10149000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000B0_msi64bit1;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000B0_msi64bit1; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000B0_msi64bit1; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000B0_msi64bit1; NBIO1NBIF0DEV1EPF1CFG=10349000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000B0_msi64bit1;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h; DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000B0_msi64bit1; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000B0_msi64bit1; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h;

DataPortCheck=NBIFEPFNCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits Description

31:0 MSI_MASK_64. Read-write. Reset: 0000_0000h. Controls if the function can generate a specific MSI vector. This field is a bit vector that covers all supported vectors.

BXXD00F[1...7]x0B4 (NBIFEPFNCFG::MSI_PENDING_64)

Read-only. Reset: 0000_0000h.

MSI Pending bits register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0B4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0B4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000B4; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000B4;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000B4; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000B4; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000B4; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000B4;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000B4; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000B4; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:0	MSI_PENDING_64. Read-only. Reset: 0000_0000h. Indicates if a specific MSI vector is pending internally in the function. This field is a bit vector that covers all supported vectors.
------	--

BXXD00F[1...7]x0C0 (NBIFEPFNCFG::MSIX_CAP_LIST)

Read-only.

MSI-X Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0C0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0C0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000C0; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000C0;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000C0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000C0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000C0; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000C0;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000C0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000C0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description15:8 **NEXT_PTR.** Read-only. Pointer to the next item in the capabilities list, or 00h if no other items exist.7:0 **CAP_ID.** Read-only. Reset: Fixed,11h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F[1...7]x0C2 (NBIFEPFNCFG::MSIX_MSG_CNTL)**MSI-X Control register.**

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0C2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0C2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0C2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0C2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0C2;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0C2;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0C2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0C2;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000C2; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000C2;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000C2; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000C2; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000C2; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000C2;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000C2; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000C2; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
15	MSIX_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. When MSI_EN bit is clear, controls the ability of a function to generate MSI-X requests.
14	MSIX_FUNC_MASK. Read-write. Reset: 0. 0=Only Vectors with per-vector Mask set are Masked. 1=All Vectors are Masked. Controls if all of the vectors associated with the function are masked, regardless of their per-vector Mask bit values.
13:11	Reserved.
10:0	MSIX_TABLE_SIZE. Read-only. Indicates the MSI-X Table Size (minus one).

BXXD00F[1...7]x0C4 (NBIFEPFNCFG::MSIX_TABLE)

Read-only.

MSI-X Table Offset and Table BIR register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0C4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0C4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000C4; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000C4;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000C4; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000C4; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000C4; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000C4;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000C4; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000C4; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:3 **MSIX_TABLE_OFFSET.** Read-only. Indicates the offset from the address value contained in the [BAR](#) defined by MSIX_TABLE_BIR field, to point to the start of the MSI-X Table. The offset value must be padded with 3 bits of zero, to form a QWORD-aligned offset.

2:0 **MSIX_TABLE_BIR.** Read-only. Indicates the [BAR](#) whose allocated address range contains the MSI-X Table.

ValidValues:

Value	Description
0h	BAR at offset 0x10
1h	BAR at offset 0x14
2h	BAR at offset 0x18
3h	BAR at offset 0x1C
4h	BAR at offset 0x20
5h	BAR at offset 0x24
7h-6h	Reserved.

BXXD00F[1...7]x0C8 (NBIFEPFNCFG::MSIX_PBA)

Read-only.

MSI-X [PBA](#) Offset and PBA BIR register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0C8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0C8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0C8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0C8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0C8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0C8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0C8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0C8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000C8; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000C8;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000C8; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000C8; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000C8; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000C8;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000C8; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000C8; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:3 MSIX_PBA_OFFSET. Read-only. Indicates the offset from the address value contained in the [BAR](#) defined by MSIX_PBA_BIR field, to point to the start of the MSI-X [PBA](#). The offset value must be padded with 3 bits of zero, to form a QWORD-aligned offset.

2:0 MSIX_PBA_BIR. Read-only. Indicates the [BAR](#) whose allocated address range contains the MSI-X [PBA](#).

ValidValues:

Value	Description
0h	BAR at offset 0x10
1h	BAR at offset 0x14
2h	BAR at offset 0x18
3h	BAR at offset 0x1C
4h	BAR at offset 0x20
5h	BAR at offset 0x24
7h-6h	Reserved.

BXXD00F[1...7]x0D0 (NBIFEPFNCFG::SATA_CAP_0)

Read-only. Reset: Fixed,0010_0012h.

Serial ATA Capability register 0.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0D0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0D0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000D0; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000D0;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000D0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000D0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000D0; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000D0;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000D0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000D0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
31:24	SATA_CAP_RESERVED1. Read-only. Reset: Fixed,00h. Reserved.
23:20	SATA_CAP_MAJOR_REV. Read-only. Reset: Fixed,1h. Indicates major revision number of this capability structure.
19:16	SATA_CAP_MINOR_REV. Read-only. Reset: Fixed,0h. Indicates minor revision number of this capability structure.
15:8	NEXT_PTR. Read-only. Reset: Fixed,00h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,12h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F[1...7]x0D4 (NBIFEPFNCFG::SATA_CAP_1)

Read-only. Reset: Fixed,0000_000Fh.

Serial ATA Capability register 1.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0D4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0D4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000D4; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000D4;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000D4; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000D4; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000D4; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000D4;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000D4; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000D4; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description31:24 **SATA_CAP_RESERVED2**. Read-only. Reset: Fixed,00h. Reserved.23:4 **SATA_CAP_BAR_OFFSET**. Read-only. Reset: Fixed,0_0000h. When SATA_CAP_BAR_LOC field is 0 to 5, indicates the offset from the address value contained in the [BAR](#) defined by SATA_CAP_BAR_LOC field, to point to the start of the Index-Data pair. The offset value must be padded with 2 bits of zero, to form a DWORD-aligned offset.3:0 **SATA_CAP_BAR_LOC**. Read-only. Reset: Fixed,Fh. Indicates the [BAR](#) whose allocated address range contains the Index-Data pair.**ValidValues:**

Value	Description
0h	BAR at offset 0x10
1h	BAR at offset 0x14
2h	BAR at offset 0x18
3h	BAR at offset 0x1C
4h	BAR at offset 0x20
5h	BAR at offset 0x24
Eh-6h	Reserved.
Fh	Index-Data pair is implemented in two DWORDs directly following SATA_CAP_1 register

BXXD00F[1...7]x0D8 (NBIFEPFNCFG::SATA_IDP_INDEX)

IDP Index register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0D8;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0D8;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0D8;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0D8;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0D8;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0D8;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0D8;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0D8;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000D8; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000D8;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000D8; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000D8; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000D8; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000D8;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000D8; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000D8; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:12	IDP_RESERVED2 . Read-only. Reset: Fixed,0_0000h. Reserved.
11:2	IDP_INDEX . Read-write. Reset: 000h. Selects the offset of the memory mapped AHCI register accessed using the IDP_DATA field. The offset value must be padded with 2 bits of zero, to form a DWORD-aligned offset.
1:0	IDP_RESERVED1 . Read-only. Reset: Fixed,0h. Reserved.

BXXD00F[1...7]x0DC (NBIFEPFNCFG::SATA_IDP_DATA)

Read-write. Reset: 0000_0000h.

IDP Data register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x0DC;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x0DC;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x0DC;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x0DC;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x0DC;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x0DC;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x0DC;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x0DC;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000000DC; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000000DC;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000000DC; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000000DC; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000000DC; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000000DC;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000000DC; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000000DC; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:0	IDP_DATA. Read-write. Reset: 0000_0000h. For reads, returns the value in the memory mapped AHCI register pointed to by the IDP_INDEX field. For writes, this value is written to the memory mapped AHCI register pointed to by the IDP_INDEX field.

BXXD00F[1...7]x100 (NBIFEPFNCFG::PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST)

Read-only.

Vendor-Specific Extended Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x100;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x100;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x100;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x100;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x100;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x100;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x100;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x100;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000100; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000100;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000100; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000100; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000100; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000100;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000100; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000100; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:20	NEXT_PTR. Read-only. Reset: 110h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Bh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F[1...7]x104 (NBIFEPFNCFG::PCIE_VENDOR_SPECIFIC_HDR)

Read-only. Reset: Fixed, 0101_0001h.

Vendor Specific Header register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x104;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x104;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x104;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x104;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x104;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x104;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x104;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x104;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000104; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000104;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000104; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000104; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000104; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000104;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000104; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000104; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
------	-------------

31:20	VSEC_LENGTH. Read-only. Reset: Fixed, 010h. Number of bytes in the entire VSEC structure.
-------	--

19:16	VSEC_REV. Read-only. Reset: Fixed, 1h. Vendor-defined revision number.
-------	---

15:0	VSEC_ID. Read-only. Reset: Fixed, 0001h. Vendor-defined ID number.
------	---

BXXD00F[1...7]x108 (NBIFEPFNCFG::PCIE_VENDOR_SPECIFIC1)

Read-write. Reset: 0000_0000h.

Vendor-Specific Scratch register 1.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x108;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x108;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x108;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x108;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x108;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x108;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x108;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x108;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000108; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000108;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000108; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000108; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000108; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000108;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000108; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000108; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:0	SCRATCH. Read-write. Reset: 0000_0000h. PCIE scratch register.

BXXD00F[1...7]x10C (NBIFEPFNCFG::PCIE_VENDOR_SPECIFIC2)

Read-write. Reset: 0000_0000h.

Vendor-Specific Scratch register 2.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x10C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x10C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x10C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x10C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x10C;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x10C;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x10C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x10C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000010C; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000010C;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000010C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000010C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000010C; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000010C;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000010C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000010C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:0	SCRATCH. Read-write. Reset: 0000_0000h. PCIE scratch register.

BXXD00F[1...7]x150 (NBIFEPFNCFG::PCIE_ADV_ERR_RPT_ENH_CAP_LIST)

Read-only.

Advanced Error Reporting Extended Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x150;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x150;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x150;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x150;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x150;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x150;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x150;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x150;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000150; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000150;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000150; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000150; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000150; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000150;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000150; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000150; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:20	NEXT_PTR. Read-only. Reset: 200h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: 2h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0001h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F[1...7]x154 (NBIFEPFNCFG::PCIE_UNCORR_ERR_STATUS)

The Uncorrectable Error Status register reports error status of individual uncorrectable errors in a function.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x154; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x154; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x154; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x154; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x154; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x154; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x154; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x154; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000154; NBIO0NBIF0DEV1EPF1CFG=10149000h	
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000154; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h	
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000154; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h	
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000154; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h	
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000154; NBIO1NBIF0DEV1EPF1CFG=10349000h	
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000154; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h	
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000154; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h	
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000154; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h	
Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Poisoned TLP Egress Blocked Error.
25	TLP_PREFIX_BLOCKED_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a TLP Prefix Blocked Error.
24	ATOMICOP_EGRESS_BLOCKED_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects an AtomicOp Egress Blocked Error.
23	MC_BLOCKED_TLP_STATUS. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a MC Blocked TLP. This bit is sticky.
22	UNCORR_INT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an ECRC Error. This bit is sticky.
18	MAL_TLP_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Receiver Overflow Error.
16	UNEXP_CPL_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Completion Timeout Error. This bit is sticky.

13	FC_ERR_STATUS . Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Flow Control Protocol Error.
12	PSN_ERR_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Poisoned TLP Received Error. This bit is sticky.
11:6	Reserved.
5	SURPDN_ERR_STATUS . Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. (Downstream Ports only) Indicates if the function detects a Surprise Down Error.
4	DLP_ERR_STATUS . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD00F[1...7]x158 (NBIFEPFNCFG::PCIE_UNCORR_ERR_MASK)

The Uncorrectable Error Mask register controls reporting of individual uncorrectable errors by a function.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x158; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x158; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x158; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x158; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x158; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x158; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x158; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x158; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000158; NBIO0NBIF0DEV1EPF1CFG=10149000h	
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000158; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h	
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000158; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h	
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000158; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h	
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000158; NBIO1NBIF0DEV1EPF1CFG=10349000h	
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000158; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h	
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000158; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h	
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000158; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h	
Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Poisoned TLP Egress Blocked Error.
25	TLP_PREFIX_BLOCKED_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a TLP Prefix Blocked Error.
24	ATOMICOP_EGRESS_BLOCKED_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report an AtomicOp Egress Blocked Error.
23	MC_BLOCKED_TLP_MASK. Read-write. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a MC Blocked TLP Error. This bit is sticky.
22	UNCORR_INT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an ECRC Error. This bit is sticky.
18	MAL_TLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Receiver Overflow Error.
16	UNEXP_CPL_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Completion Timeout Error. This bit is sticky.

13	FC_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Flow Control Protocol Error.
12	PSN_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Poisoned TLP Mask.
11:6	Reserved.
5	SURPDN_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. (Downstream Ports only) Controls if the function can report a Surprise Down Error.
4	DLP_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD00F[1...7]x15C (NBIFEPFNCFG::PCIE_UNCORR_ERR_SEVERITY)

The Uncorrectable Error Severity register controls whether an individual uncorrectable error is reported by a function as a Non-fatal or Fatal error.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x15C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x15C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x15C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x15C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x15C; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]	
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x15C; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x15C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]	
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x15C; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]	
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000015C; NBIO0NBIF0DEV1EPF1CFG=10149000h	
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000015C; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h	
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000015C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h	
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000015C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h	
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000015C; NBIO1NBIF0DEV1EPF1CFG=10349000h	
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000015C; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h	
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000015C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h	
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000015C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h	

Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Poisoned TLP Egress Blocked Error.
25	TLP_PREFIX_BLOCKED_ERR_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a TLP Prefix Blocked Error.
24	ATOMICOP_EGRESS_BLOCKED_SEVERITY . Read-write. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports an AtomicOp Egress Blocked Error.
23	MC_BLOCKED_TLP_SEVERITY . Read-write. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a MC Blocked TLP Error. This bit is sticky.
22	UNCORR_INT_ERR_SEVERITY . Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an ECRC Error. This bit is sticky.
18	MAL_TLP_SEVERITY . Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_SEVERITY . Read-only. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Receiver Overflow Error.
16	UNEXP_CPL_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Completion Timeout Error. This bit is sticky.

13	FC_ERR_SEVERITY . Read-only. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Flow Control Protocol Error.
12	PSN_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Poisoned TLP Received Error. This bit is sticky.
11:6	Reserved.
5	SURPDN_ERR_SEVERITY . Read-only. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. (Downstream Ports only) Controls how the function reports a Surprise Down Error.
4	DLP_ERR_SEVERITY . Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD00F[1...7]x160 (NBIFEPFNCFG::PCIE_CORR_ERR_STATUS)

The Correctable Error Status register reports error status of individual correctable errors in a function.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x160;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x160;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x160;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x160;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x160;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x160;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x160;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x160;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000160; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000160;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000160; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000160; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000160; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000160;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000160; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000160; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:16	Reserved.
15	HDR_LOG_OVFL_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Header Log Overflow Error.
14	CORR_INT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Corrected Internal Error. This bit is sticky.
13	ADVISORY_NONFATAL_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Advisory Non-Fatal Error. This bit is sticky.
12	REPLAY_TIMER_TIMEOUT_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Replay Timer Timeout Error. This bit is sticky.
11:9	Reserved.
8	REPLAY_NUM_ROLLOVER_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a REPLAY_NUM Rollover Error. This bit is sticky.
7	BAD_DLLP_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Bad DLLP Error. This bit is sticky.
6	BAD_TLP_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Bad TLP Error. This bit is sticky.
5:1	Reserved.
0	RCV_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Receiver Error. This bit is sticky.

BXXD00F[1...7]x164 (NBIFEPFNCFG::PCIE_CORR_ERR_MASK)

The Correctable Error Mask register controls reporting of individual correctable errors by a function.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x164;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x164;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x164;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x164;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x164;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x164;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x164;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x164;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000164; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000164;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000164; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000164; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000164; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000164;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000164; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000164; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:16	Reserved.
15	HDR_LOG_OVFL_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Header Log Overflow Error.
14	CORR_INT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Corrected Internal Error. This bit is sticky.
13	ADVISORY_NONFATAL_ERR_MASK. Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the function can report an Advisory Non-Fatal Error. This bit is sticky.
12	REPLAY_TIMER_TIMEOUT_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Replay Timer Timeout Error. This bit is sticky.
11:9	Reserved.
8	REPLAY_NUM_ROLLOVER_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a REPLAY_NUM Rollover Error. This bit is sticky.
7	BAD_DLLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Bad DLLP Error. This bit is sticky.
6	BAD_TLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Bad TLP Error. This bit is sticky.
5:1	Reserved.
0	RCV_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Receiver Error. This bit is sticky.

BXXD00F[1...7]x168 (NBIFEPFNCFG::PCIE_ADV_ERR_CAP_CNTL)

Advanced Error Capabilities and Control register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x168;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x168;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x168;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x168;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x168;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x168;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x168;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x168;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000168; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000168;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000168; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000168; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000168; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000168;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000168; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000168; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:13	Reserved.
12	COMPLETION_TIMEOUT_LOG_CAPABLE. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of recording the TLP Prefix (if any) and the Header for the TLP corresponding to a detected Completion Timeout error.
11	TLP_PREFIX_LOG_PRESENT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. When the First Error Pointer is valid, indicates that the TLP Prefix Log register contains valid information. This bit is sticky. If End-End TLP Prefix Supported bit is not set, this bit is Reserved.
10	MULTI_HDR_RECD_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the function is permitted to record more than one error header.
9	MULTI_HDR_RECD_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is capable of recording more than one error header.
8	ECRC_CHECK_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function checks ECRC. This bit is sticky.
7	ECRC_CHECK_CAP. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of checking ECRC.
6	ECRC_GEN_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function generates ECRC. This bit is sticky.
5	ECRC_GEN_CAP. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of generating ECRC.
4:0	FIRST_ERR_PTR. Read-only. Reset: 00h. Indicates the bit position of the first error reported in the Uncorrectable Error Status register. This field is only valid if the indicated bit is also set. This field is sticky.

BXXD00F[1...7]x16C (NBIFEPFNCFG::PCIE_HDR_LOG0)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x16C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x16C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x16C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x16C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x16C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x16C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x16C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x16C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000016C; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000016C;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000016C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000016C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000016C; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000016C;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000016C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000016C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 1st DW captures the first DW of the Header for the TLP corresponding to a detected error. This field is sticky.

BXXD00F[1...7]x170 (NBIFEPFNCFG::PCIE_HDR_LOG1)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x170;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x170;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x170;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x170;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x170;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x170;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x170;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x170;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000170; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000170;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000170; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000170; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000170; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000170;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000170; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000170; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
------	-------------

31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 2nd DW captures the second DW of the Header for the TLP corresponding to a detected error. This field is sticky.
------	---

BXXD00F[1...7]x174 (NBIFEPFNCFG::PCIE_HDR_LOG2)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x174;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x174;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x174;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x174;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x174;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x174;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x174;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x174;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000174; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000174;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000174; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000174; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000174; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000174;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000174; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000174; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 3rd DW captures the third DW of the Header for the TLP corresponding to a detected error. This field is sticky.
------	--

BXXD00F[1...7]x178 (NBIFEPFNCFG::PCIE_HDR_LOG3)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x178;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x178;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x178;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x178;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x178;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x178;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x178;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x178;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000178; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000178;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000178; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000178; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000178; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000178;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000178; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000178; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 4th DW captures the fourth DW (if present) of the Header for the TLP corresponding to a detected error. This field is sticky.
------	--

BXXD00F[1...7]x188 (NBIFEPFNCFG::PCIE_TLP_PREFIX_LOG0)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x188;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x188;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x188;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x188;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x188;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x188;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x188;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x188;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000188; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000188;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000188; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000188; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000188; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000188;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000188; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000188; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. First TLP Prefix Log (if supported) captures the first End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.
------	--

BXXD00F[1...7]x18C (NBIFEPFNCFG::PCIE_TLP_PREFIX_LOG1)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x18C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x18C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x18C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x18C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x18C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x18C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x18C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x18C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000018C; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000018C;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000018C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000018C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000018C; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000018C;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000018C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000018C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Second TLP Prefix Log (if supported) captures the second End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.
------	--

BXXD00F[1...7]x190 (NBIFEPFNCFG::PCIE_TLP_PREFIX_LOG2)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x190;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x190;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x190;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x190;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x190;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x190;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x190;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x190;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000190; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000190;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000190; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000190; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000190; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000190;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000190; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000190; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Third TLP Prefix Log (if supported) captures the third End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.
------	--

BXXD00F[1...7]x194 (NBIFEPFNCFG::PCIE_TLP_PREFIX_LOG3)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x194;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x194;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x194;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x194;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x194;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x194;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x194;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x194;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000194; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000194;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000194; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000194; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000194; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000194;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000194; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000194; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Fourth TLP Prefix Log (if supported) captures the fourth End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.

BXXD00F[1...7]x200 (NBIFEPFNCFG::PCIE_BAR_ENH_CAP_LIST)

Read-only.

Resizable [BAR](#) Extended Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x200;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x200;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x200;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x200;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x200;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x200;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x200;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x200;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000200; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000200;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000200; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000200; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000200; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000200;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000200; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000200; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 240h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0015h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F[1...7]x204 (NBIFEPFNCFG::PCIE_BAR1_CAP)

Read-only. Reset: 0000_0000h.

Resizable BAR1 Capability register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x204;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x204;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x204;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x204;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x204;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x204;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x204;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x204;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000204; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000204;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000204; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000204; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000204; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000204;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000204; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000204; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:4	BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
------	---

3:0	Reserved.
-----	-----------

BXXD00F[1...7]x208 (NBIFEPFNCFG::PCIE_BAR1_CNTL)

Reset: 0000_0020h.

Resizable BAR1 Control register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x208;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x208;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x208;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x208;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x208;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x208;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x208;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x208;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000208; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000208;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000208; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000208; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000208; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000208;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000208; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000208; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:16 **BAR_SIZE_SUPPORTED_UPPER.** Read-only. Reset: 0000h. Indicates that the function supports operating with the specified [BAR](#) sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.

15:14 Reserved.

13:8 **BAR_SIZE.** Read-write. Reset: 00h. Controls the size of the address space that the [BAR](#) resource is requesting. The encoded values range from 0 (1 [MB](#)) to 43 (8 EB), with each incremented value indicating double the previous size.

7:5 **BAR_TOTAL_NUM.** Read-only. Reset: 1h. Indicates the total number of resizable BARs in the capability structure for the function.

4:3 Reserved.

2:0 **BAR_INDEX.** Read-only. Reset: 0h. Indicates the [BAR](#) controlled by this register.

ValidValues:

Value	Description
0h	BAR at offset 0x10
1h	BAR at offset 0x14
2h	BAR at offset 0x18
3h	BAR at offset 0x1C
4h	BAR at offset 0x20
5h	BAR at offset 0x24
7h-6h	Reserved.

BXXD00F[1...7]x20C (NBIFEPFNCFG::PCIE_BAR2_CAP)

Read-only. Reset: 0000_0000h.

Resizable BAR2 Capability register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x20C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x20C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x20C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x20C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x20C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x20C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x20C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x20C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000020C; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000020C;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000020C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000020C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000020C; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000020C;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000020C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000020C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
------	-------------

31:4	BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
------	---

3:0	Reserved.
-----	-----------

BXXD00F[1...7]x210 (NBIFEPFNCFG::PCIE_BAR2_CNTL)

Resizable BAR2 Control register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x210;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x210;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x210;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x210;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x210;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x210;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x210;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x210;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000210; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000210;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000210; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000210; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000210; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000210;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000210; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000210; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:16	BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: 0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	BAR_TOTAL_NUM. Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	BAR_INDEX. Read-only. Reset: 0h. Indicates the BAR controlled by this register. It has the same encoding as shown for Resizable BAR1 Control register.

BXXD00F[1...7]x214 (NBIFEPFNCFG::PCIE_BAR3_CAP)

Read-only. Reset: 0000_0000h.

Resizable BAR3 Capability register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x214;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x214;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x214;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x214;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x214;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x214;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x214;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x214;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000214; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000214;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000214; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000214; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000214; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000214;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000214; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000214; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:4	BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
------	---

3:0	Reserved.
-----	-----------

BXXD00F[1...7]x218 (NBIFEPFNCFG::PCIE_BAR3_CNTL)

Resizable BAR3 Control register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x218;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x218;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x218;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x218;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x218;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x218;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x218;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x218;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000218; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000218;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000218; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000218; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000218; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000218;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000218; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000218; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:16	BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: 0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	BAR_TOTAL_NUM. Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	BAR_INDEX. Read-only. Reset: 0h. Indicates the BAR controlled by this register. It has the same encoding as shown for Resizable BAR1 Control register.

BXXD00F[1...7]x21C (NBIFEPFNCFG::PCIE_BAR4_CAP)

Read-only. Reset: 0000_0000h.

Resizable BAR4 Capability register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x21C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x21C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x21C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x21C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x21C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x21C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x21C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x21C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000021C; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000021C;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000021C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000021C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000021C; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000021C;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000021C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000021C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:4 **BAR_SIZE_SUPPORTED.** Read-only. Reset: 000_0000h. Indicates that the function supports operating with the specified [BAR](#) sizes. This field is a bit vector that covers the size range of 1 [MB](#) to 128 TB.

3:0 Reserved.

BXXD00F[1...7]x220 (NBIFEPFNCFG::PCIE_BAR4_CNTL)

Resizable BAR4 Control register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x220;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x220;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x220;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x220;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x220;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x220;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x220;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x220;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000220; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000220;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000220; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000220; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000220; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000220;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000220; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000220; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:16	BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: 0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	BAR_TOTAL_NUM. Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	BAR_INDEX. Read-only. Reset: 0h. Indicates the BAR controlled by this register. It has the same encoding as shown for Resizable BAR1 Control register.

BXXD00F[1...7]x224 (NBIFEPFNCFG::PCIE_BAR5_CAP)

Read-only. Reset: 0000_0000h.

Resizable BAR5 Capability register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x224;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x224;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x224;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x224;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x224;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x224;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x224;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x224;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000224; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000224;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000224; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000224; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000224; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000224;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000224; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000224; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
------	-------------

31:4	BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
------	---

3:0	Reserved.
-----	-----------

BXXD00F[1...7]x228 (NBIFEPFNCFG::PCIE_BAR5_CNTL)

Resizable BAR5 Control register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x228;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x228;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x228;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x228;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x228;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x228;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x228;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x228;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000228; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000228;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000228; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000228; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000228; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000228;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000228; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000228; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:16	BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: 0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	BAR_TOTAL_NUM. Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	BAR_INDEX. Read-only. Reset: 0h. Indicates the BAR controlled by this register. It has the same encoding as shown for Resizable BAR1 Control register.

BXXD00F[1...7]x22C (NBIFEPFNCFG::PCIE_BAR6_CAP)

Read-only. Reset: 0000_0000h.

Resizable BAR6 Capability register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x22C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x22C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x22C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x22C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x22C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x22C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x22C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x22C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000022C; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000022C;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000022C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000022C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000022C; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000022C;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000022C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000022C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
------	-------------

31:4	BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
------	---

3:0	Reserved.
-----	-----------

BXXD00F[1...7]x230 (NBIFEPFNCFG::PCIE_BAR6_CNTL)

Resizable BAR6 Control register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x230;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x230;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x230;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x230;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x230;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x230;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x230;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x230;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000230; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000230;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000230; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000230; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000230; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000230;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000230; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000230; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
31:16	BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: 0000h. Indicates that the function supports operating with the specified BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	BAR_TOTAL_NUM. Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	BAR_INDEX. Read-only. Reset: 0h. Indicates the BAR controlled by this register. It has the same encoding as shown for Resizable BAR1 Control register.

BXXD00F[1...7]x240 (NBIFEPFNCFG::PCIE_PWR_BUDGET_ENH_CAP_LIST)

Read-only.

Power Budgeting Extended Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x240;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x240;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x240;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x240;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x240;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x240;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x240;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x240;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000240; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000240;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000240; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000240; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000240; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000240;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000240; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000240; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:20	NEXT_PTR. Read-only. Reset: 250h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0004h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F[1...7]x244 (NBIFEPFNCFG::PCIE_PWR_BUDGET_DATA_SELECT)

Read-write.

Power Budgeting Data Select register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x244;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x244;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x244;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x244;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x244;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x244;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x244;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x244;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000244; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000244;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000244; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000244; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000244; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000244;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000244; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000244; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description7:0 **DATA_SELECT.** Read-write. Selects the Power Budgeting Data ([DW](#)) reported through the Data register.

BXXD00F[1...7]x248 (NBIFEPFNCFG::PCIE_PWR_BUDGET_DATA)

Read-only. Reset: 0007_8100h.

Power Budgeting Data register. Value is only valid when the entire [DW](#) returns a non-zero value.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x248;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x248;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x248;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x248;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x248;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x248;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x248;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x248;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000248; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000248;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000248; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000248; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000248; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000248;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000248; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000248; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:21 Reserved.

20:18 **POWER_RAIL**. Read-only. Reset: 1h. Indicates the thermal load or power rail of the operating condition being described.**ValidValues:**

Value	Description
0h	12 V
1h	3.3 V
2h	1.5 or 1.8 V
6h-3h	Reserved.
7h	Thermal

17:15 **TYPE**. Read-only. Reset: 7h. Indicates the type of the operating condition being described.**ValidValues:**

Value	Description
0h	PME Aux
1h	Auxiliary
2h	Idle
3h	Sustained
4h	Sustained in Emergency Power Reduction
5h	Maximum in Emergency Power Reduction
6h	Reserved.
7h	Maximum

14:13 **PM_STATE**. Read-only. Reset: 0h. Indicates the power management state of the operating condition being described.

	ValidValues:	
	Value	Description
	0h	D0
	1h	D1
	2h	D2
	3h	D3
12:10	PM_SUB_STATE. Read-only. Reset: 0h. Indicates the power management sub-state of the operating condition being described.	
9:8	DATA_SCALE. Read-only. Reset: 1h. Indicates the scale used for the Base Power value.	
	ValidValues:	
	Value	Description
	0h	1.0x
	1h	0.1
	2h	0.01x
	3h	0.001x
7:0	BASE_POWER. Read-only. Reset: 00h. In combination with the Data Scale value, indicates in Watts the base power value in the given operating condition.	

BXXD00F[1...7]x24C (NBIFEPFNCFG::PCIE_PWR_BUDGET_CAP)

Read-only. Reset: 00h.

Power Budget Capability register.

`_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x24C;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x24C;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x24C;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x24C;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x24C;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x24C;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x24C;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x24C;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000024C; NBIO0NBIF0DEV1EPF1CFG=10149000h``_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000024C;``NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000024C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000024C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h``_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000024C; NBIO1NBIF0DEV1EPF1CFG=10349000h``_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000024C;``NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h``_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000024C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000024C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h`**Bits Description**

7:1 Reserved.

0 **SYSTEM_ALLOCATED.** Read-only. Reset: 0. 0=Use Power Budget Data. 1=Ignore Power Budget Data. Indicates if the power budget for the device is included within the system power budget.

BXXD00F[1...7]x250 (NBIFEPFNCFG::PCIE_DPA_ENH_CAP_LIST)

Read-only.

DPA Extended Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x250;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x250;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x250;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x250;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x250;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x250;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x250;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x250;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000250; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000250;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000250; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000250; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000250; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000250;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000250; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000250; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:20	NEXT_PTR. Read-only. Reset: 270h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0016h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F[1...7]x254 (NBIFEPFNCFG::PCIE_DPA_CAP)

Read-only. Reset: 0000_0000h.

DPA Capability register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x254;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x254;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x254;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x254;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x254;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x254;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x254;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x254;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000254; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000254;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000254; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000254; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000254; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000254;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000254; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000254; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:24 **TRANS_LAT_VAL_1**. Read-only. Reset: 00h. In combination with the Transition Latency Unit value, indicates the transition latency value 1. The Transition Latency Indicator Bits field can use this value to indicate the maximum transition latency for a substate.

23:16 **TRANS_LAT_VAL_0**. Read-only. Reset: 00h. In combination with the Transition Latency Unit value, indicates the transition latency value 0. The Transition Latency Indicator Bits field can use this value to indicate the maximum transition latency for a substate.

15:14 Reserved.

13:12 **PWR_ALLOC_SCALE**. Read-only. Reset: 0h. Indicates the scale used for the Substate Power Allocation value.**ValidValues:**

Value	Description
0h	10x
1h	1x
2h	0.1x
3h	0.01x

11:10 Reserved.

9:8 **TRANS_LAT_UNIT**. Read-only. Reset: 0h. Indicates the unit used for the Transition Latency Value 0/1 value.**ValidValues:**

Value	Description
0h	1 ms
1h	10 ms
2h	100 ms
3h	Reserved.

7:5 Reserved.

4:0 **SUBSTATE_MAX**. Read-only. Reset: 00h. Indicates the maximum substate number (plus one) supported by the function.

BXXD00F[1...7]x258 (NBIFEPFNCFG::PCIE_DPA_LATENCY_INDICATOR)

Read-only. Reset: 0000_0000h.

DPA Latency Indicator register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x258;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x258;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x258;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x258;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x258;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x258;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x258;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x258;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000258; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000258;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000258; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000258; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000258; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000258;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000258; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000258; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:8 Reserved.

7:0 **TRANS_LAT_INDICATOR_BITS.** Read-only. Reset: 00h. Indicates which Transition Latency Value 0/1 applies for a substate. This field is a bit vector that covers all supported substates.

BXXD00F[1...7]x25C (NBIFEPFNCFG::PCIE_DPA_STATUS)

Reset: 0100h.

DPA Status register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x25C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x25C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x25C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x25C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x25C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x25C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x25C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x25C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000025C; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000025C;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000025C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000025C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000025C; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000025C;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000025C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000025C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
15:9	Reserved.
8	SUBSTATE_CNTL_ENABLED. Read,Write-1-to-clear. Reset: 1. 0=Disable. 1=Enable. Enables the current substate to be controlled by the Substate Control field.
7:5	Reserved.
4:0	SUBSTATE_STATUS. Read-only. Reset: 00h. Indicates the function's current substate.

BXXD00F[1...7]x25E (NBIFEPFNCFG::PCIE_DPA_CNTL)

Read-write. Reset: 0000h.

DPA Control register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x25E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x25E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x25E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x25E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x25E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x25E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x25E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x25E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000025E; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000025E;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000025E; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000025E; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000025E; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000025E;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000025E; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000025E; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:5 Reserved.

4:0 **SUBSTATE_CNTL**. Read-write. Reset: 00h. When Substate Control Enabled bit is set, controls the function's current substate.

BXXD00F[1...7]x260 (NBIFEPFNCFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_0)

Read-only. Reset: 00h.

DPA Power Allocation Array 0 register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x260;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x260;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x260;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x260;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x260;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x260;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x260;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x260;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000260; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000260;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000260; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000260; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000260; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000260;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000260; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000260; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 0.
-----	---

BXXD00F[1...7]x261 (NBIFEPFNCFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_1)

Read-only. Reset: 00h.

DPA Power Allocation Array 1 register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x261;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x261;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x261;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x261;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x261;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x261;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x261;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x261;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000261; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000261;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000261; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000261; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000261; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000261;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000261; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000261; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 1.
-----	---

BXXD00F[1...7]x262 (NBIFEPFNCFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_2)

Read-only. Reset: 00h.

DPA Power Allocation Array 2 register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x262;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x262;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x262;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x262;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x262;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x262;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x262;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x262;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000262; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000262;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000262; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000262; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000262; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000262;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000262; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000262; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 2.
-----	---

BXXD00F[1...7]x263 (NBIFEPFNCFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_3)

Read-only. Reset: 00h.

DPA Power Allocation Array 3 register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x263;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x263;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x263;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x263;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x263;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x263;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x263;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x263;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000263; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000263;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000263; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000263; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000263; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000263;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000263; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000263; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 3.
-----	---

BXXD00F[1...7]x264 (NBIFEPFNCFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_4)

Read-only. Reset: 00h.

DPA Power Allocation Array 4 register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x264;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x264;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x264;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x264;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x264;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x264;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x264;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x264;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000264; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000264;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000264; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000264; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000264; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000264;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000264; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000264; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 4.
-----	---

BXXD00F[1...7]x265 (NBIFEPFNCFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_5)

Read-only. Reset: 00h.

DPA Power Allocation Array 5 register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x265;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x265;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x265;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x265;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x265;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x265;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x265;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x265;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000265; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000265;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000265; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000265; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000265; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000265;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000265; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000265; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 5.
-----	---

BXXD00F[1...7]x266 (NBIFEPFNCFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_6)

Read-only. Reset: 00h.

DPA Power Allocation Array 6 register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x266;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x266;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x266;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x266;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x266;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x266;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x266;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x266;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000266; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000266;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000266; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000266; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000266; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000266;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000266; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000266; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 6.
-----	---

BXXD00F[1...7]x267 (NBIFEPFNCFG::PCIE_DPA_SUBSTATE_PWR_ALLOC_7)

Read-only. Reset: 00h.

DPA Power Allocation Array 7 register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x267;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x267;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x267;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x267;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x267;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x267;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x267;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x267;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000267; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000267;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000267; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000267; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000267; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000267;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000267; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000267; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

7:0	SUBSTATE_PWR_ALLOC. Read-only. Reset: 00h. In combination with the Power Allocation Scale value, indicates the power allocation in Watts for substate 7.
-----	---

BXXD00F[1...7]x2A0 (NBIFEPFNCFG::PCIE_ACS_ENH_CAP_LIST)

Read-only.

ACS Extended Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x2A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x2A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x2A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x2A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x2A0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x2A0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000002A0; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000002A0;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000002A0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000002A0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000002A0; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000002A0;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000002A0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000002A0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 2B0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Dh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F[1...7]x2A4 (NBIFEPFNCFG::PCIE_ACS_CAP)

Read-only.

ACS Capability register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x2A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x2A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x2A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x2A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x2A4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x2A4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000002A4; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000002A4;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000002A4; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000002A4; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000002A4; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000002A4;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000002A4; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000002A4; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
15:8	EGRESS_CONTROL_VECTOR_SIZE. Read-only. Reset: Fixed,00h. When ACS P2P Egress Control bit is set, a non-zero value indicates the number of bits in the Egress Control Vector, while a value of 0 indicates 256 bits in the Egress Control Vector.
7	ENHANCED_CAPABILITY. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Enhanced Capability.
6	DIRECT_TRANSLATED_P2P. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Direct Translated P2P.
5	P2P_EGRESS_CONTROL. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Egress Control.
4	UPSTREAM_FORWARDING. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Upstream Forwarding.
3	P2P_COMPLETION_REDIRECT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Completion Redirect.
2	P2P_REQUEST_REDIRECT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Request Redirect.
1	TRANSLATION_BLOCKING. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Translation Blocking.
0	SOURCE_VALIDATION. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Source Validation.

BXXD00F[1...7]x2A6 (NBIFEPFNCFG::PCIE_ACS_CNTL)

ACS Control register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x2A6;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x2A6;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x2A6;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x2A6;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x2A6;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x2A6;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2A6;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2A6;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000002A6; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000002A6;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000002A6; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000002A6; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000002A6; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000002A6;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000002A6; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000002A6; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description										
15:13	Reserved.										
12	UNCLAIMED_REQUEST_REDIRECT_CNTL. Read-write. Reset: 0. 0=Unsupported Request. 1=Forwarded upstream. Controls how the component handles upstream Memory Requests that target the component's Switch Upstream Port memory aperture which is not within any of the component's Switch Downstream Port memory aperture or BAR claimed memory space.										
11:10	USP_MEMORY_TARGET_ACCESS_CNTL. Read-write. Reset: 0h. Controls how the component handles upstream Memory Requests that target the component's Switch Upstream Port BAR claimed memory space. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Request allowed</td></tr> <tr> <td>1h</td><td>Request blocked</td></tr> <tr> <td>2h</td><td>Request redirected</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Request allowed	1h	Request blocked	2h	Request redirected	3h	Reserved.
Value	Description										
0h	Request allowed										
1h	Request blocked										
2h	Request redirected										
3h	Reserved.										
9:8	DSP_MEMORY_TARGET_ACCESS_CNTL. Read-write. Reset: 0h. Controls how the component handles upstream Memory Requests that target the component's BAR claimed memory space. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Request allowed</td></tr> <tr> <td>1h</td><td>Request blocked</td></tr> <tr> <td>2h</td><td>Request redirected</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Request allowed	1h	Request blocked	2h	Request redirected	3h	Reserved.
Value	Description										
0h	Request allowed										
1h	Request blocked										
2h	Request redirected										
3h	Reserved.										
7	IO_REQUEST_BLOCKING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component handles upstream I/O Requests as ACS Violations.										
6	DIRECT_TRANSLATED_P2P_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component overrides the ACS P2P Request Redirect and ACS P2P Egress Control mechanisms with P2P Memory Requests whose Address Translation field indicates a Translated address.										

5	P2P_EGRESS_CONTROL_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. In conjunction with the Egress Control Vector plus the ACS P2P Request Redirect and ACS Direct Translated P2P mechanisms, controls when to allow, disallow, or redirect P2P Requests.
4	UPSTREAM_FORWARDING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component forwards Upstream any Request or Completion TLPs it receives that were redirected Upstream by a component lower in the hierarchy.
3	P2P_COMPLETION_REDIRECT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component redirects P2P Completions Upstream; applicable only to Read Completions whose Relaxed Ordering Attribute is clear.
2	P2P_REQUEST_REDIRECT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. In conjunction with ACS P2P Egress Control and ACS Direct Translated P2P mechanisms, controls if the component redirects P2P Requests Upstream.
1	TRANSLATION_BLOCKING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component blocks all Upstream Memory Requests whose Address Translation field is not set to the default value.
0	SOURCE_VALIDATION_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component validates the Bus Number from the Requester ID of Upstream Requests against the secondary or subordinate Bus Numbers.

BXXD00F1x2B0 (NBIFEPFNCFG::PCIE_ATS_ENH_CAP_LIST)

Read-only.

ATS Extended Capability header.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2B0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2B0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x2B0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x2B0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000002B0; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000002B0; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description

31:20	NEXT_PTR. Read-only. Reset: 2C0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Fh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F1x2B4 (NBIFEPFNCFG::PCIE_ATS_CAP)

Read-only.

ATS Capability register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x2B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x2B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000002B4; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000002B4; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
15:8	Reserved.
7	RELAXED_ORDERING_SUPPORTED. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the Function supports setting the Relaxed Ordering attribute bit in Translation Requests.
6	GLOBAL_INVALIDATE_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports Invalidation Requests that have the Global Invalidate bit set. When the bit is not set, the function ignores the Global Invalidate bit in all Invalidate Requests.
5	PAGE_ALIGNED_REQUEST. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the Untranslated Address is always aligned to a 4096 byte boundary.
4:0	INVALIDATE_Q_DEPTH. Read-only. A non-zero value indicates the number of Invalidate Requests that the function can accept before putting backpressure on the upstream connection, while a value of 0 indicates the function can accept 32 Invalidate Requests.

BXXD00F1x2B6 (NBIFEPFNCFG::PCIE_ATS_CNTL)

Read-write. Reset: 0000h.

ATS Control register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2B6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2B6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x2B6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x2B6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000002B6; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000002B6; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
15	ATC_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function is permitted to issue Translation Requests, cache address translations, or queue translated memory requests.
14:5	Reserved.
4:0	STU. Read-write. Reset: 00h. Controls of the function interprets the minimum number of 4096-byte blocks that is indicated in Translation Completions or Invalidate Requests. This value is a power of 2 multiplier and ranges from 0 (1 block) to 31 (8 TB blocks).

BXXD00F1x2C0 (NBIFEPFNCFG::PCIE_PAGE_REQ_ENH_CAP_LIST)

Read-only.

Page Request Extended Capability header.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x2C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x2C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000002C0; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000002C0; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 2D0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0013h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F1x2C4 (NBIFEPFNCFG::PCIE_PAGE_REQ_CNTL)

Read-write. Reset: 0000h.

Page Request Control register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x2C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x2C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000002C4; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000002C4; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
15:2	Reserved.
1	PRI_RESET. Read-write. Reset: 0. When Enable bit is clear, or is being cleared in the same register update that writes this bit, writes of 1 triggers a reset on the Page Request Interface, by clearing the associated implementation dependent page request credit counter and pending request state. Writes of 0 have no effect. Writes with any value while Enable bit is set have no effect. Reads always return 0.
0	PRI_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. When Stopped bit is set, controls if the Page Request Interface is allowed to issue new page requests.

BXXD00F1x2C6 (NBIFEPFNCFG::PCIE_PAGE_REQ_STATUS)

Page Request Status register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2C6;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2C6;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x2C6;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x2C6;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000002C6; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h
 _dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000002C6; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
15	PRG_RESPONSE_PASID_REQUIRED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function expects a PASID TLP Prefix on PRG Response Messages when the corresponding Page Request had a PASID TLP Prefix.
14:9	Reserved.
8	STOPPED. Read-only. Reset: 1. 0=Not Detected. 1=Detected. When Enable bit is clear, indicates if the associated Page Request Interface has stopped issuing additional page requests and that all previously issued page requests have completed. This bit is cleared when Enable bit is written from 0 to 1.
7:2	Reserved.
1	UNEXPECTED_PAGE_REQ_GRP_INDEX. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates that the function has received a PRG Response Message containing a PRG index that has no matching request. This bit is cleared when Enable bit is written from 0 to 1.
0	RESPONSE_FAILURE. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates that the function has received a PRG Response Message indicating a Response Failure. This bit is cleared when Enable bit is written from 0 to 1.

BXXD00F1x2C8 (NBIFEPFNCFG::PCIE_OUTSTAND_PAGE_REQ_CAPACITY)

Read-only. Reset: 0000_0100h.

Outstanding Page Request Capacity register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2C8;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2C8;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x2C8;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x2C8;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000002C8; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h
 _dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000002C8; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:0	OUTSTAND_PAGE_REQ_CAPACITY. Read-only. Reset: 0000_0100h. Indicates the number of outstanding page request messages the associated Page Request Interface physically supports.

BXXD00F1x2CC (NBIFEPFNCFG::PCIE_OUTSTAND_PAGE_REQ_ALLOC)

Read-write. Reset: 0000_0000h.

Outstanding Page Request Allocation register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2CC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2CC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x2CC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x2CC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000002CC; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000002CC; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description

31:0 **OUTSTAND_PAGE_REQ_ALLOC.** Read-write. Reset: 0000_0000h. If programmed when Enable bit is clear, controls the number of outstanding page request messages the associated Page Request Interface is allowed to issue and have outstanding at any given instance.

BXXD00F[1...7]x2D0 (NBIFEPFNCFG::PCIE_PASID_ENH_CAP_LIST)

Read-only.

PASID Extended Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x2D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x2D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x2D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x2D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x2D0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x2D0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000002D0; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000002D0;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000002D0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000002D0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000002D0; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000002D0;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000002D0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000002D0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:20 **NEXT_PTR.** Read-only. Reset: 2F0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.

19:16 **CAP_VER.** Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.

15:0 **CAP_ID.** Read-only. Reset: Fixed,001Bh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F[1...7]x2D4 (NBIFEPFNCFG::PCIE_PASID_CAP)

Read-only. Reset: 1000h.

PASID Capability register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x2D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x2D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x2D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x2D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x2D4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x2D4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000002D4; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000002D4;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000002D4; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000002D4; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000002D4; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000002D4;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000002D4; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000002D4; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:13 Reserved.

12:8 **MAX_PASID_WIDTH**. Read-only. Reset: 10h. Indicates the width of the PASID field supported by the function. This value ranges from 0 (PASID 0) to 20 (20-bit PASID).

7:3 Reserved.

2 **PASID_PRIV_MODE_SUPPORTED**. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports sending requests that have the Privileged Mode Requested bit set.1 **PASID_EXE_PERMISSION_SUPPORTED**. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports sending requests that have the Execute Requested bit set.

0 Reserved.

BXXD00F[1...7]x2D6 (NBIFEPFNCFG::PCIE_PASID_CNTL)

Read-write. Reset: 0000h.

PASID Control register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x2D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x2D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x2D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x2D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x2D6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x2D6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x2D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x2D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx000002D6; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx000002D6;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000002D6; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000002D6; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx000002D6; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx000002D6;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000002D6; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000002D6; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:3	Reserved.
2	PASID_PRIV_MODE_SUPPORTED_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. If programmed when Enable bit is clear in the ATS Control register, controls if the function is permitted to send requests that have the Privileged Mode Requested bit set.
1	PASID_EXE_PERMISSION_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. If programmed when Enable bit is clear in the ATS Control register, controls if the function is permitted to send requests that have the Execute Requested bit set.
0	PASID_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. If programmed when Enable bit is clear in the ATS Control register, controls if the function is permitted to send requests that contain a PASID value.

BXXD00F[1...7]x328 (NBIFEPFNCFG::PCIE_ARI_ENH_CAP_LIST)

Read-only.

ARI Extended Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x328;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x328;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x328;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x328;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x328;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x328;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x328;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x328;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000328; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000328;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000328; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000328; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000328; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000328;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000328; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000328; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 370h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Eh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F[1...7]x32C (NBIFEPFNCFG::PCIE_ARI_CAP)

Read-only.

ARI Capability register.

```

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x32C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x32C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x32C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x32C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x32C;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x32C;
BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x32C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x32C;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000032C; NBIO0NBIF0DEV1EPF1CFG=10149000h
_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000032C;
NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000032C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000032C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000032C; NBIO1NBIF0DEV1EPF1CFG=10349000h
_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000032C;
NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000032C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000032C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

```

Bits	Description
15:8	ARI_NEXT_FUNC_NUM. Read-only. Indicates the next function number in the device, or 0 if this is the last function. Reset: _dev0_func1_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST]: 02h Reset: _dev0_func2_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 03h Reset: _dev0_func2_instNBIF2_nbio[1:0]_alias[SMN,HOST]: 00h Reset: _dev0_func3_instNBIF0_nbio[1:0]_alias[SMN,HOST]: 04h Reset: _dev0_func3_instNBIF1_nbio[1:0]_alias[SMN,HOST]: 00h Reset: _dev0_func4_instNBIF0_nbio[1:0]_aliasSMN: 05h Reset: _dev0_func5_instNBIF0_nbio0_alias[SMN,HOST] _dev0_func5_instNBIF0_nbio1_aliasSMN 06h Reset: _dev0_func6_instNBIF0_nbio0_alias[SMN,HOST] _dev0_func6_instNBIF0_nbio1_aliasSMN 07h Reset: _dev0_func7_instNBIF0_nbio0_alias[SMN,HOST] _dev0_func7_instNBIF0_nbio1_aliasSMN _dev1_func1_instNBIF0_nbio[1:0]_alias[SMN,HOST] 00h
7:2	Reserved.
1	ARI_ACS_FUNC_GROUPS_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. For Function 0 only, indicates if the device supports Function Group level granularity for ACS P2P Egress Control.
0	ARI_MFVC_FUNC_GROUPS_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. For Function 0 only, indicates if the device supports Function Group level arbitration via its MFVC capability.

BXXD00F[1...7]x32E (NBIFEPFNCFG::PCIE_ARI_CNTL)

Read-only. Reset: Fixed,0000h.

ARI Control register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x32E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x32E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x32E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x32E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x32E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x32E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x32E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x32E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx0000032E; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx0000032E;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000032E; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000032E; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx0000032E; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx0000032E;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000032E; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000032E; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:7	Reserved.
6:4	ARI_FUNCTION_GROUP . Read-only. Reset: Fixed,0h. Controls the Function Group number assigned to this function.
3:2	Reserved.
1	ARI_ACS_FUNC_GROUPS_EN . Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. For Function 0 only, controls if the device associates bits in its Egress Control Vector with Function Group numbers.
0	ARI_MFVC_FUNC_GROUPS_EN . Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. For Function 0 only, controls if the device interprets entries in its Function Arbitration table as Function Group numbers.

BXXD00F1x330 (NBIFEPFNCFG::PCIE_SRIOV_ENH_CAP_LIST)

Read-only.

SR-IOV Extended Capability header.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x330;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x330;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x330;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x330;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000330; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000330; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description

31:20	NEXT_PTR . Read-only. Reset: 370h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER . Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID . Read-only. Reset: Fixed,0010h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F1x334 (NBIFEPFNCFG::PCIE_SRIOV_CAP)

Read-only.

SR-IOV Capabilities register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x334;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x334;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x334;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x334;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000334; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000334; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:21	SRIOV_VF_MIGRATION_INTR_MSG_NUM. Read-only. Reset: Fixed,000h. When VF Migration Capable bit is set, indicates the MSI/MSI-X vector used for migration interrupts.
20:3	Reserved.
2	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED. Read-only. Reset: 0. 0=Use Extended Tag Field Supported. 1=10-Bit Tag Supported. Indicates the maximum supported size of the Tag field as a Requester.
1	SRIOV_ARI_CAP_HIERARCHY_PRESERVED. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the ARI Capable Hierarchy bit is preserved across certain power state transitions.
0	SRIOV_VF_MIGRATION_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the PF is migration capable.

BXXD00F1x338 (NBIFEPFNCFG::PCIE_SRIOV_CONTROL)

SR-IOV Control register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x338;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x338;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x338;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x338;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000338; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000338; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
15:6	Reserved.
5	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if VFs are permitted to use a 10-bit Tag field as a Requester. When disabled the VFs use the PF's setting in the Extended Tag Field Enable bit.
4	SRIOV_ARI_CAP_HIERARCHY. Read-write. Reset: 0. 0=Disable. 1=Enable. For the lowest numbered PF, controls if the device is permitted to locate VFs in Function numbers 8 to 255 of the captured bus number. This bit is not reset by FLR.
3	SRIOV_VF_MSE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if memory space decoding in VFs is enabled.
2	SRIOV_VF_MIGRATION_INTR_ENABLE. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. When VF Migration Capable bit is set, controls if the PF generates an interrupt to indicate that the VF Migration Status bit has been set.
1	SRIOV_VF_MIGRATION_ENABLE. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. When VF Migration Capable bit is set, controls if VF Migration is enabled.
0	SRIOV_VF_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if VFs are enabled.

BXXD00F1x33A (NBIFEPFNCFG::PCIE_SRIOV_STATUS)

Read-only. Reset: Fixed,0000h.

SR-IOV Status register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x33A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x33A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x33A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x33A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx0000033A; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx0000033A; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description

15:1 Reserved.

0 **SRIOV_VF_MIGRATION_STATUS**. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. When VF Migration Capable bit is set, indicates if a VF Migration In or Migration Out event occurred.**BXXD00F1x33C (NBIFEPFNCFG::PCIE_SRIOV_INITIAL_VFS)**

Read-only. Reset: 0000h.

InitialVFs register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x33C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x33C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x33C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x33C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx0000033C; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx0000033C; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description15:0 **SRIOV_INITIAL_VFS**. Read-only. Reset: 0000h. Indicates the number of VFs that are initially associated with the PF.**BXXD00F1x33E (NBIFEPFNCFG::PCIE_SRIOV_TOTAL_VFS)**

Read-only. Reset: 0000h.

TotalVFs register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x33E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x33E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x33E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x33E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx0000033E; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx0000033E; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description15:0 **SRIOV_TOTAL_VFS**. Read-only. Reset: 0000h. Indicates the maximum number of VFs that that could be associated with the PF.

BXXD00F1x340 (NBIFEPFNCFG::PCIE_SRIOV_NUM_VFS)

Read-write. Reset: 0000h.

NumVFs register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x340;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x340;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x340;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x340;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000340; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000340; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
------	-------------

15:0	SRIOV_NUM_VFS. Read-write. Reset: 0000h. Controls the number of VFs that are visible.
------	--

BXXD00F1x342 (NBIFEPFNCFG::PCIE_SRIOV_FUNC_DEP_LINK)

Read-only. Reset: Fixed,00h.

Function Dependency Link register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x342;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x342;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x342;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x342;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000342; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000342; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
------	-------------

7:0	SRIOV_FUNC_DEP_LINK. Read-only. Reset: Fixed,00h. When the value in this field is not its own Function Number, it indicates the function number of the next PF in the Function Dependency List. When the value in this field is its own Function Number, then this PF is independent of other PFs.
-----	---

BXXD00F1x344 (NBIFEPFNCFG::PCIE_SRIOV_FIRST_VF_OFFSET)

Read-only. Reset: 0003h.

First VF Offset register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x344;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x344;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x344;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x344;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000344; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000344; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
------	-------------

15:0	SRIOV_FIRST_VF_OFFSET. Read-only. Reset: 0003h. Indicates the Routing ID offset of the first VF associated with the PF.
------	--

BXXD00F1x346 (NBIFEPFNCFG::PCIE_SRIOV_VF_STRIDE)

Read-only. Reset: 0001h.

VF Stride register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x346;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x346;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x346;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x346;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000346; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000346; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description

15:0	SRIOV_VF_STRIDE . Read-only. Reset: 0001h. Indicates the Routing ID offset from one VF to the next one for all VFs associated with the PF.
------	---

BXXD00F1x34A (NBIFEPFNCFG::PCIE_SRIOV_VF_DEVICE_ID)

Read-only. Reset: 0000h.

VF Device ID register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x34A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x34A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x34A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x34A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx0000034A; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx0000034A; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description

15:0	SRIOV_VF_DEVICE_ID . Read-only. Reset: 0000h. Indicates the Device ID value that should be presented for every VF.
------	---

BXXD00F1x34C (NBIFEPFNCFG::PCIE_SRIOV_SUPPORTED_PAGE_SIZE)

Read-only. Reset: 0000_0553h.

Supported Page Sizes register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x34C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x34C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x34C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x34C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx0000034C; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx0000034C; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description

31:0	SRIOV_SUPPORTED_PAGE_SIZE . Read-only. Reset: 0000_0553h. Indicates the page sizes supported by the PF. This field is a bit vector, and any bit number that is set (plus twelve) is a power of 2 multiplier, so that the vector covers the size range of 4 KB to 8 TB.
------	---

BXXD00F1x350 (NBIFEPFNCFG::PCIE_SRIOV_SYSTEM_PAGE_SIZE)

Read-write. Reset: 0000_0001h.

System Page Size register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x350;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x350;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x350;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x350;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000350; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000350; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description

31:0 **SRIOV_SYSTEM_PAGE_SIZE**. Read-write. Reset: 0000_0001h. If programmed when VF Enable bit is clear, and when only a single bit is set matching one of the bits set in Supported Page Sizes, controls the page sizes used to map the VF's memory addresses. This field is a bit vector, and any bit number that is set (plus twelve) is a power of 2 multiplier, so that the vector covers the size range of 4 KB to 8 TB.

BXXD00F1x354 (NBIFEPFNCFG::PCIE_SRIOV_VF_BASE_ADDR_0)

Read-write. Reset: 0000_0000h.

VFs [BAR](#) 0.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x354;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x354;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x354;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x354;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000354; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000354; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description

31:0 **VF_BASE_ADDR**. Read-write. Reset: 0000_0000h. VF Base Address Register.

BXXD00F1x358 (NBIFEPFNCFG::PCIE_SRIOV_VF_BASE_ADDR_1)

Read-write. Reset: 0000_0000h.

VF [BAR](#) 1.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x358;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x358;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x358;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x358;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000358; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000358; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description

31:0 **VF_BASE_ADDR**. Read-write. Reset: 0000_0000h. VF Base Address Register.

BXXD00F1x35C (NBIFEPFNCFG::PCIE_SRIOV_VF_BASE_ADDR_2)

Read-write. Reset: 0000_0000h.

VF [BAR 2](#).

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x35C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x35C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x35C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x35C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx0000035C; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx0000035C; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
------	-------------

31:0	VF_BASE_ADDR. Read-write. Reset: 0000_0000h. VF Base Address Register.
------	---

BXXD00F1x360 (NBIFEPFNCFG::PCIE_SRIOV_VF_BASE_ADDR_3)

Read-write. Reset: 0000_0000h.

VF [BAR 3](#).

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x360;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x360;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x360;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x360;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000360; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000360; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
------	-------------

31:0	VF_BASE_ADDR. Read-write. Reset: 0000_0000h. VF Base Address Register.
------	---

BXXD00F1x364 (NBIFEPFNCFG::PCIE_SRIOV_VF_BASE_ADDR_4)

Read-write. Reset: 0000_0000h.

VF [BAR 4](#).

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x364;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x364;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x364;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x364;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000364; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000364; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
------	-------------

31:0	VF_BASE_ADDR. Read-write. Reset: 0000_0000h. VF Base Address Register.
------	---

BXXD00F1x368 (NBIFEPFNCFG::PCIE_SRIOV_VF_BASE_ADDR_5)

Read-write. Reset: 0000_0000h.

VF [BAR](#) 5.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x368;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x368;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x368;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x368;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000368; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000368; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description31:0 **VF_BASE_ADDR.** Read-write. Reset: 0000_0000h. VF Base Address Register.**BXXD00F1x36C (NBIFEPFNCFG::PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET)**

Read-only. Reset: Fixed,0000_0000h.

VF Migration State Array Offset.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x36C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x36C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x36C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x36C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx0000036C; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx0000036C; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description31:3 **SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET.** Read-only. Reset: Fixed,0000_0000h. When VF Migration Capable bit is set, indicates the offset from the specified [BAR](#), pointing to the base of the VF Migration State Array. The lower 3-bits are treated as 0, as they contain the VF Migration State BIR value.2:0 **SRIOV_VF_MIGRATION_STATE_BIR.** Read-only. Reset: Fixed,0h. When VF Migration Capable bit is set, indicates the [BAR](#) whose allocated address range contains the VF Migration State Array.**ValidValues:**

Value	Description
0h	BAR at offset 0x10
1h	BAR at offset 0x14
2h	BAR at offset 0x18
3h	BAR at offset 0x1C
4h	BAR at offset 0x20
5h	BAR at offset 0x24
7h-6h	Reserved.

BXXD00F[1...5]x370 (NBIFEPFNCFG::PCIE_TPH_REQR_ENH_CAP_LIST)

Read-only.

TPH Extended Capability header.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x370;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x370;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x370;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x370;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x370;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x370;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000370; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000370; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000370; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000370; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000370; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000370; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 400h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0017h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F[1...5]x374 (NBIFEPFNCFG::PCIE_TPH_REQ_CAP)

Read-only.

TPH Requester Capability register.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x374;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x374;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x374;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x374;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x374;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x374;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000374; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000374; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000374; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000374; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000374; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000374; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits	Description										
31:27	Reserved.										
26:16	TPH_REQ_ST_TABLE_SIZE . Read-only. Reset: 000h. When ST Table Location field is 1 or 2, indicates the maximum number (plus one) of ST Table entries the function may use.										
15:11	Reserved.										
10:9	TPH_REQ_ST_TABLE_LOCATION . Read-only. Indicates if the ST Table is present, and where the ST Table is located. Reset: _dev0_func1_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 2h Reset: _dev0_func1_instNBIF2_nbio[1:0]_alias[SMN,HOST] _dev0_func2_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST] _dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST] _dev0_func5_instNBIF0_nbio0_alias[SMN,HOST] _dev0_func5_instNBIF0_nbio1_aliasSMN 1h ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>ST Table not Present</td></tr> <tr> <td>1h</td><td>ST Table in TPH Requester capability</td></tr> <tr> <td>2h</td><td>ST Table in MSI-X Table</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	ST Table not Present	1h	ST Table in TPH Requester capability	2h	ST Table in MSI-X Table	3h	Reserved.
Value	Description										
0h	ST Table not Present										
1h	ST Table in TPH Requester capability										
2h	ST Table in MSI-X Table										
3h	Reserved.										
8	TPH_REQ_EXTND_TPH_REQ_SUPPORTED . Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports generating requests with a TPH TLP Prefix.										
7:3	Reserved.										
2	TPH_REQ_DEV_SPC_MODE_SUPPORTED . Read-only. 0=Not Supported. 1=Supported. Indicates if the function supports the Device Specific Mode of operation. Reset: _dev0_func1_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 0 Reset: _dev0_func1_instNBIF2_nbio[1:0]_alias[SMN,HOST] _dev0_func2_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST] _dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST] _dev0_func5_instNBIF0_nbio0_alias[SMN,HOST] _dev0_func5_instNBIF0_nbio1_aliasSMN 1										
1	TPH_REQ_INT_VEC_MODE_SUPPORTED . Read-only. 0=Not Supported. 1=Supported. Indicates if the function supports the Interrupt Vector Mode of operation. Reset: _dev0_func1_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]: 1 Reset: _dev0_func1_instNBIF2_nbio[1:0]_alias[SMN,HOST] _dev0_func2_inst[NBIF[2:0]]_nbio[1:0]_alias[SMN,HOST]										

	_dev0_func3_inst[NBIF[1:0]]_nbio[1:0]_alias[SMN,HOST]
	_dev0_func5_instNBIF0_nbio0_alias[SMN,HOST]
	_dev0_func5_instNBIF0_nbio1_aliasSMN
	0
0	TPH_REQR_NO_ST_MODE_SUPPORTED. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the function supports the No ST Mode of operation.

BXXD00F[1...5]x378 (NBIFEPFNCFG::PCIE_TPH_REQR_CNTL)

Read-write. Reset: 0000_0000h.

TPH Requester Control register.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,[3:1]]x378; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x378; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x378; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x378; BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x378; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x378; BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000378; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h
_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000378; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000378; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h
_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000378; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h
_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000378; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h
_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000378; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description										
31:10	Reserved.										
9:8	TPH_REQR_EN. Read-write. Reset: 0h. Controls the ability of the function to issue request TLPs using either TPH or Extended TPH. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>TPH and Extended TPH Disable</td></tr> <tr> <td>1h</td><td>TPH Enable and Extended TPH Disable</td></tr> <tr> <td>2h</td><td>Reserved.</td></tr> <tr> <td>3h</td><td>TPH and Extended TPH Enable</td></tr> </table>	Value	Description	0h	TPH and Extended TPH Disable	1h	TPH Enable and Extended TPH Disable	2h	Reserved.	3h	TPH and Extended TPH Enable
Value	Description										
0h	TPH and Extended TPH Disable										
1h	TPH Enable and Extended TPH Disable										
2h	Reserved.										
3h	TPH and Extended TPH Enable										
7:3	Reserved.										
2:0	TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. Configures the ST Mode of operation of the function. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>No ST Mode</td></tr> <tr> <td>1h</td><td>Interrupt Vector Mode</td></tr> <tr> <td>2h</td><td>Device Specific Mode</td></tr> <tr> <td>7h-3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	No ST Mode	1h	Interrupt Vector Mode	2h	Device Specific Mode	7h-3h	Reserved.
Value	Description										
0h	No ST Mode										
1h	Interrupt Vector Mode										
2h	Device Specific Mode										
7h-3h	Reserved.										

BXXD00F[1...5]x37C (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_0)

Read-write.

TPH ST table 0.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x37C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x37C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x37C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x37C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x37C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x37C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx0000037C; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000037C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000037C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx0000037C; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000037C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000037C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 0. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 0. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x37E (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_1)

Read-write.

TPH ST table 1.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x37E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x37E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x37E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x37E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x37E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x37E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx0000037E; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000037E; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000037E; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx0000037E; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000037E; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000037E; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 1. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 1. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x380 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_2)

Read-write.

TPH ST table 2.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x380;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x380;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x380;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x380;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x380;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x380;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000380; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000380; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000380; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000380; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000380; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000380; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 2. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 2. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x382 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_3)

Read-write.

TPH ST table 3.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x382;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x382;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x382;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x382;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x382;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x382;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000382; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000382; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000382; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000382; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000382; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000382; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 3. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 3. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x384 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_4)

Read-write.

TPH ST table 4.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x384;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x384;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x384;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x384;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x384;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x384;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000384; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000384; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000384; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000384; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000384; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000384; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 4. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 4. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x386 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_5)

Read-write.

TPH ST table 5.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x386;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x386;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x386;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x386;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x386;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x386;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000386; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000386; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000386; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000386; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000386; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000386; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 5. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 5. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x388 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_6)

Read-write.

TPH ST table 6.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x388;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x388;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x388;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x388;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x388;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x388;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000388; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000388; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000388; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000388; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000388; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000388; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 6. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 6. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x38A (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_7)

Read-write.

TPH ST table 7.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x38A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x38A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x38A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x38A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x38A;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x38A;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx0000038A; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000038A; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000038A; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx0000038A; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000038A; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000038A; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 7. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 7. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x38C (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_8)

Read-write.

TPH ST table 8.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x38C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x38C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x38C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x38C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x38C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x38C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx0000038C; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000038C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000038C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx0000038C; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000038C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000038C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 8. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 8. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x38E (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_9)

Read-write.

TPH ST table 9.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x38E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x38E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x38E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x38E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x38E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x38E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx0000038E; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000038E; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000038E; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx0000038E; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000038E; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000038E; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 9. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 9. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x390 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_10)

Read-write.

TPH ST table 10.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x390;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x390;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x390;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x390;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x390;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x390;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000390; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000390; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000390; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000390; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000390; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000390; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 10. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 10. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x392 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_11)

Read-write.

TPH ST table 11.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x392;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x392;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x392;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x392;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x392;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x392;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000392; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000392; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000392; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000392; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000392; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000392; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 11. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 11. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x394 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_12)

Read-write.

TPH ST table 12.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x394;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x394;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x394;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x394;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x394;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x394;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000394; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000394; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000394; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000394; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000394; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000394; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 12. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 12. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x396 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_13)

Read-write.

TPH ST table 13.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x396;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x396;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x396;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x396;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x396;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x396;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000396; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000396; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000396; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000396; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000396; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000396; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 13. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 13. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x398 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_14)

Read-write.

TPH ST table 14.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x398;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x398;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x398;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x398;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x398;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x398;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx00000398; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000398; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000398; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx00000398; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000398; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000398; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 14. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 14. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x39A (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_15)

Read-write.

TPH ST table 15.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x39A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x39A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x39A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x39A;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x39A;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x39A;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx0000039A; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000039A; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000039A; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx0000039A; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000039A; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000039A; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 15. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 15. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x39C (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_16)

Read-write.

TPH ST table 16.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x39C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x39C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x39C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x39C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x39C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x39C;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx0000039C; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000039C; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000039C; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx0000039C; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000039C; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000039C; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 16. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 16. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x39E (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_17)

Read-write.

TPH ST table 17.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x39E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x39E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x39E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x39E;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x39E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x39E;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx0000039E; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx0000039E; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx0000039E; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx0000039E; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx0000039E; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx0000039E; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 17. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 17. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3A0 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_18)

Read-write.

TPH ST table 18.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3A0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3A0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3A0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003A0; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003A0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003A0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003A0; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003A0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003A0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 18. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 18. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3A2 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_19)

Read-write.

TPH ST table 19.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3A2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3A2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3A2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3A2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3A2;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3A2;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003A2; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003A2; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003A2; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003A2; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003A2; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003A2; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 19. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 19. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3A4 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_20)

Read-write.

TPH ST table 20.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3A4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3A4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3A4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003A4; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003A4; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003A4; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003A4; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003A4; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003A4; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 20. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 20. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3A6 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_21)

Read-write.

TPH ST table 21.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3A6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3A6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3A6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3A6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3A6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3A6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003A6; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003A6; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003A6; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003A6; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003A6; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003A6; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 21. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 21. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3A8 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_22)

Read-write.

TPH ST table 22.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3A8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3A8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3A8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3A8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3A8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3A8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003A8; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003A8; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003A8; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003A8; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003A8; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003A8; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 22. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 22. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3AA (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_23)

Read-write.

TPH ST table 23.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3AA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3AA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3AA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3AA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3AA;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3AA;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003AA; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003AA; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003AA; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003AA; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003AA; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003AA; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 23. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 23. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3AC (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_24)

Read-write.

TPH ST table 24.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3AC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3AC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3AC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3AC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3AC;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3AC;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003AC; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003AC; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003AC; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003AC; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003AC; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003AC; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 24. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 24. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3AE (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_25)

Read-write.

TPH ST table 25.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3AE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3AE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3AE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3AE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3AE;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3AE;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003AE; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003AE; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003AE; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003AE; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003AE; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003AE; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 25. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 25. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3B0 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_26)

Read-write.

TPH ST table 26.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3B0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3B0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3B0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3B0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3B0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3B0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003B0; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003B0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003B0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003B0; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003B0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003B0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 26. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 26. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3B2 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_27)

Read-write.

TPH ST table 27.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3B2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3B2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3B2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3B2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3B2;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3B2;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003B2; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003B2; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003B2; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003B2; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003B2; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003B2; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 27. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 27. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3B4 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_28)

Read-write.

TPH ST table 28.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3B4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3B4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3B4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003B4; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003B4; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003B4; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003B4; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003B4; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003B4; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 28. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 28. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3B6 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_29)

Read-write.

TPH ST table 29.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3B6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3B6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3B6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3B6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3B6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3B6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003B6; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003B6; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003B6; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003B6; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003B6; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003B6; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 29. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 29. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3B8 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_30)

Read-write.

TPH ST table 30.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3B8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3B8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3B8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3B8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3B8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3B8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003B8; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003B8; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003B8; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003B8; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003B8; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003B8; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 30. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 30. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3BA (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_31)

Read-write.

TPH ST table 31.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3BA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3BA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3BA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3BA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3BA;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3BA;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003BA; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003BA; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003BA; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003BA; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003BA; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003BA; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 31. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 31. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3BC (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_32)

Read-write.

TPH ST table 32.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3BC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3BC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3BC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3BC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3BC;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3BC;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003BC; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003BC; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003BC; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003BC; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003BC; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003BC; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 32. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 32. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3BE (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_33)

Read-write.

TPH ST table 33.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3BE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3BE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3BE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3BE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3BE;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3BE;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003BE; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003BE; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003BE; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003BE; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003BE; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003BE; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 33. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 33. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3C0 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_34)

Read-write.

TPH ST table 34.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3C0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3C0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3C0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003C0; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003C0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003C0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003C0; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003C0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003C0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 34. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 34. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3C2 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_35)

Read-write.

TPH ST table 35.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3C2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3C2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3C2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3C2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3C2;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3C2;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003C2; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003C2; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003C2; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003C2; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003C2; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003C2; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 35. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 35. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3C4 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_36)

Read-write.

TPH ST table 36.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3C4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3C4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3C4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003C4; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003C4; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003C4; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003C4; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003C4; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003C4; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 36. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 36. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3C6 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_37)

Read-write.

TPH ST table 37.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3C6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3C6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3C6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3C6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3C6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3C6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003C6; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003C6; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003C6; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003C6; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003C6; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003C6; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 37. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 37. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3C8 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_38)

Read-write.

TPH ST table 38.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3C8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3C8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3C8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3C8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3C8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3C8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003C8; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003C8; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003C8; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003C8; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003C8; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003C8; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 38. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 38. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3CA (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_39)

Read-write.

TPH ST table 39.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3CA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3CA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3CA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3CA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3CA;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3CA;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003CA; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003CA; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003CA; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003CA; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003CA; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003CA; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 39. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 39. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3CC (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_40)

Read-write.

TPH ST table 40.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3CC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3CC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3CC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3CC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3CC;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3CC;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003CC; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003CC; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003CC; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003CC; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003CC; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003CC; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 40. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 40. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3CE (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_41)

Read-write.

TPH ST table 41.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3CE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3CE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3CE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3CE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3CE;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3CE;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003CE; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003CE; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003CE; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003CE; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003CE; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003CE; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 41. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 41. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3D0 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_42)

Read-write.

TPH ST table 42.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3D0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3D0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3D0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003D0; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003D0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003D0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003D0; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003D0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003D0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 42. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 42. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3D2 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_43)

Read-write.

TPH ST table 43.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3D2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3D2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3D2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3D2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3D2;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3D2;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003D2; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003D2; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003D2; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003D2; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003D2; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003D2; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 43. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 43. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3D4 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_44)

Read-write.

TPH ST table 44.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3D4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3D4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3D4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003D4; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003D4; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003D4; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003D4; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003D4; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003D4; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 44. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 44. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3D6 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_45)

Read-write.

TPH ST table 45.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3D6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3D6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3D6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003D6; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003D6; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003D6; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003D6; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003D6; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003D6; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 45. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 45. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3D8 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_46)

Read-write.

TPH ST table 46.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3D8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3D8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3D8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3D8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3D8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3D8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003D8; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003D8; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003D8; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003D8; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003D8; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003D8; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 46. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 46. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3DA (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_47)

Read-write.

TPH ST table 47.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3DA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3DA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3DA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3DA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3DA;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3DA;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003DA; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003DA; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003DA; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003DA; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003DA; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003DA; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 47. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 47. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3DC (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_48)

Read-write.

TPH ST table 48.

`_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3DC;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3DC;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3DC;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3DC;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3DC;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3DC;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003DC; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h``_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003DC; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003DC; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h``_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003DC; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h``_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003DC; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003DC; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h`**Bits Description**

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 48. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 48. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3DE (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_49)

Read-write.

TPH ST table 49.

`_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3DE;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3DE;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3DE;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3DE;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3DE;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3DE;``BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003DE; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h``_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003DE; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003DE; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h``_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003DE; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h``_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003DE; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h``_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003DE; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h`**Bits Description**

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 49. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 49. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3E0 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_50)

Read-write.

TPH ST table 50.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3E0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3E0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3E0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3E0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3E0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3E0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003E0; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003E0; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003E0; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003E0; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003E0; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003E0; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 50. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 50. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3E2 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_51)

Read-write.

TPH ST table 51.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3E2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3E2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3E2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3E2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3E2;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3E2;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003E2; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003E2; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003E2; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003E2; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003E2; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003E2; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 51. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 51. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3E4 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_52)

Read-write.

TPH ST table 52.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3E4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3E4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3E4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3E4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3E4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3E4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003E4; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003E4; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003E4; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003E4; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003E4; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003E4; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 52. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 52. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3E6 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_53)

Read-write.

TPH ST table 53.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3E6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3E6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3E6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3E6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3E6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3E6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003E6; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003E6; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003E6; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003E6; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003E6; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003E6; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 53. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 53. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3E8 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_54)

Read-write.

TPH ST table 54.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3E8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3E8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3E8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3E8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3E8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3E8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003E8; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003E8; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003E8; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003E8; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003E8; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003E8; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 54. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 54. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3EA (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_55)

Read-write.

TPH ST table 55.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3EA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3EA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3EA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3EA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3EA;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3EA;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003EA; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003EA; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003EA; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003EA; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003EA; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003EA; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 55. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 55. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3EC (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_56)

Read-write.

TPH ST table 56.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3EC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3EC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3EC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3EC;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3EC;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3EC;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003EC; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003EC; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003EC; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003EC; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003EC; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003EC; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 56. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 56. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3EE (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_57)

Read-write.

TPH ST table 57.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3EE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3EE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3EE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3EE;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3EE;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3EE;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003EE; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003EE; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003EE; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003EE; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_[3:1]000]h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003EE; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003EE; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 57. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 57. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3F0 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_58)

Read-write.

TPH ST table 58.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3F0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3F0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3F0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3F0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3F0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3F0;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003F0; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003F0; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003F0; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003F0; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003F0; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003F0; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 58. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 58. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3F2 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_59)

Read-write.

TPH ST table 59.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3F2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3F2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3F2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3F2;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3F2;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3F2;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003F2; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003F2; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003F2; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003F2; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003F2; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003F2; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 59. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 59. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3F4 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_60)

Read-write.

TPH ST table 60.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3F4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3F4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3F4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3F4;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3F4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3F4;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003F4; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003F4; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003F4; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003F4; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003F4; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003F4; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits	Description
15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 60. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 60. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3F6 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_61)

Read-write.

TPH ST table 61.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3F6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3F6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3F6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3F6;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3F6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3F6;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003F6; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003F6; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003F6; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003F6; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003F6; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003F6; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits	Description
15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 61. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 61. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3F8 (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_62)

Read-write.

TPH ST table 62.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3F8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3F8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3F8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3F8;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3F8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3F8;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003F8; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003F8; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003F8; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003F8; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003F8; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003F8; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 62. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 62. Controls the lower 8 bits of this Steering Tag.

BXXD00F[1...5]x3FA (NBIFEPFNCFG::PCIE_TPH_ST_TABLE_63)

Read-write.

TPH ST table 63.

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[5,3:1]x3FA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x3FA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x3FA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x3FA;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x3FA;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x3FA;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[5,3:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF[5,3,2:1]CFGx000003FA; NBIO0NBIF0EPF[5,3,2:1]CFG=[10145000,1014_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx000003FA; NBIO0NBIF1EPF[3:1]CFG=1024_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx000003FA; NBIO0NBIF2EPF[2:1]CFG=1054_2:1]000h

_dev0_func[5,3:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF[5,3,2:1]CFGx000003FA; NBIO1NBIF0EPF[5,3,2:1]CFG=[10345000,1034_3:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx000003FA; NBIO1NBIF1EPF[3:1]CFG=1044_3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx000003FA; NBIO1NBIF2EPF[2:1]CFG=1074_2:1]000h

Bits Description

15:8	TPH_ST_UPPER_ENTRY. Read-write. Reset: Fixed,00h. TPH ST table upper entry 63. When Extended TPH Requester Supported bit is set, controls the upper 8 bits of this Steering Tag.
7:0	TPH_ST_LOWER_ENTRY. Read-write. Reset: 00h. TPH ST table lower entry 63. Controls the lower 8 bits of this Steering Tag.

BXXD00F1x4C0 (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR_ENH_CAP_LIST)

Read-only.

VF Resizable [BAR](#) Extended Capability header.`_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4C0;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4C0;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4C0;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4C0;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004C0; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h``_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004C0; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 500h. This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of capabilities.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0024h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F1x4C4 (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR1_CAP)

Read-only. Reset: 0000_0000h.

VF Resizable BAR1 Capability Register.

`_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4C4;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4C4;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4C4;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4C4;``BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]``_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004C4; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h``_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004C4; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h`

Bits	Description
31:4	VF_BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the PF supports operating with the specified VF BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
3:0	Reserved.

BXXD00F1x4C8 (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR1_CNTL)

VF Resizable BAR1 Control Register.

```

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4C8;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4C8;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4C8;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4C8;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004C8; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h
_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004C8; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

```

Bits	Description
31:16	VF_BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: Fixed,0000h. Indicates that the PF supports operating with the specified VF BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	VF_BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the VF BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	VF_BAR_TOTAL_NUM. Read-only. Reset: 1h. Indicates the total number of resizable VF BARs in the capability structure for the PF.
4:3	Reserved.
2:0	VF_BAR_INDEX. Read-only. Reset: 0h. Indicates the VF BAR controlled by this register.
Valid Values:	
Value	Description
0h	VF BAR at offset 0x24
1h	VF BAR at offset 0x28
2h	VF BAR at offset 0x2C
3h	VF BAR at offset 0x30
4h	VF BAR at offset 0x34
5h	VF BAR at offset 0x38
7h-6h	Reserved.

BXXD00F1x4CC (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR2_CAP)

Read-only. Reset: 0000_0000h.

VF Resizable BAR2 Capability Register.

```

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4CC;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4CC;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4CC;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4CC;
BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004CC; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h
_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004CC; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

```

Bits	Description
31:4	VF_BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the PF supports operating with the specified VF BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
3:0	Reserved.

BXXD00F1x4D0 (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR2_CNTL)

VF Resizable BAR2 Control Register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4D0;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4D0;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4D0;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4D0;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004D0; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h
 _dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004D0; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:16	VF_BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: Fixed,0000h. Indicates that the PF supports operating with the specified VF BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	VF_BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the VF BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	VF_BAR_TOTAL_NUM. Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	VF_BAR_INDEX. Read-only. Reset: 0h. Indicates the VF BAR controlled by this register. It has the same encoding as shown for VF Resizable BAR1 Control register.

BXXD00F1x4D4 (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR3_CAP)

Read-only. Reset: 0000_0000h.

VF Resizable BAR3 Capability Register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4D4;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4D4;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4D4;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4D4;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004D4; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h
 _dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004D4; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:4	VF_BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the PF supports operating with the specified VF BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
3:0	Reserved.

BXXD00F1x4D8 (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR3_CNTL)

VF Resizable BAR3 Control Register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4D8;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4D8;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4D8;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4D8;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004D8; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h
 _dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004D8; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:16	VF_BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: Fixed,0000h. Indicates that the PF supports operating with the specified VF BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	VF_BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the VF BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	VF_BAR_TOTAL_NUM. Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	VF_BAR_INDEX. Read-only. Reset: 0h. Indicates the VF BAR controlled by this register. It has the same encoding as shown for VF Resizable BAR1 Control register.

BXXD00F1x4DC (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR4_CAP)

Read-only. Reset: 0000_0000h.

VF Resizable BAR4 Capability Register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4DC;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4DC;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4DC;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4DC;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004DC; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h
 _dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004DC; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:4	VF_BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the PF supports operating with the specified VF BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
3:0	Reserved.

BXXD00F1x4E0 (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR4_CNTL)

VF Resizable BAR4 Control Register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4E0;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4E0;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4E0;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4E0;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004E0; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h
 _dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004E0; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:16	VF_BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: Fixed,0000h. Indicates that the PF supports operating with the specified VF BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	VF_BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the VF BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	VF_BAR_TOTAL_NUM. Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	VF_BAR_INDEX. Read-only. Reset: 0h. Indicates the VF BAR controlled by this register. It has the same encoding as shown for VF Resizable BAR1 Control register.

BXXD00F1x4E4 (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR5_CAP)

Read-only. Reset: 0000_0000h.

VF Resizable BAR5 Capability Register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4E4;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4E4;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4E4;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4E4;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004E4; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h
 _dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004E4; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:4	VF_BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the PF supports operating with the specified VF BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
3:0	Reserved.

BXXD00F1x4E8 (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR5_CNTL)

VF Resizable BAR5 Control Register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4E8;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4E8;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4E8;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4E8;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004E8; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h
 _dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004E8; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:16	VF_BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: Fixed,0000h. Indicates that the PF supports operating with the specified VF BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	VF_BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the VF BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	VF_BAR_TOTAL_NUM. Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	VF_BAR_INDEX. Read-only. Reset: 0h. Indicates the VF BAR controlled by this register. It has the same encoding as shown for VF Resizable BAR1 Control register.

BXXD00F1x4EC (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR6_CAP)

Read-only. Reset: 0000_0000h.

VF Resizable BAR6 Capability Register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4EC;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4EC;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4EC;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]
 _dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4EC;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]
 _dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004EC; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h
 _dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004EC; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:4	VF_BAR_SIZE_SUPPORTED. Read-only. Reset: 000_0000h. Indicates that the PF supports operating with the specified VF BAR sizes. This field is a bit vector that covers the size range of 1 MB to 128 TB.
3:0	Reserved.

BXXD00F1x4F0 (NBIFEPFNCFG::PCIE_VF_RESIZE_BAR6_CNTL)

VF Resizable BAR6 Control Register.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x4F0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x4F0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x4F0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x4F0;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx000004F0; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx000004F0; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:16	VF_BAR_SIZE_SUPPORTED_UPPER. Read-only. Reset: Fixed,0000h. Indicates that the PF supports operating with the specified VF BAR sizes. This field is a bit vector that covers the size range of 256 TB to 8 EB.
15:14	Reserved.
13:8	VF_BAR_SIZE. Read-write. Reset: 00h. Controls the size of the address space that the VF BAR resource is requesting. The encoded values range from 0 (1 MB) to 43 (8 EB), with each incremented value indicating double the previous size.
7:5	VF_BAR_TOTAL_NUM. Read-only. Reset: Fixed,0h. Reserved.
4:3	Reserved.
2:0	VF_BAR_INDEX. Read-only. Reset: 0h. Indicates the VF BAR controlled by this register. It has the same encoding as shown for VF Resizable BAR1 Control register.

BXXD00F1x550 (NBIFEPFNCFG::PCIE_MPDMA_ENH_CAP_LIST)

Read-only.

MPDMA Extended Capability header.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x550;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x550;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x550;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x550;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000550; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000550; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 570h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0023h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F1x554 (NBIFEPFNCFG::DVSEC_VEN_ID)

Read-only. Reset: 0181_1022h.

DVSEC defined for vendor id and dvsec length.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x554;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x554;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x554;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x554;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000554; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000554; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:20	DVSEC_LEN. Read-only. Reset: 018h. Indicates the length in bytes of the SDXI DVSEC capability. In DVSEC revision 0x1, this field has a length of 0x20
19:16	DVSEC_REV. Read-only. Reset: 1h. Indicate the revision number of the SDXI DVSEC capability. 0x1 for the version of SDXI described in this document.
15:0	DVSEC_VEN_ID. Read-only. Reset: 1022h. Indicate the vendor ID associated with the SDXI DVSEC. For now, assume this is AMD 0x1022 but this may change closer to spec finalization

BXXD00F1x558 (NBIFEPFNCFG::DVSEC_GROUP_ID)

Reset: 0000_0010h.

DVSEC define for the dvsec id and the group id.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x558;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x558;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x558;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x558;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000558; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000558; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:24	Reserved.
23:16	GROUP_ID. Read-write. Reset: 00h. In a multi-function implementation of SDXI, all functions connected within a group reflect the same GroupID value in this register. Software may identify all functions within a group by writing a non-zero value into the GroupID field of a function and scanning for this value in other SDXI function. Multiple physical and virtual functions may belong to the same group. A system may contain multiple groups.
15:0	DVSEC_ID. Read-only. Reset: 0010h. Indicate the DVSEC_ID associated with the SDXI DVSEC. For now, assume this is 0x0010 but this may change closer to spec finalization.

BXXD00F1x55C (NBIFEPFNCFG::DVSEC_SPACE_ID)

Read-only. Reset: 0000_0000h.

DVSEC define for the address space id.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x55C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x55C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x55C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x55C;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx0000055C; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx0000055C; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:23	Reserved.
22:20	DB_STRIDE . Read-only. Reset: 0h. Indicates the address stride between doorbell pages. The stride is encoded as $2^{(DBStride+12)}$.
19:17	Reserved.
16	VF . Read-only. Reset: 0. 1=Indicates a virtual function. Software should use the virtual function programming model including MMIO register layout and mailbox programming. 0=Indicates a physical function. Software should use the physical function programming model including MMIO register layout and mailbox programming.
15:0	ADDR_SPACE_ID . Read-only. Reset: 0000h. An opaque identifier that maps to the functions PCIe Requester ID. Referenced by AKey table entries. TFFuncHandle is unique for each SDXI function with a SDXI Function Group. This field may be set to 0 for implementations with DVSEC.M=0.

BXXD00F1x560 (NBIFEPFNCFG::DVSEC_CONTENT)

Read-only. Reset: 0000_0000h.

DVSEC define max buffer, db stride and so on.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x560;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x560;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x560;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x560;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000560; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000560; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:16	N_CONTEXTS . Read-only. Reset: 0000h. The contexts supported by this function range 0 to NContexts. The maximum number of contexts supported by this function is NContexts+1.
15:12	MAX_AKT_SIZE . Read-only. Reset: 0h. Indicates the maximum supported size of any A-Key table referenced by any context within this function. The size is encoded as $2^{(MaxAKTSize+12)}$ bytes.
11:6	Reserved.
5	MR . Read-only. Reset: 0. Indicate whether memory registration commands are needed.
4	M . Read-only. Reset: 0. Multiple Function Support. This bit indicates whether the function supports the use of TFFuncHandle encodings associated with other functions within the function group.
3:0	MAX_BUFFER . Read-only. Reset: 0h. Indicate the maximum data buffer size supported by this function for copy operations. The size is encoded as $2^{(MaxBuffer+21)}$. Valid MaxBuffer values range from 0 to 11. All other encodings are reserved.

BXXD00F1x564 (NBIFEPFNCFG::DVSEC_CMD_GRP0_SUPPORT)

Read-only. Reset: 0000_0000h.

DVSEC define cmd for group0 support.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x564;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x564;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x564;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x564;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000564; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000564; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description

31:0 **CMD_GRP0_SUPPORT**. Read-only. Reset: 0000_0000h. Each bit in this field is set to 1 to indicate whether a certain group of optional descriptors is supported. Some descriptor types are required to be supported and their presence is implied and not indicated through this register. 1:0-Reserved,2-Administrative,3-Atomic Operations,4-Interrupt,31:6-Reserved have backdoor register control.

BXXD00F1x568 (NBIFEPFNCFG::DVSEC_CONTENT_CNTL)

Read-write. Reset: 0000_0000h.

DVSEC define for max buffer cntl,AE and so on.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x568;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x568;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x568;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x568;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx00000568; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx00000568; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits Description

31:16 **N_CONTENTTEXTS_CNTL**. Read-write. Reset: 0000h. This field controls the maximum number of contexts enabled for use by this function. The maximum number of contexts is set to NContextsCntl+1. The supported context numbers range from 0 to NContextsCntl. The value of this field is reflected in Capabilities1.NContexts in [MMIO](#) space.

15:12 **MAX_AKT_SIZE_CNTL**. Read-write. Reset: 0h. This field controls the maximum size of any A-key table useable by any context within this function. The size is encoded as $2^{(MaxAKTSize+12)}$ bytes. The maximum values of MaxAkSizeCntl is DVSEC value of MaxAKTSize. The value of this field is reflected in Capabilities1. MaxAKTSizw in [MMIO](#) spac.

11:5 Reserved.

4 **ME**. Read-write. Reset: 0. Multiple Function Enable. This bit indicates whether the function is enabled to use if TFFuncHandle encodings associated wuth other functions within the function group. The value of this field is reflected in Capabilities1.M in [MMIO](#) space. This field is reserved if the Multiple Function Support bit in DVSEC Base+0x10 is 0.

3:0 **MAX_BUFFER_CNTL**. Read-write. Reset: 0h. This filed controls the maximum data buffer size enable for use this function. This register shall be set to the value $\leq$ MaxBuffer. The encoding of the register is the same as MaxBuffer. The value of theis field is reflected in Capabilities1. MaxBuffer in [MMIO](#) space

BXXD00F1x56C (NBIFEPFNCFG::DVSEC_CMD_GRP0_EN)

Read-write. Reset: 0000_0000h.

DVSEC command for the group0 enable.

_dev0_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x56C;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x56C;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio0_aliasHOST; BXXD00F1x56C;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func1_instNBIF1_nbio1_aliasHOST; BXXD00F1x56C;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func1_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIF[1:0]EPF1CFGx0000056C; NBIO0NBIF[1:0]EPF1CFG=10[2:1]4_1000h

_dev0_func1_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIF[1:0]EPF1CFGx0000056C; NBIO1NBIF[1:0]EPF1CFG=10[4:3]4_1000h

Bits	Description
31:0	CMD_GRP0_EN. Read-write. Reset: 0000_0000h. Each bit in this register enables the use of the corresponding command groups indicated by CmdGrpSupport. The value of this register is reflected in Capabilities1. CmdGrp0Support in MMIO space. This field dose not modify the value of DVSEC.CmdGrp0Support.

BXXD00F[1...7]x570 (NBIFEPFNCFG::PCIE_RTR_ENH_CAP_LIST)

Read-only.

Readiness Time Reporting Extended Capability header.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x570;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x570;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x570;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x570;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x570;
 BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x570;
 BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x570;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x570;
 BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000570; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000570;
 NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000570; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000570; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000570; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000570;
 NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000570; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000570; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 580h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0022h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F[1...7]x574 (NBIFEPFNCFG::RTR_DATA1)

Read-only. Reset: 00A1_EA1Eh.

Readiness Time Reporting 1 register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x574;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x574;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x574;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x574;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x574;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x574;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x574;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x574;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000574; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000574;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000574; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000574; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000574; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000574;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000574; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000574; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31	VALID. Read-only. Reset: 0. 0=Values not Ready. 1=Values are Valid. Indicates if the time values reported in this capability structure are valid.
30:24	Reserved.
23:12	DLUP_TIME. Read-only. Reset: A1Eh. When Valid bit is set, indicates the time required for the function to be configuration ready, following the Downstream Port reporting Data Link Layer Active is set. Encodings are the same as for RESET_TIME.
11:0	RESET_TIME. Read-only. Reset: A1Eh. When Valid bit is set, indicates the time required for the function to be configuration ready, following a conventional reset. The lower nine bits indicate the value. The upper three bits indicate the scale used for the value, encoded as: 0 = 1 ns; 1 = 32 ns; 2 = 1024 ns; 3 = 32768 ns; 4 = 1048576 ns; 5 = 33554432 ns.

BXXD00F[1...7]x578 (NBIFEPFNCFG::RTR_DATA2)

Read-only. Reset: 0080_AA1Eh.

Readiness Time Reporting 2 register.

_dev0_func[7:5,3:1]_instNBIF0_nbio0_aliasHOST; BXXD00F[[7:5],[3:1]]x578;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF0_nbio1_aliasHOST; BXXD00F[3:1]x578;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF0RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio0_aliasHOST; BXXD00F[3:1]x578;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[3:1]_instNBIF1_nbio1_aliasHOST; BXXD00F[3:1]x578;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio0_aliasHOST; BXXD00F[2:1]x578;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_func[2:1]_instNBIF2_nbio1_aliasHOST; BXXD00F[2:1]x578;

BXX=NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF2SWDS_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasHOST; BXXD00F1x578;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio0_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio1_aliasHOST; BXXD00F1x578;

BXX=NBIFRCCFG::SUB_BUS_NUMBER_LATENCY_dev0_instNBIF1RC_nbio1_aliasSMN[SECONDARY_BUS]

_dev1_func1_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0DEV1EPF1CFGx00000578; NBIO0NBIF0DEV1EPF1CFG=10149000h

_dev0_func[7:1]_instNBIF0_nbio0_aliasSMN; NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFGx00000578;

NBIO0NBIF0EPF6CFG,NBIO0NBIF0EPF[6:1]CFG=1014_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio0_aliasSMN; NBIO0NBIF1EPF[3:1]CFGx00000578; NBIO0NBIF1EPF[3:1]CFG=1024_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio0_aliasSMN; NBIO0NBIF2EPF[2:1]CFGx00000578; NBIO0NBIF2EPF[2:1]CFG=1054_[2:1]000h

_dev1_func1_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0DEV1EPF1CFGx00000578; NBIO1NBIF0DEV1EPF1CFG=10349000h

_dev0_func[7:1]_instNBIF0_nbio1_aliasSMN; NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFGx00000578;

NBIO1NBIF0EPF6CFG,NBIO1NBIF0EPF[6:1]CFG=1034_[7:1]000h

_dev0_func[3:1]_instNBIF1_nbio1_aliasSMN; NBIO1NBIF1EPF[3:1]CFGx00000578; NBIO1NBIF1EPF[3:1]CFG=1044_[3:1]000h

_dev0_func[2:1]_instNBIF2_nbio1_aliasSMN; NBIO1NBIF2EPF[2:1]CFGx00000578; NBIO1NBIF2EPF[2:1]CFG=1074_[2:1]000h

Bits Description

31:24 Reserved.

23:12 **D3HOTD0_TIME**. Read-only. Reset: 80Ah. When Valid bit is set and Immediate Readiness on Return to D0 bit is clear, indicates the time required for the function to be configuration ready, following a D3hot to D0 transition. Encodings are the same as for RESET_TIME.

11:0 **FLR_TIME**. Read-only. Reset: A1Eh. When Valid bit is set and Function Level Reset Capability is set, indicates the time required for the function to be configuration ready, following a FLR. Encodings are the same as for RESET_TIME.

13.8.4.3 NBIFRCCFG Registers**BXXD07F[1...2]x000 (NBIFRCCFG::VENDOR_ID)**

Read-only. Reset: 1022h.

Vendor ID register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x000; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]000; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000000; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]000; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000000; NBIO1NBIF1RCCFG=1040_0000h

Bits Description15:0 **VENDOR_ID**. Read-only. Reset: 1022h. Identifies the manufacturer of the device.

BXXD07F[1...2]x002 (NBIFRCCFG::DEVICE_ID)

Read-only. Reset: 14A4h.

Device ID register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x002; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x002; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x002; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_0000; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000002; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_0000; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000002; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
------	-------------

15:0	DEVICE_ID. Read-only. Reset: 14A4h. Identifies the particular device.
------	--

BXXD07F[1...2]x004 (NBIFRCCFG::COMMAND)

Provides control over a function's ability to generate and respond to bus cycles.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x004; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_0000; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000004; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_0000; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000004; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
------	-------------

15:11	Reserved.
-------	-----------

10	INT_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the ability of a function to generate INTx interrupt Messages.
----	--

9	FAST_B2B_EN. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
---	---

8	SERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to signal upstream, Non-fatal and Fatal errors detected by the function, and the ability of a Port to forward upstream, Non-fatal and Fatal signals received by the Port's secondary interface.
---	---

7	AD_STEPPING. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
---	---

6	PARITY_ERROR_RESPONSE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to log errors in the Master Data Parity Error bit of the Status register.
---	---

5	PAL_SNOOP_EN. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
---	--

4	MEM_WRITE_INVALIDATE_EN. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
---	---

3	SPECIAL_CYCLE_EN. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
---	--

2	BUS_MASTER_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to issue Memory and I/O Read/Write Requests, and the ability of a Port to forward Memory and I/O Read/Write Requests in the upstream direction.
---	---

1	MEMEN_DN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to accept Memory Space accesses.
---	---

0	IOEN_DN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to accept I/O Space accesses.
---	---

BXXD07F[1...2]x006 (NBIFRCCFG::STATUS)

Used to record status information for bus related events on the primary interface.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x006; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x006; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x006; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]006; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000006; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]006; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000006; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15	PARITY_ERROR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function receives a poisoned TLP on the primary interface.
14	SIGNALED_SYSTEM_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. For a function with its SERR Enable bit in the Command register set, indicates if the function signals a Non-fatal or Fatal error on the primary interface.
13	RECEIVED_MASTER_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Unsupported Request Completion Status on the primary interface.
12	RECEIVED_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Completer Abort Completion Status on the primary interface.
11	SIGNAL_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function completes a Request using Completer Abort Completion Status on the primary interface.
10:9	DEVSEL_TIMING. Read-only. Reset: Fixed,0h. Does not apply to PCI Express.
8	MASTER_DATA_PARITY_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Description: For a Requester with its Parity Error Response bit in the Command register set, indicates if either of the following two conditions occurs on the primary interface: 1) Requester receives a poisoned Completion 2) Requester transmits a poisoned Request. For a Port with its Parity Error Response bit in the Command register set, indicates if either of the following two conditions occurs on the primary interface: 1) Port receives a poisoned Completion going downstream 2) Port transmits a poisoned Request upstream.
7	FAST_BACK_CAPABLE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	Reserved.
5	PCI_66_CAP. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	CAP_LIST. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates the presence of a capability list item.
3	INT_STATUS. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if an INTx interrupt Message is pending internally in the function.
2:1	Reserved.
0	IMMEDIATE_READINESS. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is able to successfully complete valid configuration cycles at any time following any type of reset.

BXXD07F[1...2]x008 (NBIFRCCFG::REVISION_ID)

Read-only. Reset: 01h.

Indicates a device specific revision identifier.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x008; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]008; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000008; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]008; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000008; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
7:4	MAJOR_REV_ID. Read-only. Reset: 0h. Indicates major revision identifier.
3:0	MINOR_REV_ID. Read-only. Reset: 1h. Indicates minor revision identifier.

BXXD07F[1...2]x009 (NBIFRCCFG::PROG_INTERFACE)

Read-only. Reset: Fixed,00h.

The Programming Interface register is used with the Base Class Code and the Sub-Class Code registers.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x009; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x009; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x009; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]009; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000009; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]009; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000009; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
7:0	PROG_INTERFACE. Read-only. Reset: Fixed,00h. Identifies the specific register-level programming interface of the function, if one is required.

BXXD07F[1...2]x00A (NBIFRCCFG::SUB_CLASS)

Read-only. Reset: 04h.

The Sub-Class Code register is used with the Base Class Code and the Programming Interface registers.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x00A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x00A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x00A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]00A; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000000A; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]00A; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000000A; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
7:0	SUB_CLASS. Read-only. Reset: 04h. Identifies more specifically the operation of the function.

BXXD07F[1...2]x00B (NBIFRCCFG::BASE_CLASS)

Read-only. Reset: 06h.

The Base Class Code register is used with the Sub-Class Code and the Programming Interface registers.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x00B; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x00B; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x00B; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]00B; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000000B; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]00B; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000000B; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
7:0	BASE_CLASS. Read-only. Reset: 06h. Identifies broadly the type of operation the function performs.

BXXD07F[1...2]x00C (NBIFRCCFG::CACHE_LINE)

Read-write. Reset: 00h.

Cache Line Size register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x00C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_ [1:0]00C; NBIO0NBIF0RCCFG=1010_0000h_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000000C; NBIO0NBIF1RCCFG=1020_0000h_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_ [1:0]00C; NBIO1NBIF0RCCFG=1030_0000h_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000000C; NBIO1NBIF1RCCFG=1040_0000h**Bits Description****7:0** **CACHE_LINE_SIZE.** Read-write. Reset: 00h. Records the system cacheline size in units of DWORDs.**BXXD07F[1...2]x00D (NBIFRCCFG::LATENCY)**

Read-only. Reset: Fixed,00h.

Master Latency Timer register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x00D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x00D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x00D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_ [1:0]00D; NBIO0NBIF0RCCFG=1010_0000h_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000000D; NBIO0NBIF1RCCFG=1020_0000h_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_ [1:0]00D; NBIO1NBIF0RCCFG=1030_0000h_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000000D; NBIO1NBIF1RCCFG=1040_0000h**Bits Description****7:0** **LATENCY_TIMER.** Read-only. Reset: Fixed,00h. Does not apply to PCI Express.**BXXD07F[1...2]x00E (NBIFRCCFG::HEADER)**

Read-only.

Configuration Space header.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x00E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x00E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x00E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_ [1:0]00E; NBIO0NBIF0RCCFG=1010_0000h_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000000E; NBIO0NBIF1RCCFG=1020_0000h_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_ [1:0]00E; NBIO1NBIF0RCCFG=1030_0000h_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000000E; NBIO1NBIF1RCCFG=1040_0000h**Bits Description****7** **DEVICE_TYPE.** Read-only. Reset: 1. 0=Single-Function Device. 1=Multi-Function Device. Identifies if the device contains multiple functions.**6:0** **HEADER_TYPE.** Read-only. Reset: Fixed,01h. Identifies the layout of the Configuration Space header.**ValidValues:**

Value	Description
00h	Type 0 Header
01h	Type 1 Header
7Fh-02h	Reserved.

BXXD07F[1...2]x00F (NBIFRCCFG::BIST)

Read-only. Reset: Fixed,00h.

Used for control and status of built-in self tests.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x00F; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x00F; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x00F; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]00F; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000000F; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]00F; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000000F; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
7	BIST_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports BIST .
6	BIST_STRT. Read-only. Reset: Fixed,0. If the function supports BIST , initiates the test run, otherwise must be 0.
5:4	Reserved.
3:0	BIST_COMP. Read-only. Reset: Fixed,0h. If the function supports BIST , indicates the test result, otherwise must be 0.

BXXD07F[1...2]x010 (NBIFRCCFG::BASE_ADDR_1)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR](#) 1.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x010; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x010; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x010; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]010; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000010; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]010; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000010; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.

BXXD07F[1...2]x014 (NBIFRCCFG::BASE_ADDR_2)

Read-write. Reset: Fixed,0000_0000h.

PCI CFG [BAR](#) 2.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x014; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x014; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x014; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]014; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000014; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]014; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000014; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:0	BASE_ADDR. Read-write. Reset: Fixed,0000_0000h. Base Address Register.

BXXD07F[1...2]x018 (NBIFRCCFG::SUB_BUS_NUMBER_LATENCY)

Primary Bus Number, Secondary Bus Number, Subordinate Bus Number, and Secondary Latency Timer registers.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x018; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x018; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x018; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]018; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000018; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]018; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000018; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:24	SECONDARY_LATENCY_TIMER. Read-only. Reset: Fixed,00h. Does not apply to PCI Express.
23:16	SUB_BUS_NUM. Read-write. Reset: 00h. Records the bus number of the highest numbered bus segment which is behind the bridge.
15:8	SECONDARY_BUS. Read-write. Reset: 00h. Records the bus number of the bus segment to which the secondary interface of the bridge is connected.
7:0	PRIMARY_BUS. Read-write. Reset: 00h. Records the bus number of the bus segment to which the primary interface of the bridge is connected.

BXXD07F[1...2]x01C (NBIFRCCFG::IO_BASE_LIMIT)

Defines an I/O address range which is used by the bridge to determine when to forward I/O transactions from one interface to the other. For 32-bit addressing type, combines with I/O Base Upper 16 Bits and I/O Limit Upper 16 Bits registers.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x01C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x01C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x01C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]01C; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000001C; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]01C; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000001C; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description								
15:12	IO_LIMIT. Read-write. Reset: 0h. Bits 15-12 for range ending I/O address.								
11:8	IO_LIMIT_TYPE. Read-only. Reset: Fixed,1h. I/O Limit Addressing Type. ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>16-bit</td></tr> <tr> <td>1h</td><td>32-bit</td></tr> <tr> <td>Fh-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	16-bit	1h	32-bit	Fh-2h	Reserved.
Value	Description								
0h	16-bit								
1h	32-bit								
Fh-2h	Reserved.								
7:4	IO_BASE. Read-write. Reset: 0h. Bits 15-12 for range starting I/O address.								
3:0	IO_BASE_TYPE. Read-only. Reset: Fixed,1h. I/O Base Addressing Type. ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>16-bit</td></tr> <tr> <td>1h</td><td>32-bit</td></tr> <tr> <td>Fh-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	16-bit	1h	32-bit	Fh-2h	Reserved.
Value	Description								
0h	16-bit								
1h	32-bit								
Fh-2h	Reserved.								

BXXD07F[1...2]x01E (NBIFRCCFG::SECONDARY_STATUS)

Used to record status information for bus related events on the secondary interface.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x01E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x01E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x01E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]01E; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000001E; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]01E; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000001E; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15	PARITY_ERROR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function receives a poisoned TLP on the secondary interface.
14	RECEIVED_SYSTEM_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function receives a Non-fatal or Fatal error Message on the secondary interface.
13	RECEIVED_MASTER_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Unsupported Request Completion Status on the secondary interface.
12	RECEIVED_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Completer Abort Completion Status on the secondary interface.
11	SIGNAL_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function completes a Request using Completer Abort Completion Status on the secondary interface.
10:9	DEVSEL_TIMING. Read-only. Reset: Fixed,0h. Does not apply to PCI Express.
8	MASTER_DATA_PARITY_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Description: For a Port with its Parity Error Response Enable bit in the Bridge Control register set, indicates if either of the following two conditions occurs on the secondary interface: 1) Port receives a poisoned Completion coming upstream 2) Port transmits a poisoned Request downstream.
7	FAST_BACK_CAPABLE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	Reserved.
5	PCI_66_CAP. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4:0	Reserved.

BXXD07F[1...2]x020 (NBIFRCCFG::MEM_BASE_LIMIT)

Defines a non-prefetchable memory address range which is used by the bridge to determine when to forward memory transactions from one interface to the other.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x020; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x020; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x020; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]020; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000020; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]020; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000020; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:20	MEM_LIMIT_31_20. Read-write. Reset: 000h. Bits 31-20 for range ending non-prefetchable memory address.
19:16	MEM_LIMIT_TYPE. Read-only. Reset: Fixed,0h. Must be 0.
15:4	MEM_BASE_31_20. Read-write. Reset: 000h. Bits 31-20 for range starting non-prefetchable memory address.
3:0	MEM_BASE_TYPE. Read-only. Reset: Fixed,0h. Must be 0.

BXXD07F[1...2]x024 (NBIFRCCFG::PREF_BASE_LIMIT)

Defines a prefetchable memory address range which is used by the bridge to determine when to forward memory transactions from one interface to the other. For 64-bit addressing type, combines with Prefetchable Base Upper 32 Bits and Prefetchable Limit Upper 32 Bits registers.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x024; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x024; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x024; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]024; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000024; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]024; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000024; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description								
31:20	PREF_MEM_LIMIT_31_20. Read-write. Reset: 000h. Bits 31-20 for range ending prefetchable memory address.								
19:16	PREF_MEM_LIMIT_TYPE. Read-only. Reset: Fixed,1h. Prefetchable Memory Limit Addressing Type. ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>32-bit</td></tr> <tr> <td>1h</td><td>64-bit</td></tr> <tr> <td>Fh-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	32-bit	1h	64-bit	Fh-2h	Reserved.
Value	Description								
0h	32-bit								
1h	64-bit								
Fh-2h	Reserved.								
15:4	PREF_MEM_BASE_31_20. Read-write. Reset: 000h. Bits 31-20 for range starting prefetchable memory address.								
3:0	PREF_MEM_BASE_TYPE. Read-only. Reset: Fixed,1h. Prefetchable Memory Base Addressing Type. ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>32-bit</td></tr> <tr> <td>1h</td><td>64-bit</td></tr> <tr> <td>Fh-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	32-bit	1h	64-bit	Fh-2h	Reserved.
Value	Description								
0h	32-bit								
1h	64-bit								
Fh-2h	Reserved.								

BXXD07F[1...2]x028 (NBIFRCCFG::PREF_BASE_UPPER)

Read-write. Reset: 0000_0000h.

For 64-bit addressing type, combines with Prefetchable Memory Base register to define a prefetchable memory address range starting which is used by the bridge to determine when to forward memory transactions from one interface to the other.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x028; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x028; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x028; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]028; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000028; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]028; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000028; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:0	PREF_BASE_UPPER. Read-write. Reset: 0000_0000h. Upper 32 bits for range starting 64-bit prefetchable memory address.

BXXD07F[1...2]x02C (NBIFRCCFG::PREF_LIMIT_UPPER)

Read-write. Reset: 0000_0000h.

For 64-bit addressing type, combines with Prefetchable Memory Limit register to define a prefetchable memory address range ending which is used by the bridge to determine when to forward memory transactions from one interface to the other.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x02C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x02C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x02C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]02C; NBIO0NBIF0RCCFG=1010_0000h
 _dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000002C; NBIO0NBIF1RCCFG=1020_0000h
 _dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]02C; NBIO1NBIF0RCCFG=1030_0000h
 _dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000002C; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:0	PREF_LIMIT_UPPER. Read-write. Reset: 0000_0000h. Upper 32 bits for range ending 64-bit prefetchable memory address.

BXXD07F[1...2]x030 (NBIFRCCFG::IO_BASE_LIMIT_HI)

Read-write. Reset: 0000_0000h.

For 32-bit addressing type, combines with I/O Base and I/O Limit registers to define an I/O address range which is used by the bridge to determine when to forward I/O transactions from one interface to the other.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x030; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x030; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x030; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]030; NBIO0NBIF0RCCFG=1010_0000h
 _dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000030; NBIO0NBIF1RCCFG=1020_0000h
 _dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]030; NBIO1NBIF0RCCFG=1030_0000h
 _dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000030; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:16	IO_LIMIT_31_16. Read-write. Reset: 0000h. Upper 16 bits for range ending 32-bit I/O address.
15:0	IO_BASE_31_16. Read-write. Reset: 0000h. Upper 16 bits for range starting 32-bit I/O address.

BXXD07F[1...2]x034 (NBIFRCCFG::CAP_PTR)

Read-only. Reset: Fixed,50h.

Capability Pointer.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x034; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x034; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x034; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]034; NBIO0NBIF0RCCFG=1010_0000h
 _dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000034; NBIO0NBIF1RCCFG=1020_0000h
 _dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]034; NBIO1NBIF0RCCFG=1030_0000h
 _dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000034; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
7:0	CAP_PTR. Read-only. Reset: Fixed,50h. Pointer to a linked list of additional capabilities implemented by this function, or 00h if no such items exist.

BXXD07F[1...2]x038 (NBIFRCCFG::ROM_BASE_ADDR)

Read-write. Reset: Fixed,0000_0000h.

PCI CFG Expansion ROM [BAR](#).

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x038; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]
 _dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x038; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]
 _dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x038; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]
 _dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]038; NBIO0NBIF0RCCFG=1010_0000h
 _dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000038; NBIO0NBIF1RCCFG=1020_0000h
 _dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]038; NBIO1NBIF0RCCFG=1030_0000h
 _dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000038; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:0	BASE_ADDR. Read-write. Reset: Fixed,0000_0000h. Expansion ROM Base Address Register.

BXXD07F[1...2]x03C (NBIFRCCFG::INTERRUPT_LINE)

Read-write. Reset: FFh.

Interrupt Line register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x03C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x03C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x03C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]03C; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000003C; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]03C; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000003C; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
7:0	INTERRUPT_LINE . Read-write. Reset: FFh. Communicates interrupt line routing information.

BXXD07F[1...2]x03D (NBIFRCCFG::INTERRUPT_PIN)

Read-write. Reset: Fixed,00h.

Interrupt Pin register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x03D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x03D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x03D; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]03D; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000003D; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]03D; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000003D; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description														
7:0	INTERRUPT_PIN . Read-write. Reset: Fixed,00h. Identifies the legacy interrupt Message(s) the function uses.														
ValidValues:															
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>none</td></tr> <tr> <td>01h</td><td>INTA</td></tr> <tr> <td>02h</td><td>INTB</td></tr> <tr> <td>03h</td><td>INTC</td></tr> <tr> <td>04h</td><td>INTD</td></tr> <tr> <td>FFh-05h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	none	01h	INTA	02h	INTB	03h	INTC	04h	INTD	FFh-05h	Reserved.
Value	Description														
00h	none														
01h	INTA														
02h	INTB														
03h	INTC														
04h	INTD														
FFh-05h	Reserved.														

BXXD07F[1...2]x03E (NBIFRCCFG::BRIDGE_CNTL)

Provides control over a port's ability to forward bus cycles between its primary and secondary interfaces.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x03E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x03E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x03E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]03E; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000003E; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]03E; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000003E; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
15:12	Reserved.
11	DISCARD_TIMER_SERR_ENABLE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
10	DISCARD_TIMER_STATUS. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
9	SECONDARY_DISCARD_TIMER. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
8	PRIMARY_DISCARD_TIMER. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
7	FAST_B2B_EN. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	SECONDARY_BUS_RESET. Read-write. Reset: 0. 0=Normal Operation. 1=Reset. Triggers a hot reset on the corresponding Port.
5	MASTER_ABORT_MODE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	VGA_DEC. Read-write. Reset: 0. 0=Disable. 1=Enable. For a Port with VGA Enable set, enables the bridge to provide 16-bit decoding of VGA I/O addresses, rather than 10-bit decoding.
3	VGA_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the bridge's ability to forward VGA compatible addresses from primary interface to secondary interface.
2	ISA_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Disables the bridge from forwarding I/O addresses, in the top 768 bytes of each 1 kB block in the I/O address range, from primary interface to secondary interface.
1	SERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the forwarding of ERR_CORR, ERR_NONFATAL and ERR_FATAL from secondary interface to primary interface.
0	PARITY_RESPONSE_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to log errors in the Master Data Parity Error bit of the Secondary Status register.

BXXD07F[1...2]x040 (NBIFRCCFG::EXT_BRIDGE_CNTL)

Read-write. Reset: 00h.

External Bridge Control register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x040; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]040; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000040; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]040; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000040; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
7:1	Reserved.
0	IO_PORT_80_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls IO port 80 decoding.

BXXD07F[1...2]x050 (NBIFRCCFG::PMI_CAP_LIST)

Read-only. Reset: Fixed,5801h.

Power Management Capability header.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x050; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]050; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000050; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]050; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000050; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:8	NEXT_PTR. Read-only. Reset: Fixed,58h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,01h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD07F[1...2]x052 (NBIFRCCFG::PMI_CAP)

Power Management Capabilities register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x052; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x052; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x052; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]052; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000052; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]052; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000052; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description																		
15:11	PME_SUPPORT. Read-only. Reset: 19h. Indicates the power states from which the function may generate a PME. This field is a bit vector that covers all Dx states. Bit 0 corresponds to D0.																		
10	D2_SUPPORT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates support for the D2 power state.																		
9	D1_SUPPORT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates support for the D1 power state.																		
8:6	AUX_CURRENT. Read-write. Reset: 0h. Indicates the amount of 3.3Vaux current required to support PME from D3cold.																		
Valid Values:																			
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>0 mA</td></tr> <tr> <td>1h</td><td>55 mA</td></tr> <tr> <td>2h</td><td>100 mA</td></tr> <tr> <td>3h</td><td>160 mA</td></tr> <tr> <td>4h</td><td>220 mA</td></tr> <tr> <td>5h</td><td>270 mA</td></tr> <tr> <td>6h</td><td>320 mA</td></tr> <tr> <td>7h</td><td>375 mA</td></tr> </table>	Value	Description	0h	0 mA	1h	55 mA	2h	100 mA	3h	160 mA	4h	220 mA	5h	270 mA	6h	320 mA	7h	375 mA
Value	Description																		
0h	0 mA																		
1h	55 mA																		
2h	100 mA																		
3h	160 mA																		
4h	220 mA																		
5h	270 mA																		
6h	320 mA																		
7h	375 mA																		
5	DEV_SPECIFIC_INIT. Read-only. Reset: 0. 0=Not Required. 1=Required. Indicates if the function requires a Device Specific Initialization sequence, upon transition to D0.																		
4	IMMEDIATE_READINESS_ON_RETURN_TO_D0. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is able to successfully complete valid configuration cycles at any time following return to D0.																		
3	PME_CLOCK. Read-only. Reset: Fixed,0. Does not apply to PCI Express.																		
2:0	VERSION. Read-only. Reset: Fixed,3h. Indicates PCI-SIG defined capability structure version number.																		

BXXD07F[1...2]x054 (NBIFRCCFG::PMI_STATUS_CNTL)

Power Management Status/Control register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x054; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x054; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x054; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]054; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000054; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]054; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000054; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description										
31:24	PMI_DATA. Read-only. Reset: Fixed,00h. Data.										
23	BUS_PWR_EN. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if Secondary Bus Clock Control is supported.										
22	B2_B3_SUPPORT. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if Secondary Bus Power Control is supported.										
21:16	Reserved.										
15	PME_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a PME is pending internally in the function. When auxiliary power is consumed, this field is sticky.										
14:13	DATA_SCALE. Read-only. Reset: Fixed,0h. Data Scale.										
12:9	DATA_SELECT. Read-only. Reset: Fixed,0h. Data Select.										
8	PME_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls a function's ability to generate a PME. When auxiliary power is consumed, this field is sticky.										
7:4	Reserved.										
3	NO_SOFT_RESET. Read-only. Reset: 0. 0=Reset on D3hot to D0. 1=No Reset on D3hot to D0. Indicates if the function does not reset on a transition from D3hot to D0.										
2	Reserved.										
1:0	POWER_STATE. Read-write. Reset: 0h. Writes set the function to the written power state. Reads return the function's current power state.										
	ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>D0</td></tr> <tr> <td>1h</td><td>D1</td></tr> <tr> <td>2h</td><td>D2</td></tr> <tr> <td>3h</td><td>D3</td></tr> </table>	Value	Description	0h	D0	1h	D1	2h	D2	3h	D3
Value	Description										
0h	D0										
1h	D1										
2h	D2										
3h	D3										

BXXD07F[1...2]x058 (NBIFRCCFG::PCIE_CAP_LIST)

Read-only.

PCI Express Capability header.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x058; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]058; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000058; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]058; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000058; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
15:8	NEXT_PTR. Read-only. Reset: A0h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,10h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD07F[1...2]x05A (NBIFRCCFG::PCIE_CAP)

Read-only.

The PCI Express Capabilities register identifies PCI Express device type and associated capabilities.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x05A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x05A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x05A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]05A; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000005A; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]05A; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000005A; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description																								
15:14	Reserved.																								
13:9	INT_MESSAGE_NUM. Read-only. Reset: Fixed,00h. Indicates the MSI/MSI-X vector used for interrupts generated in association with any of the status bits in the PCI Express capability structure.																								
8	SLOT_IMPLEMENTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Link associated with this Port is connected to a slot. For Upstream Ports, this bit is undefined.																								
7:4	DEVICE_TYPE. Read-only. Reset: 4h. Indicates the type of PCI Express device. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>PCI Express Endpoint</td></tr> <tr> <td>1h</td><td>Legacy PCI Express Endpoint</td></tr> <tr> <td>3h-2h</td><td>Reserved.</td></tr> <tr> <td>4h</td><td>Root Port of PCI Express Root Complex</td></tr> <tr> <td>5h</td><td>Upstream Port of PCI Express Switch</td></tr> <tr> <td>6h</td><td>Downstream Port of PCI Express Switch</td></tr> <tr> <td>7h</td><td>PCI Express to PCI/PCI-X Bridge</td></tr> <tr> <td>8h</td><td>PCI/PCI-X to PCI Express Bridge</td></tr> <tr> <td>9h</td><td>Root Complex Integrated Endpoint</td></tr> <tr> <td>Ah</td><td>Root Complex Event Collector</td></tr> <tr> <td>Fh-Bh</td><td>Reserved.</td></tr> </table>	Value	Description	0h	PCI Express Endpoint	1h	Legacy PCI Express Endpoint	3h-2h	Reserved.	4h	Root Port of PCI Express Root Complex	5h	Upstream Port of PCI Express Switch	6h	Downstream Port of PCI Express Switch	7h	PCI Express to PCI/PCI-X Bridge	8h	PCI/PCI-X to PCI Express Bridge	9h	Root Complex Integrated Endpoint	Ah	Root Complex Event Collector	Fh-Bh	Reserved.
Value	Description																								
0h	PCI Express Endpoint																								
1h	Legacy PCI Express Endpoint																								
3h-2h	Reserved.																								
4h	Root Port of PCI Express Root Complex																								
5h	Upstream Port of PCI Express Switch																								
6h	Downstream Port of PCI Express Switch																								
7h	PCI Express to PCI/PCI-X Bridge																								
8h	PCI/PCI-X to PCI Express Bridge																								
9h	Root Complex Integrated Endpoint																								
Ah	Root Complex Event Collector																								
Fh-Bh	Reserved.																								
3:0	VERSION. Read-only. Reset: 2h. Indicates PCI-SIG defined capability structure version number.																								

BXXD07F[1...2]x05C (NBIFRCCFG::DEVICE_CAP)

Read-only.

The Device Capabilities register identifies device specific capabilities.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x05C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x05C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x05C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]05C; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000005C; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]05C; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000005C; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description																		
31:29	Reserved.																		
28	FLR_CAPABLE. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Endpoints only) Indicates if the function supports Function Level Resets. For non-Endpoints this field is Reserved.																		
27:26	CAPTURED_SLOT_POWER_SCALE. Read-only. Reset: Fixed,0h. (Upstream Ports only) Indicates the scale used for the Slot Power Limit Value. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1.0x</td></tr> <tr> <td>1h</td><td>0.1x</td></tr> <tr> <td>2h</td><td>0.01x</td></tr> <tr> <td>3h</td><td>0.001x</td></tr> </table>	Value	Description	0h	1.0x	1h	0.1x	2h	0.01x	3h	0.001x								
Value	Description																		
0h	1.0x																		
1h	0.1x																		
2h	0.01x																		
3h	0.001x																		
25:18	CAPTURED_SLOT_POWER_LIMIT. Read-only. Reset: Fixed,00h. (Upstream Ports only) In combination with the Slot Power Limit Scale value, indicates the upper limit on power supplied by slot.																		
17	Reserved.																		
16	ERR_COR_SUBCLASS_CAPABLE. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the ERR_COR Subclass field in ERR_COR messages.																		
15	ROLE_BASED_ERR_REPORTING. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates the function implements Role-Based Error Reporting functionality.																		
14:12	Reserved.																		
11:9	L1_ACCEPTABLE_LATENCY. Read-only. Reset: Fixed,0h. Description: (Endpoints only) Indicates the maximum acceptable latency that an Endpoint can withstand due to the transition from L1 state to L0 state. For non-Endpoints this field is Reserved. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 us</td></tr> <tr> <td>1h</td><td>2 us</td></tr> <tr> <td>2h</td><td>4 us</td></tr> <tr> <td>3h</td><td>8 us</td></tr> <tr> <td>4h</td><td>16 us</td></tr> <tr> <td>5h</td><td>32 us</td></tr> <tr> <td>6h</td><td>64 us</td></tr> <tr> <td>7h</td><td>No Limit</td></tr> </table>	Value	Description	0h	1 us	1h	2 us	2h	4 us	3h	8 us	4h	16 us	5h	32 us	6h	64 us	7h	No Limit
Value	Description																		
0h	1 us																		
1h	2 us																		
2h	4 us																		
3h	8 us																		
4h	16 us																		
5h	32 us																		
6h	64 us																		
7h	No Limit																		
8:6	L0S_ACCEPTABLE_LATENCY. Read-only. Reset: Fixed,0h. Description: (Endpoints only) Indicates the maximum acceptable total latency that Endpoint can withstand due to the transition from L0s state to L0 state. For non-Endpoints this field is Reserved.																		

	ValidValues:	
	Value	Description
	0h	64 ns
	1h	128 ns
	2h	256 ns
	3h	512 ns
	4h	1 us
	5h	2 us
	6h	4 us
	7h	No Limit
5	EXTENDED_TAG . Read-only. Reset: Fixed,1. 0=5 Bit Tag Supported. 1=8 Bit Tag Supported. When 10-Bit Tag Requester Supported bit is clear, indicates the maximum supported size of the Tag field as a Requester.	
4:3	PHANTOM_FUNC . Read-only. Reset: Fixed,0h. Indicates the support for use of unclaimed function numbers to extend the number of outstanding transactions allowed by logically combining unclaimed function numbers with the Tag identifier.	
	ValidValues:	
	Value	Description
	0h	No Phantom Functions
	1h	1 Phantom Function
	2h	3 Phantom Functions
	3h	7 Phantom Functions
2:0	MAX_PAYLOAD_SUPPORT . Read-only. Reset: 2h. Indicates the maximum payload size that the function can support for TLPs.	
	ValidValues:	
	Value	Description
	0h	128 Bytes
	1h	256 Bytes
	2h	512 Bytes
	3h	1024 Bytes
	4h	2048 Bytes
	5h	4096 Bytes
	7h-6h	Reserved.

BXXD07F[1...2]x060 (NBIFRCCFG::DEVICE_CNTL)

The Device Control register controls device specific parameters.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x060; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x060; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x060; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000_[1:0]060; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000060; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]060; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000060; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description																
15	BRIDGE_CFG_RETRY_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Description: (Bridges only) Controls if a PCI Express to PCI/PCI-X Bridge is permitted to return Configuration Retry Status. For non-Bridges and non-Endpoints this bit is Reserved.																
14:12	MAX_READ_REQUEST_SIZE. Read-write. Reset: 2h. Controls the maximum Read Request size for the function as a Requester. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>128 Bytes</td></tr> <tr> <td>1h</td><td>256 Bytes</td></tr> <tr> <td>2h</td><td>512 Bytes</td></tr> <tr> <td>3h</td><td>1024 Bytes</td></tr> <tr> <td>4h</td><td>2048 Bytes</td></tr> <tr> <td>5h</td><td>4096 Bytes</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	128 Bytes	1h	256 Bytes	2h	512 Bytes	3h	1024 Bytes	4h	2048 Bytes	5h	4096 Bytes	7h-6h	Reserved.
Value	Description																
0h	128 Bytes																
1h	256 Bytes																
2h	512 Bytes																
3h	1024 Bytes																
4h	2048 Bytes																
5h	4096 Bytes																
7h-6h	Reserved.																
11	NO_SNOOP_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. Controls if the function is permitted to set the No Snoop bit in the Requester Attributes of transactions it initiates that do not require hardware enforced cache coherency.																
10	AUX_POWER_PM_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if a function is permitted to draw AUX power independent of PME AUX power.																
9	PHANTOM_FUNC_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. When 10-Bit Tag Requester Enable bit is clear, controls if a function is permitted to use unclaimed function numbers as Phantom Functions to extend the number of outstanding transaction identifiers.																
8	EXTENDED_TAG_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. When 10-Bit Tag Requester Enable bit is clear, controls if a function is permitted to use an 8-bit Tag field as a Requester. When both bits are disabled the function is restricted to use a 5-bit Tag field.																
7:5	MAX_PAYLOAD_SIZE. Read-write. Reset: 0h. Controls the maximum TLP payload size for the function. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>128 Bytes</td></tr> <tr> <td>1h</td><td>256 Bytes</td></tr> <tr> <td>2h</td><td>512 Bytes</td></tr> <tr> <td>3h</td><td>1024 Bytes</td></tr> <tr> <td>4h</td><td>2048 Bytes</td></tr> <tr> <td>5h</td><td>4096 Bytes</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	128 Bytes	1h	256 Bytes	2h	512 Bytes	3h	1024 Bytes	4h	2048 Bytes	5h	4096 Bytes	7h-6h	Reserved.
Value	Description																
0h	128 Bytes																
1h	256 Bytes																
2h	512 Bytes																
3h	1024 Bytes																
4h	2048 Bytes																
5h	4096 Bytes																
7h-6h	Reserved.																
4	RELAXED_ORD_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. Controls if the function is permitted to set the Relaxed Ordering bit in the Attributes field of transactions it initiates that do not require strong write ordering.																
3	USR_REPORT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Unsupported Requests.																
2	FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Fatal errors.																
1	NON_FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Non-fatal errors.																

0	CORR_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of correctable errors.
---	--

BXXD07F[1...2]x062 (NBIFRCCFG::DEVICE_STATUS)	
The Device Status register provides information about device specific parameters.	
_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x062; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]	
_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x062; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]	
_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x062; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]	
_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]062; NBIO0NBIF0RCCFG=1010_0000h	
_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000062; NBIO0NBIF1RCCFG=1020_0000h	
_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]062; NBIO1NBIF0RCCFG=1030_0000h	
_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000062; NBIO1NBIF1RCCFG=1040_0000h	
Bits	Description
15:7	Reserved.
6	EMER_POWER_REDUCTION_DETECTED. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. Description: (Upstream Ports only) When Emergency Power Reduction Supported field is 1 or 2, indicates if the function has entered the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.
5	TRANSACTIONS_PEND. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function has issued Non-Posted Requests, on its own behalf, which have not been completed.
4	AUX_PWR. Read-write. Reset: 0. 0=Not Detected. 1=Detected. Functions that require AUX power report this bit as set if AUX power is detected by the function.
3	USR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function received an Unsupported Request.
2	FATAL_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of Fatal errors detected.
1	NON_FATAL_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of Non-fatal errors detected.
0	CORR_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of correctable errors detected.

BXXD07F[1...2]x064 (NBIFRCCFG::LINK_CAP)

Read-only.

The Link Capabilities register identifies Link specific capabilities.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x064; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x064; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x064; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]064; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000064; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]064; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000064; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description																		
31:24	PORT_NUMBER. Read-only. Reset: 00h. Indicates the Port number for the Link.																		
23	Reserved.																		
22	ASPM_OPTIONALITY_COMPLIANCE. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the Port supports the ASPM Optionality functionality.																		
21	LINK_BW_NOTIFICATION_CAP. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the Link Bandwidth Notification status and interrupt mechanisms. For Upstream Ports, this bit is Reserved.																		
20	DL_ACTIVE_REPORTING_CAPABLE. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the reporting of DL_Active state of the Data Link Control and Management State Machine. For Upstream Ports, this bit is Reserved.																		
19	SURPRISE_DOWN_ERR_REPORTING. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the detecting and reporting of a Surprise Down error condition. For Upstream Ports, this bit is Reserved.																		
18	CLOCK_POWER_MANAGEMENT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Upstream Ports only) Indicates if the Port tolerates removal of REFCLK via the CLKREQ# mechanism when the Link is in L1 or L2/L3 Ready. For Downstream Ports, this bit is Reserved.																		
17:15	L1_EXIT_LATENCY. Read-only. Reset: 0h. Indicates the L1 exit latency for the Link. The value reported indicates the length of time this Port requires to complete transition from L1 to L0. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>up to 999 ns</td></tr> <tr> <td>1h</td><td>1 to 1.9 us</td></tr> <tr> <td>2h</td><td>2 to 3.9 us</td></tr> <tr> <td>3h</td><td>4 to 7.9 us</td></tr> <tr> <td>4h</td><td>8 to 15.9 us</td></tr> <tr> <td>5h</td><td>16 to 31.9 us</td></tr> <tr> <td>6h</td><td>32 to 64 us</td></tr> <tr> <td>7h</td><td>more than 64 us</td></tr> </table>	Value	Description	0h	up to 999 ns	1h	1 to 1.9 us	2h	2 to 3.9 us	3h	4 to 7.9 us	4h	8 to 15.9 us	5h	16 to 31.9 us	6h	32 to 64 us	7h	more than 64 us
Value	Description																		
0h	up to 999 ns																		
1h	1 to 1.9 us																		
2h	2 to 3.9 us																		
3h	4 to 7.9 us																		
4h	8 to 15.9 us																		
5h	16 to 31.9 us																		
6h	32 to 64 us																		
7h	more than 64 us																		
14:12	L0S_EXIT_LATENCY. Read-only. Reset: 0h. Indicates the L0s exit latency for the Link. The value reported indicates the length of time this Port requires to complete transition from L0s to L0.																		

	ValidValues:	
	Value	Description
	0h	up to 63 ns
	1h	64 to 127 ns
	2h	128 to 255 ns
	3h	256 to 511 ns
	4h	512 to 999 ns
	5h	1 to 1.9 us
	6h	2 to 4 us
	7h	more than 4 us
11:10	PM_SUPPORT. Read-only. Reset: 3h. Indicates the level of ASPM supported on the Link.	
	ValidValues:	
	Value	Description
	0h	No ASPM Supported
	1h	L0s Supported
	2h	L1 Supported
	3h	L0s and L1 Supported
9:4	LINK_WIDTH. Read-only. Reset: 10h. Indicates the maximum width of the Link.	
	ValidValues:	
	Value	Description
	00h	Reserved.
	01h	x1
	02h	x2
	03h	Reserved.
	04h	x4
	07h-05h	Reserved.
	08h	x8
	0Bh-09h	Reserved.
	0Ch	x12
	0Fh-0Dh	Reserved.
	10h	x16
	1Fh-11h	Reserved.
	20h	x32
	3Fh-21h	Reserved.
3:0	LINK_SPEED. Read-only. Reset: 5h. Indicates the maximum speed of the Link.	
	ValidValues:	
	Value	Description
	0h	Reserved.
	1h	2.5 GT/s
	2h	5.0 GT/s
	3h	8.0 GT/s
	4h	16.0 GT/s
	5h	32.0 GT/s
	Fh-6h	Reserved.

BXXD07F[1...2]x068 (NBIFRCCFG::LINK_CNTL)

The Link Control register controls Link specific parameters.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x068; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x068; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x068; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]068; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000068; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]068; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000068; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description										
15:14	DRS_SIGNALING_CONTROL. Read-write. Reset: Fixed,0h. (Downstream Ports only) When DRS Supported bit is set, controls the mechanism used to report reception of a DRS Message. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>DRS not Reported</td></tr> <tr> <td>1h</td><td>DRS Interrupt Enabled</td></tr> <tr> <td>2h</td><td>DRS to FRS Signaling Enabled</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	DRS not Reported	1h	DRS Interrupt Enabled	2h	DRS to FRS Signaling Enabled	3h	Reserved.
Value	Description										
0h	DRS not Reported										
1h	DRS Interrupt Enabled										
2h	DRS to FRS Signaling Enabled										
3h	Reserved.										
13:12	Reserved.										
11	LINK_AUTONOMOUS_BW_INT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. (Downstream Ports only) Controls if the function generates an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been set.										
10	LINK_BW_MANAGEMENT_INT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. (Downstream Ports only) Controls if the function generates an interrupt to indicate that the Link Bandwidth Management Status bit has been set.										
9	HW_AUTONOMOUS_WIDTH_DISABLE. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the Port's ability to autonomously direct changes in link width.										
8	CLOCK_POWER_MANAGEMENT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: (Upstream Ports only) Controls if the function is permitted to use CLKREQ# signal to power manage the Link clock. For Downstream Ports, this bit is Reserved.										
7	EXTENDED_SYNC. Read-write. Reset: 0. 0=Disable. 1=Enable. Forces the transmission of additional ordered sets, exiting the L0s or Recovery states.										
6	COMMON_CLOCK_CFG. Read-write. Reset: 0. 0=Same REFCLK not Used. 1=Same REFCLK Used. Indicates if this component and the component at the opposite end of this Link are operating with a distributed common reference clock.										
5	RETRAIN_LINK. Write-only. Reset: 0. 0=Normal Operation. 1=Retrain Link. (Downstream Ports only) A write of 1 to this bit initiates Link retraining by directing the Physical Layer LTSSM to the Recovery state. Reads of this bit always return 0b.										
4	LINK_DIS. Read-write. Reset: 0. 0=Normal Operation. 1=Disable Link. Description: (Downstream Ports only) Disables the Link when set to 1, by directing the Physical Layer LTSSM to the Disabled state. For Upstream Ports, this bit is Reserved.										
3	READ_CPL_BOUNDARY. Read-write. Reset: Fixed,0. 0=64 Byte. 1=128 Byte. Description: Indicates the RCB value for the Root Port sourcing the topology associated with the Link. For Switches, this bit is Reserved.										
2	PTM_PROP_DELAY_ADAPT_INTER_B. Read-write. Reset: Fixed,0. 0=Interpretation A. 1=Interpretation B. Description: Controls the interpretation of the Propagation Delay[31:0] field of the PTM Message. For devices that don't support PTM, this bit is Reserved.										
1:0	PM_CONTROL. Read-write. Reset: 0h. Controls the level of ASPM enabled on the Link.										

	ValidValues:	
	Value	Description
	0h	Disabled
	1h	Tx_L0s Entry Enabled
	2h	L1 Entry Enabled
	3h	Tx_L0s and L1 Entry Enabled

BXXD07F[1...2]x06A (NBIFRCCFG::LINK_STATUS)

The Link Status register provides information about Link specific parameters.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x06A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x06A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x06A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]06A; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000006A; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]06A; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000006A; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description																														
15	LINK_AUTONOMOUS_BW_STATUS. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates that hardware has autonomously changed the Link's speed or width, without the Port transitioning through DL_Down status, for reasons other than to attempt to correct unreliable Link operation.																														
14	LINK_BW_MANAGEMENT_STATUS. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Description: Indicates that either of the following has occurred without the Port transitioning through DL_Down status: A Link retraining has completed following a write of 1 to the Retrain Link bit. Hardware has changed the Link's speed or width to attempt to correct unreliable Link operation, either through an LTSSM timeout or a higher level process.																														
13	DL_ACTIVE. Read-only. Reset: 1. 0=Not DL_Active state. 1=DL_Active state. If Data Link Layer Link Active Capability is supported and when the optionally supported SFI DLL State Mask bit is clear, indicates the status of the Data Link Control and Management State Machine.																														
12	SLOT_CLOCK_CFG. Read-only. Reset: Fixed,1. 0=Same REFCLK not Required. 1=Same REFCLK Required. Indicates if the component uses the same physical reference clock that the platform provides on the connector.																														
11	LINK_TRAINING. Read-only. Reset: 0. 0=Normal. 1=Link Training in Progress. Description: (Downstream Ports only) Indicates that Link training is in progress (Physical Layer LTSSM in Configuration or Recovery state) or that 1 was written to the Retrain Link bit but Link training has not yet begun. Hardware clears this bit once Link training is complete. For Upstream Ports, this bit is Reserved.																														
10	Reserved.																														
9:4	NEGOTIATED_LINK_WIDTH. Read-only. Reset: 10h. Indicates the negotiated width of the Link. ValidValues:																														
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>Reserved.</td></tr> <tr> <td>01h</td><td>x1</td></tr> <tr> <td>02h</td><td>x2</td></tr> <tr> <td>03h</td><td>Reserved.</td></tr> <tr> <td>04h</td><td>x4</td></tr> <tr> <td>07h-05h</td><td>Reserved.</td></tr> <tr> <td>08h</td><td>x8</td></tr> <tr> <td>0Bh-09h</td><td>Reserved.</td></tr> <tr> <td>0Ch</td><td>x12</td></tr> <tr> <td>0Fh-0Dh</td><td>Reserved.</td></tr> <tr> <td>10h</td><td>x16</td></tr> <tr> <td>1Fh-11h</td><td>Reserved.</td></tr> <tr> <td>20h</td><td>x32</td></tr> <tr> <td>3Fh-21h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	Reserved.	01h	x1	02h	x2	03h	Reserved.	04h	x4	07h-05h	Reserved.	08h	x8	0Bh-09h	Reserved.	0Ch	x12	0Fh-0Dh	Reserved.	10h	x16	1Fh-11h	Reserved.	20h	x32	3Fh-21h	Reserved.
Value	Description																														
00h	Reserved.																														
01h	x1																														
02h	x2																														
03h	Reserved.																														
04h	x4																														
07h-05h	Reserved.																														
08h	x8																														
0Bh-09h	Reserved.																														
0Ch	x12																														
0Fh-0Dh	Reserved.																														
10h	x16																														
1Fh-11h	Reserved.																														
20h	x32																														
3Fh-21h	Reserved.																														
3:0	CURRENT_LINK_SPEED. Read-only. Reset: 5h. Indicates the negotiated speed of the Link.																														

ValidValues:		
	Value	Description
	0h	Reserved.
	1h	2.5 GT/s
	2h	5.0 GT/s
	3h	8.0 GT/s
	4h	16.0 GT/s
	5h	32.0 GT/s
	Fh-6h	Reserved.

BXXD07F[1...2]x06C (NBIFRCCFG::SLOT_CAP)

The Slot Capabilities register identifies slot specific capabilities.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x06C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x06C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x06C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]06C; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000006C; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]06C; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000006C; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description										
31:19	PHYSICAL_SLOT_NUM. Read-write. Reset: Fixed,0000h. Indicates the physical slot number attached to this Port.										
18	NO_COMMAND_COMPLETED_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if this slot does not generate software notification when an issued command is completed by the Hot-Plug Controller.										
17	ELECTROMECH_INTERLOCK_PRESENT. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if an Electromechanical Interlock is implemented for this slot.										
16:15	SLOT_PWR_LIMIT_SCALE. Read-write. Indicates the scale used for the Slot Power Limit Value.										
ValidValues:											
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1.0x</td></tr> <tr> <td>1h</td><td>0.1x</td></tr> <tr> <td>2h</td><td>0.01x</td></tr> <tr> <td>3h</td><td>0.001x</td></tr> </table>	Value	Description	0h	1.0x	1h	0.1x	2h	0.01x	3h	0.001x
Value	Description										
0h	1.0x										
1h	0.1x										
2h	0.01x										
3h	0.001x										
14:7	SLOT_PWR_LIMIT_VALUE. Read-write. In combination with the Slot Power Limit Scale value, indicates the upper limit on power supplied by this slot.										
6	HOTPLUG_CAPABLE. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if this slot is capable of supporting Hot-Plug operations.										
5	HOTPLUG_SURPRISE. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if an adapter present in this slot might be removed from the system without any prior notification.										
4	PWR_INDICATOR_PRESENT. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if a Power Indicator is implemented for this slot.										
3	ATTN_INDICATOR_PRESENT. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if an Attention Indicator is implemented for this slot.										
2	MRL_SENSOR_PRESENT. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if a Manually-operated Retention Latch Sensor is implemented for this slot.										
1	PWR_CONTROLLER_PRESENT. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if a Power Controller is implemented for this slot.										
0	ATTN_BUTTON_PRESENT. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if an Attention Button is implemented for this slot.										

BXXD07F[1...2]x070 (NBIFRCCFG::SLOT_CNTL)

Read-write.

The Slot Control register controls slot specific parameters.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x070; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x070; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x070; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]070; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000070; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]070; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000070; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description										
15	Reserved.										
14	INBAND_PD_DISABLE . Read-write. Reset: Fixed,0. 0=Enable. 1=Disable. If In-band Presence Detect Disable Capability is supported, controls the Port's ability to use in-band presence to determine Presence Detect State and Component Presence.										
13	AUTO_SLOT_PWR_LIMIT_DISABLE . Read-write. Reset: Fixed,0. 0=Enable. 1=Disable. (Downstream Ports only) Controls the Port's ability of automatically sending a Set Slot Power Limit Message when a Link transitions from non-DL_Up to DL_Up status.										
12	DL_STATE_CHANGED_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. If Data Link Layer Link Active Capability is supported, controls if the function generates software notification when Data Link Layer Link Active Reporting bit is changed.										
11	ELECTROMECH_INTERLOCK_CNTL . Read-write. Reset: Fixed,0. If Electromechanical Interlock is supported, writes of 1 causes the state of the Electromechanical Interlock to toggle. Writes of 0 have no effect. Reads always return 0.										
10	PWR_CONTROLLER_CNTL . Read-write. Reset: Fixed,0. 0=Power On. 1=Power Off. If Power Controller is supported, writes set the power state of the slot to the written state. Read returns the last written value.										
9:8	PWR_INDICATOR_CNTL . Read-write. Reset: Fixed,0h. If Power Indicator is supported, writes set the Power Indicator to the written state. Reads return the last written value.										
	ValidValues:										
	<table><tr><th>Value</th><th>Description</th></tr><tr><td>0h</td><td>Reserved.</td></tr><tr><td>1h</td><td>On</td></tr><tr><td>2h</td><td>Blink</td></tr><tr><td>3h</td><td>Off</td></tr></table>	Value	Description	0h	Reserved.	1h	On	2h	Blink	3h	Off
	Value	Description									
	0h	Reserved.									
	1h	On									
2h	Blink										
3h	Off										
7:6	ATTN_INDICATOR_CNTL . Read-write. Reset: Fixed,0h. If Attention Indicator is supported, writes set the Attention Indicator to the written state. Reads return the last written value.										
	ValidValues:										
	<table><tr><th>Value</th><th>Description</th></tr><tr><td>0h</td><td>Reserved.</td></tr><tr><td>1h</td><td>On</td></tr><tr><td>2h</td><td>Blink</td></tr><tr><td>3h</td><td>Off</td></tr></table>	Value	Description	0h	Reserved.	1h	On	2h	Blink	3h	Off
	Value	Description									
	0h	Reserved.									
	1h	On									
2h	Blink										
3h	Off										
5	HOTPLUG_INTR_EN . Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. If Hot-Plug Capability is supported, controls if the function generates an interrupt on enabled Hot-Plug events.										
4	COMMAND_COMPLETED_INTR_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. If Command Completed notification is supported, controls if the function generates software notification when a command is completed by the Hot-Plug Controller.										
3	PRESENCE_DETECT_CHANGED_EN . Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. If Hot-Plug Capability is supported, controls if the function generates software notification on a presence detect changed event.										

2	MRL_SENSOR_CHANGED_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. If MRL Sensor is supported, controls if the function generates software notification on a MRL sensor changed event.
1	PWR_FAULT_DETECTED_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. If Power Fault Detection is supported, controls if the function generates software notification on a power fault event.
0	ATTN_BUTTON_PRESSED_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. If Attention Button is supported, controls if the function generates software notification on an attention button pressed event.

BXXD07F[1...2]x072 (NBIFRCCFG::SLOT_STATUS)

The Slot Status register provides information about slot specific parameters.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x072; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x072; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x072; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]072; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000072; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]072; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000072; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:9	Reserved.
8	DL_STATE_CHANGED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. If Data Link Layer Link Active Capability is supported, indicates if the value reported in the Data Link Layer Link Active bit of the Link Status register is changed.
7	ELECTROMECH_INTERLOCK_STATUS. Read-write. Reset: Fixed,0. 0=Electromechanical Interlock Disengaged. 1=Electromechanical Interlock Engaged. If Electromechanical Interlock is supported, indicates the status of the Electromechanical Interlock.
6	PRESENCE_DETECT_STATE. Read-write. Reset: Fixed,1. 0=Adapter not Present. 1=Adapter Present. When the optionally supported SFI PD State Mask bit is clear, indicates the presence of an adapter in the slot, based on all enabled presence detect mechanisms.
5	MRL_SENSOR_STATE. Read-write. Reset: Fixed,0. 0=MRL Closed. 1=MRL Open. If MRL Sensor is supported, indicates the status of the MRL sensor.
4	COMMAND_COMPLETED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. If Command Completed notification is supported, indicates if the Hot-Plug Controller completes an issued command.
3	PRESENCE_DETECT_CHANGED. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. If Hot-Plug Capability is supported, indicates if the value reported in the Presence Detect State bit is changed.
2	MRL_SENSOR_CHANGED. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. If MRL Sensor is supported, indicates if a MRL sensor state change is detected.
1	PWR_FAULT_DETECTED. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. If Power Fault Detection is supported, indicates if the power controller detected a power fault at this slot.
0	ATTN_BUTTON_PRESSED. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. If Attention Button is supported, indicates if the attention button is pressed.

BXXD07F[1...2]x074 (NBIFRCCFG::ROOT_CNTL)

Read-write. Reset: 0000h.

The Root Control register controls Root Complex specific parameters.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x074; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x074; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x074; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]074; NBIO0NBIF0RCCFG=1010_0000h_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000074; NBIO0NBIF1RCCFG=1020_0000h_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]074; NBIO1NBIF0RCCFG=1030_0000h_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000074; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:5	Reserved.
4	CRS_SOFTWARE_VISIBILITY_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Root Port returns Configuration Request Retry Status Completion Status to software.
3	PM_INTERRUPT_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls interrupt generation upon receipt of a PME Message.
2	SERR_ON_FATAL_ERR_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a System Error should be generated if a Fatal error is reported by any of the devices in the hierarchy associated with this Root Port.
1	SERR_ON_NONFATAL_ERR_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a System Error should be generated if a Non-fatal error is reported by any of the devices in the hierarchy associated with this Root Port.
0	SERR_ON_CORR_ERR_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a System Error should be generated if a correctable error is reported by any of the devices in the hierarchy associated with this Root Port.

BXXD07F[1...2]x076 (NBIFRCCFG::ROOT_CAP)

Read-write. Reset: Fixed,0001h.

The Root Capabilities register identifies Root Port specific capabilities.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x076; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x076; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x076; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]076; NBIO0NBIF0RCCFG=1010_0000h_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000076; NBIO0NBIF1RCCFG=1020_0000h_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]076; NBIO1NBIF0RCCFG=1030_0000h_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000076; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:1	Reserved.
0	CRS_SOFTWARE_VISIBILITY . Read-write. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the Root Port is capable of returning Configuration Request Retry Status Completion Status to software.

BXXD07F[1...2]x078 (NBIFRCCFG::ROOT_STATUS)

Reset: 0000_0000h.

The Root Status register provides information about device specific parameters.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x078; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x078; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x078; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]078; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000078; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]078; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000078; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:18	Reserved.
17	PME_PENDING. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if another PME is pending when the PME Status bit is set. Hardware clears this bit when no more PMEs are pending.
16	PME_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if PME was asserted by the PME Requester indicated in the PME Requester ID field.
15:0	PME_REQUESTOR_ID. Read-only. Reset: 0000h. When PME Status is set, indicates the Requester ID of the PME Requester.

BXXD07F[1...2]x07C (NBIFRCCFG::DEVICE_CAP2)

Read-only.

The Device Capabilities 2 register identifies device specific capabilities.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x07C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x07C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x07C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]07C; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000007C; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]07C; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000007C; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description										
31	FRS_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports Function Readiness Status capability.										
30:27	Reserved.										
26	EMER_POWER_REDUCTION_INIT_REQ. Read-only. Reset: Fixed,0. 0=Initialization not Required. 1=Initialization Required. Description: (Upstream Ports only) Indicates if the function requires software initialization upon exiting the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.										
25:24	EMER_POWER_REDUCTION_SUPPORTED. Read-only. Reset: Fixed,0h. Description: (Upstream Ports only) Indicates if the function supports the Emergency Power Reduction mechanism. For Downstream Ports, this bit is Reserved. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Not Supported</td></tr> <tr> <td>1h</td><td>Supported using Device Specific mechanism</td></tr> <tr> <td>2h</td><td>Supported using Form Factor or Device Specific mechanisms</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Not Supported	1h	Supported using Device Specific mechanism	2h	Supported using Form Factor or Device Specific mechanisms	3h	Reserved.
Value	Description										
0h	Not Supported										
1h	Supported using Device Specific mechanism										
2h	Supported using Form Factor or Device Specific mechanisms										
3h	Reserved.										
23:22	MAX_END_END_TLP_PREFIXES. Read-only. Reset: 0h. Indicates the maximum number of End-End TLP Prefixes supported by a function with End-End TLP Prefix Supported set. If End-End TLP Prefix Supported bit is not set, this field is Reserved. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>4 E-E TLP Prefixes Supported</td></tr> <tr> <td>1h</td><td>1 E-E TLP Prefix Supported</td></tr> <tr> <td>2h</td><td>2 E-E TLP Prefixes Supported</td></tr> <tr> <td>3h</td><td>3 E-E TLP Prefixes Supported</td></tr> </table>	Value	Description	0h	4 E-E TLP Prefixes Supported	1h	1 E-E TLP Prefix Supported	2h	2 E-E TLP Prefixes Supported	3h	3 E-E TLP Prefixes Supported
Value	Description										
0h	4 E-E TLP Prefixes Supported										
1h	1 E-E TLP Prefix Supported										
2h	2 E-E TLP Prefixes Supported										
3h	3 E-E TLP Prefixes Supported										
21	END_END_TLP_PREFIX_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports receiving End-End TLP Prefixes.										
20	EXTENDED_FMT_FIELD_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the 3-bit definition of the Fmt field. When not set, the function supports only the 2-bit definition of the Fmt field.										
19:18	OBFF_SUPPORTED. Read-only. Reset: 0h. Indicates if the function supports Optimized Buffer Flush/Fill signaling. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>OBFF not Supported</td></tr> <tr> <td>1h</td><td>OBFF using Message Supported</td></tr> <tr> <td>2h</td><td>OBFF using WAKE# Supported</td></tr> <tr> <td>3h</td><td>OBFF using WAKE# and Message Supported</td></tr> </table>	Value	Description	0h	OBFF not Supported	1h	OBFF using Message Supported	2h	OBFF using WAKE# Supported	3h	OBFF using WAKE# and Message Supported
Value	Description										
0h	OBFF not Supported										
1h	OBFF using Message Supported										
2h	OBFF using WAKE# Supported										
3h	OBFF using WAKE# and Message Supported										

17	TEN_BIT_TAG_REQUESTER_SUPPORTED. Read-only. Reset: 0. 0=Use Extended Tag Field Supported. 1=10-Bit Tag Supported. Indicates the maximum supported size of the Tag field as a Requester.										
16	TEN_BIT_TAG_COMPLETER_SUPPORTED. Read-only. Reset: 1. 0=8-Bit Tag Supported. 1=10-Bit Tag Supported. Indicates the maximum supported size of the Tag field as a Completer.										
15:14	LN_SYSTEM_CLS. Read-only. Reset: Fixed,0h. For Root Ports, indicates if the Root Port supports LN protocol as an LN Completer. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>LN Completer not Supported</td></tr> <tr> <td>1h</td><td>LN Completer with 64 byte cachelines</td></tr> <tr> <td>2h</td><td>LN Completer with 128 byte cachelines</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	LN Completer not Supported	1h	LN Completer with 64 byte cachelines	2h	LN Completer with 128 byte cachelines	3h	Reserved.
Value	Description										
0h	LN Completer not Supported										
1h	LN Completer with 64 byte cachelines										
2h	LN Completer with 128 byte cachelines										
3h	Reserved.										
13:12	TPH_CPLR_SUPPORTED. Read-only. Reset: 0h. For Root Ports and Endpoints, indicates if the Completer supports TPH or Extended TPH. For all other functions, this field is Reserved. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>TPH and Extended TPH Completer not Supported</td></tr> <tr> <td>1h</td><td>TPH Completer Supported and Extended TPH Completer not Supported</td></tr> <tr> <td>2h</td><td>Reserved.</td></tr> <tr> <td>3h</td><td>TPH and Extended TPH Completer Supported</td></tr> </table>	Value	Description	0h	TPH and Extended TPH Completer not Supported	1h	TPH Completer Supported and Extended TPH Completer not Supported	2h	Reserved.	3h	TPH and Extended TPH Completer Supported
Value	Description										
0h	TPH and Extended TPH Completer not Supported										
1h	TPH Completer Supported and Extended TPH Completer not Supported										
2h	Reserved.										
3h	TPH and Extended TPH Completer Supported										
11	LTR_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the Latency Tolerance Reporting mechanism.										
10	NO_RO_ENABLED_P2P_PASSING. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Downstream Ports or Switch Upstream Ports only) Indicates if a routing element supports never allowing posted requests with Relaxed Ordering attribute bit set, to pass each other. For Endpoints, this bit is Reserved.										
9	CAS128_CMPLT_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 128-bit AtomicOp completer.										
8	ATOMICOP_64CMPLT_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 64-bit AtomicOp completer.										
7	ATOMICOP_32CMPLT_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 32-bit AtomicOp completer.										
6	ATOMICOP_ROUTING_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Downstream Ports or Switch Upstream Ports only) Indicates if a Port supports AtomicOp routing. For Endpoints, this bit is Reserved.										
5	ARI_FORWARDING_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if a Port supports ARI forwarding. For Upstream Ports, this bit is Reserved.										
4	CPL_TIMEOUT_DIS_SUPPORTED. Read-only. 0=Not Supported. 1=Supported. Indicates if a Requester supports the Completion Timeout disable mechanism. For functions that don't issue requests, this field is Reserved.										
3:0	CPL_TIMEOUT_RANGE_SUPPORTED. Read-only. Indicates if a Requester supports the Completion Timeout programmability mechanism. For functions that don't issue requests, this field is Reserved.										

	ValidValues:	
	Value	Description
	0h	Fixed
	1h	Range A Supported
	2h	Range B Supported
	3h	Ranges A & B Supported
	5h-4h	Reserved.
	6h	Ranges B & C Supported
	7h	Ranges A & B & C Supported
	Dh-8h	Reserved.
	Eh	Ranges B & C & D Supported
	Fh	Ranges A & B & C & D Supported

BXXD07F[1...2]x080 (NBIFRCCFG::DEVICE_CNTL2)

Read-write.

The Device Control 2 register controls device specific parameters.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x080; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x080; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x080; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]080; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000080; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]080; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000080; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description										
15	END_END_TLP_PREFIX_BLOCKING. Read-write. Reset: 0. 0=Disable. 1=Enable. (Downstream Ports or Switch Upstream Ports only) Controls the ability of a Port to block TLPs containing End-End TLP Prefixes that target going out of this Egress Port.										
14:13	OBFF_EN. Read-write. Reset: 0h. Controls if the function is permitted to use Optimized Buffer Flush/Fill signaling. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Disable</td></tr> <tr> <td>1h</td><td>Enable OBFF Message A</td></tr> <tr> <td>2h</td><td>Enable OBFF Message B</td></tr> <tr> <td>3h</td><td>Enable OBFF WAKE#</td></tr> </table>	Value	Description	0h	Disable	1h	Enable OBFF Message A	2h	Enable OBFF Message B	3h	Enable OBFF WAKE#
Value	Description										
0h	Disable										
1h	Enable OBFF Message A										
2h	Enable OBFF Message B										
3h	Enable OBFF WAKE#										
12	TEN_BIT_TAG_REQUESTER_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a function is permitted to use a 10-bit Tag field as a Requester. When disabled the function uses the setting in the Extended Tag Field Enable bit.										
11	EMER_POWER_REDUCTION_REQUEST. Read-write. Reset: Fixed,0. 0=Normal Operation. 1=Enter Emergency Power Reduction state. Description: (Upstream Ports only) Triggers the function to enter the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.										
10	LTR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port is permitted to use the Latency Tolerance Reporting mechanism.										
9	IDO_COMPLETION_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function is permitted to set the IDO bit in the Attributes field of completions it returns.										
8	IDO_REQUEST_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function is permitted to set the IDO bit in the Attributes field of requests it initiates.										
7	ATOMICOP_EGRESS_BLOCKING. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: (Downstream Ports or Switch Upstream Ports only) Controls the ability of a Port to block AtomicOps that target going out of this Egress Port. For Endpoints, this bit is Reserved.										
6	ATOMICOP_REQUEST_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to initiate AtomicOp requests.										
5	ARI_FORWARDING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: (Downstream Ports only) Controls the ability of a Port to allow Configuration requests for Device Numbers greater than 0, when converting from a Type 1 Configuration cycle to a Type 0 Configuration cycle. For Upstream Ports, this bit is Reserved.										
4	CPL_TIMEOUT_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the ability of a function to use the completion timeout mechanism.										
3:0	CPL_TIMEOUT_VALUE. Read-write. Reset: 0h. Controls the completion timeout value for the function.										

Valid Values:	
Value	Description
0h	50 us to 50 ms (Fixed)
1h	50 to 100 us (Range A only)
2h	1 to 10 ms (Range A only)
4h-3h	Reserved.
5h	16 to 55 ms (Range B only)
6h	65 to 210 ms (Range B only)
8h-7h	Reserved.
9h	260 to 900 ms (Range C only)
Ah	1 to 3.5 s (Range C only)
Ch-Bh	Reserved.
Dh	4 to 13 s (Range D only)
Eh	17 to 64 s (Range D only)
Fh	Reserved.

BXXD07F[1...2]x082 (NBIFRCCFG::DEVICE_STATUS2)

Read-only. Reset: Fixed,0000h.

The Device Status 2 register provides information about device specific parameters.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x082; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x082; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x082; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]082; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000082; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]082; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000082; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:0	Reserved.

BXXD07F[1...2]x084 (NBIFRCCFG::LINK_CAP2)

Read-only.

The Link Capabilities 2 register identifies Link specific capabilities.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x084; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x084; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x084; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]084; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000084; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]084; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000084; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description																								
31	DRS_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports Device Readiness Status Capability.																								
30:25	Reserved.																								
24	RTM2_PRESENCE_DET_SUPPORT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the Port supports two Retimers presence detection.																								
23	RTM1_PRESENCE_DET_SUPPORT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the Port supports Retimer presence detection.																								
22:16	LOWER_SKP_OS_RCV_SUPPORT. Read-only. Reset: Fixed,00h. Indicates if the Port supports both SRIS and receiving SKP ordered sets at the SRNS rate, while running in SRIS, for the indicated speed(s). ValidValues: See: NBIFRCCFG::LINK_CAP2[LOWER_SKP_OS_RCV_SUPPORT] Valid Values.																								
15:9	LOWER_SKP_OS_GEN_SUPPORT. Read-only. Reset: Fixed,00h. Indicates if the Port supports both SRIS and software control of the SKP ordered set transmission scheduling rate for the indicated speed(s). ValidValues: See: NBIFRCCFG::LINK_CAP2[LOWER_SKP_OS_GEN_SUPPORT] Valid Values.																								
8	CROSSLINK_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports crosslinks.																								
7:1	SUPPORTED_LINK_SPEED. Read-only. Reset: 1Fh. Indicates the link speeds supported by the Port. ValidValues:																								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>Reserved.</td></tr> <tr> <td>01h</td><td>2.5 GT/s</td></tr> <tr> <td>02h</td><td>Reserved.</td></tr> <tr> <td>03h</td><td>2.5 to 5.0 GT/s</td></tr> <tr> <td>06h-04h</td><td>Reserved.</td></tr> <tr> <td>07h</td><td>2.5 to 8.0 GT/s</td></tr> <tr> <td>0Eh-08h</td><td>Reserved.</td></tr> <tr> <td>0Fh</td><td>2.5 to 16.0 GT/s</td></tr> <tr> <td>1Eh-10h</td><td>Reserved.</td></tr> <tr> <td>1Fh</td><td>2.5 to 32.0 GT/s</td></tr> <tr> <td>7Fh-20h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	Reserved.	01h	2.5 GT/s	02h	Reserved.	03h	2.5 to 5.0 GT/s	06h-04h	Reserved.	07h	2.5 to 8.0 GT/s	0Eh-08h	Reserved.	0Fh	2.5 to 16.0 GT/s	1Eh-10h	Reserved.	1Fh	2.5 to 32.0 GT/s	7Fh-20h	Reserved.
Value	Description																								
00h	Reserved.																								
01h	2.5 GT/s																								
02h	Reserved.																								
03h	2.5 to 5.0 GT/s																								
06h-04h	Reserved.																								
07h	2.5 to 8.0 GT/s																								
0Eh-08h	Reserved.																								
0Fh	2.5 to 16.0 GT/s																								
1Eh-10h	Reserved.																								
1Fh	2.5 to 32.0 GT/s																								
7Fh-20h	Reserved.																								
0	Reserved.																								

NBIFRCCFG::LINK_CAP2[LOWER_SKP_OS_RCV_SUPPORT] Valid Values

Value	Description
00h	Not Supported
01h	Supported at 2.5 GT/s
02h	Supported at 5.0 GT/s
03h	Supported at 2.5 to 5.0 GT/s

04h	Supported at 8.0 GT/s
05h	Supported at 2.5 & 8.0 GT/s
06h	Supported at 5.0 & 8.0 GT/s
07h	Supported at 2.5 to 8.0 GT/s
08h	Supported at 16.0 GT/s
09h	Supported at 2.5 & 16.0 GT/s
0Ah	Supported at 5.0 & 16.0 GT/s
0Bh	Supported at 2.5 & 5.0 & 16.0 GT/s
0Ch	Supported at 8.0 to 16.0 GT/s
0Dh	Supported at 2.5 & 8.0 & 16.0 GT/s
0Eh	Supported at 5.0 to 16.0 GT/s
0Fh	Supported at 2.5 to 16.0 GT/s
10h	Supported at 32.0 GT/s
11h	Supported at 2.5 & 32.0 GT/s
12h	Supported at 5.0 & 32.0 GT/s
13h	Supported at 2.5 & 5.0 & 32.0 GT/s
14h	Supported at 8.0 & 32.0 GT/s
15h	Supported at 2.5 & 8.0 & 32.0 GT/s
16h	Supported at 5.0 & 8.0 & 32.0 GT/s
17h	Supported at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Supported at 16.0 to 32.0 GT/s
19h	Supported at 2.5 & 16.0 & 32.0 GT/s
1Ah	Supported at 5.0 & 16.0 & 32.0 GT/s
1Bh	Supported at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Supported at 8.0 to 32.0 GT/s
1Dh	Supported at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Supported at 5.0 to 32.0 GT/s
1Fh	Supported at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

NBIFRCFG::LINK_CAP2[LOWER_SKP_OS_GEN_SUPPORT] Valid Values

Value	Description
00h	Not Supported
01h	Supported at 2.5 GT/s
02h	Supported at 5.0 GT/s
03h	Supported at 2.5 to 5.0 GT/s
04h	Supported at 8.0 GT/s
05h	Supported at 2.5 & 8.0 GT/s
06h	Supported at 5.0 & 8.0 GT/s
07h	Supported at 2.5 to 8.0 GT/s
08h	Supported at 16.0 GT/s
09h	Supported at 2.5 & 16.0 GT/s
0Ah	Supported at 5.0 & 16.0 GT/s
0Bh	Supported at 2.5 & 5.0 & 16.0 GT/s
0Ch	Supported at 8.0 to 16.0 GT/s
0Dh	Supported at 2.5 & 8.0 & 16.0 GT/s
0Eh	Supported at 5.0 to 16.0 GT/s
0Fh	Supported at 2.5 to 16.0 GT/s

10h	Supported at 32.0 GT/s
11h	Supported at 2.5 & 32.0 GT/s
12h	Supported at 5.0 & 32.0 GT/s
13h	Supported at 2.5 & 5.0 & 32.0 GT/s
14h	Supported at 8.0 & 32.0 GT/s
15h	Supported at 2.5 & 8.0 & 32.0 GT/s
16h	Supported at 5.0 & 8.0 & 32.0 GT/s
17h	Supported at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Supported at 16.0 to 32.0 GT/s
19h	Supported at 2.5 & 16.0 & 32.0 GT/s
1Ah	Supported at 5.0 & 16.0 & 32.0 GT/s
1Bh	Supported at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Supported at 8.0 to 32.0 GT/s
1Dh	Supported at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Supported at 5.0 to 32.0 GT/s
1Fh	Supported at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

BXXD07F[1...2]x088 (NBIFRCCFG::LINK_CNTL2)

Reset: 0045h.

The Link Control 2 register controls Link specific parameters.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x088; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x088; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x088; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]088; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000088; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]088; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000088; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description																										
15:12	COMPLIANCE_DEEMPHASIS. Read-write. Reset: 0h. Description: At 5.0 GT/s only, when using Enter Compliance bit, this field controls the Port's transmitter de-emphasis level in compliance mode. At 8.0 GT/s or higher only, when using Enter Compliance bit, this field controls the Port's transmitter Preset setting in compliance mode. This field is sticky. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>DeEmph -6.0 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -6.0 dB (5.0 GT/s)</td></tr> <tr> <td>1h</td><td>DeEmph -3.5 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -3.5 dB (5.0 GT/s)</td></tr> <tr> <td>2h</td><td>DeEmph -4.4 dB, Preshoot 0.0 dB</td></tr> <tr> <td>3h</td><td>DeEmph -2.5 dB, Preshoot 0.0 dB</td></tr> <tr> <td>4h</td><td>DeEmph -0.0 dB, Preshoot 0.0 dB</td></tr> <tr> <td>5h</td><td>DeEmph -0.0 dB, Preshoot 1.9 dB</td></tr> <tr> <td>6h</td><td>DeEmph -0.0 dB, Preshoot 2.5 dB</td></tr> <tr> <td>7h</td><td>DeEmph -6.0 dB, Preshoot 3.5 dB</td></tr> <tr> <td>8h</td><td>DeEmph -3.5 dB, Preshoot 3.5 dB</td></tr> <tr> <td>9h</td><td>DeEmph -0.0 dB, Preshoot 3.5 dB</td></tr> <tr> <td>Ah</td><td>DeEmph variable, Preshoot 0.0 dB</td></tr> <tr> <td>Fh-Bh</td><td>Reserved.</td></tr> </table>	Value	Description	0h	DeEmph -6.0 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -6.0 dB (5.0 GT/s)	1h	DeEmph -3.5 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -3.5 dB (5.0 GT/s)	2h	DeEmph -4.4 dB, Preshoot 0.0 dB	3h	DeEmph -2.5 dB, Preshoot 0.0 dB	4h	DeEmph -0.0 dB, Preshoot 0.0 dB	5h	DeEmph -0.0 dB, Preshoot 1.9 dB	6h	DeEmph -0.0 dB, Preshoot 2.5 dB	7h	DeEmph -6.0 dB, Preshoot 3.5 dB	8h	DeEmph -3.5 dB, Preshoot 3.5 dB	9h	DeEmph -0.0 dB, Preshoot 3.5 dB	Ah	DeEmph variable, Preshoot 0.0 dB	Fh-Bh	Reserved.
Value	Description																										
0h	DeEmph -6.0 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -6.0 dB (5.0 GT/s)																										
1h	DeEmph -3.5 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -3.5 dB (5.0 GT/s)																										
2h	DeEmph -4.4 dB, Preshoot 0.0 dB																										
3h	DeEmph -2.5 dB, Preshoot 0.0 dB																										
4h	DeEmph -0.0 dB, Preshoot 0.0 dB																										
5h	DeEmph -0.0 dB, Preshoot 1.9 dB																										
6h	DeEmph -0.0 dB, Preshoot 2.5 dB																										
7h	DeEmph -6.0 dB, Preshoot 3.5 dB																										
8h	DeEmph -3.5 dB, Preshoot 3.5 dB																										
9h	DeEmph -0.0 dB, Preshoot 3.5 dB																										
Ah	DeEmph variable, Preshoot 0.0 dB																										
Fh-Bh	Reserved.																										
11	COMPLIANCE_SOS. Read-write. Reset: 0. 0=Disable. 1=Enable. At 5.0 GT/s or lower only, controls if the Port's transmitter inserts SKP ordered sets when sending either compliance pattern. This bit is sticky.																										
10	ENTER_MOD_COMPLIANCE. Read-write. Reset: 0. 0=Compliance Pattern. 1=Modified Compliance Pattern. Controls which compliance pattern the Port transmits, when Enter Compliance bit is used to enter compliance mode. This bit is sticky.																										
9:7	XMIT_MARGIN. Read-write. Reset: 0h. Controls the value of the non-deemphasized voltage level at the Port's transmitter pins. This field is sticky.																										
6	SELECTABLE_DEEMPHASIS. Read-only. Reset: 1. 0=-6.0 dB. 1=-3.5 dB. (Downstream Ports only) At 5.0 GT/s only, controls the Port's transmitter de-emphasis level.																										
5	HW_AUTONOMOUS_SPEED_DISABLE. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the Port's ability to autonomously direct changes in link speed. This bit is sticky.																										
4	ENTER_COMPLIANCE. Read-write. Reset: 0. 0=Normal Operation. 1=Enter Compliance. Forces a Port to enter compliance mode, when it receives a hot reset. This bit is sticky, but for Upstream Ports only is cleared if the link state goes to Detect.																										
3:0	TARGET_LINK_SPEED. Read-write. Reset: 5h. (Downstream Ports only) Controls the upper limit on the Link operational speed by restricting the data rate values advertised by the upstream component. When using Enter Compliance bit, this field controls the Port's target compliance mode speed. This field is sticky.																										

	ValidValues:	
	Value	Description
	0h	Reserved.
	1h	2.5 GT/s
	2h	5.0 GT/s
	3h	8.0 GT/s
	4h	16.0 GT/s
	5h	32.0 GT/s
	Fh-6h	Reserved.

BXXD07F[1...2]x08A (NBIFRCCFG::LINK_STATUS2)

The Link Status 2 register provides information about Link specific parameters.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x08A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x08A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x08A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]08A; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000008A; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]08A; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000008A; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description																
15	DRS_MESSAGE_RECEIVED. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Description: (Downstream Ports only) When DRS Supported bit is set and When the optionally supported SFI DRS Mask bit is clear, indicates if the Port has received a DRS Message. For Upstream Ports, this bit is Reserved.																
14:12	DOWNSTREAM_COMPONENT_PRESENCE. Read-only. Reset: Fixed,0h. Description: (Downstream Ports only) When DRS Supported bit is set, this field indicates the presence and DRS state of the downstream component (if any). For Upstream Ports, this bit is Reserved. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Link Down, Presence not Determined</td></tr> <tr> <td>1h</td><td>Link Down, Component not Present</td></tr> <tr> <td>2h</td><td>Link Down, Component Present and Data Link Layer not Active</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> <tr> <td>4h</td><td>Link Up, Component Present and DRS Message not Received</td></tr> <tr> <td>5h</td><td>Link Up, Component Present and DRS Message Received</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Link Down, Presence not Determined	1h	Link Down, Component not Present	2h	Link Down, Component Present and Data Link Layer not Active	3h	Reserved.	4h	Link Up, Component Present and DRS Message not Received	5h	Link Up, Component Present and DRS Message Received	7h-6h	Reserved.
Value	Description																
0h	Link Down, Presence not Determined																
1h	Link Down, Component not Present																
2h	Link Down, Component Present and Data Link Layer not Active																
3h	Reserved.																
4h	Link Up, Component Present and DRS Message not Received																
5h	Link Up, Component Present and DRS Message Received																
7h-6h	Reserved.																
11:10	Reserved.																
9:8	CROSSLINK_RESOLUTION. Read-only. Reset: Fixed,0h. Indicates the state of the Port's crosslink negotiation (if supported). ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>No Information</td></tr> <tr> <td>1h</td><td>Completed as Upstream Port</td></tr> <tr> <td>2h</td><td>Completed as Downstream Port</td></tr> <tr> <td>3h</td><td>In Progress</td></tr> </table>	Value	Description	0h	No Information	1h	Completed as Upstream Port	2h	Completed as Downstream Port	3h	In Progress						
Value	Description																
0h	No Information																
1h	Completed as Upstream Port																
2h	Completed as Downstream Port																
3h	In Progress																
7	RTM2_PRESENCE_DET. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. When Two Retimers Presence Detect Supported bit is set, indicates if the Port detected two Retimers in the most recent link negotiation. This bit is sticky.																
6	RTM1_PRESENCE_DET. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. When Retimer Present Detect Supported bit is set, indicates if the Port detected a Retimer in the most recent link negotiation. This bit is sticky.																
5	LINK_EQUALIZATION_REQUEST_8GT. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 8.0 GT/s link equalization to be performed. This bit is sticky.																
4	EQUALIZATION_PHASE3_SUCCESS_8GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.																
3	EQUALIZATION_PHASE2_SUCCESS_8GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.																
2	EQUALIZATION_PHASE1_SUCCESS_8GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.																

1	EQUALIZATION_COMPLETE_8GT . Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the 8.0 GT/s Transmitter Equalization procedure has completed. This bit is sticky.
0	CUR_DEEMPHASIS_LEVEL . Read-only. Reset: 1. 0=-6.0 dB. 1=-3.5 dB. At 5.0 GT/s only, indicates the Port's transmitter de-emphasis level.

BXXD07F[1...2]x08C (NBIFRCCFG::SLOT_CAP2)

Read-only. Reset: Fixed,0000_0000h.

The Slot Capabilities 2 register identifies slot specific capabilities.

[_dev0_instNBIF0RC_nbio0_aliasHOST](#); BXXD07F1x08C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM][_dev0_instNBIF1RC_nbio0_aliasHOST](#); BXXD07F1x08C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM][_dev0_instNBIF1RC_nbio1_aliasHOST](#); BXXD07F2x08C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM][_dev\[1:0\]_instNBIF0RC_nbio0_aliasSMN](#); NBIO0NBIF0RCCFGx0000_[1:0]08C; NBIO0NBIF0RCCFG=1010_0000h[_dev0_instNBIF1RC_nbio0_aliasSMN](#); NBIO0NBIF1RCCFGx00000008C; NBIO0NBIF1RCCFG=1020_0000h[_dev\[1:0\]_instNBIF0RC_nbio1_aliasSMN](#); NBIO1NBIF0RCCFGx0000_[1:0]08C; NBIO1NBIF0RCCFG=1030_0000h[_dev0_instNBIF1RC_nbio1_aliasSMN](#); NBIO1NBIF1RCCFGx00000008C; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:1	Reserved.
0	INBAND_PD_DISABLE_SUPPORTED . Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the slot supports disabling the use of in-band presence to determine Presence Detect State and Component Presence.

BXXD07F[1...2]x090 (NBIFRCCFG::SLOT_CNTL2)

Read-write. Reset: Fixed,0000h.

The Slot Control 2 register controls slot specific parameters.

[_dev0_instNBIF0RC_nbio0_aliasHOST](#); BXXD07F1x090; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM][_dev0_instNBIF1RC_nbio0_aliasHOST](#); BXXD07F1x090; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM][_dev0_instNBIF1RC_nbio1_aliasHOST](#); BXXD07F2x090; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM][_dev\[1:0\]_instNBIF0RC_nbio0_aliasSMN](#); NBIO0NBIF0RCCFGx0000_[1:0]090; NBIO0NBIF0RCCFG=1010_0000h[_dev0_instNBIF1RC_nbio0_aliasSMN](#); NBIO0NBIF1RCCFGx000000090; NBIO0NBIF1RCCFG=1020_0000h[_dev\[1:0\]_instNBIF0RC_nbio1_aliasSMN](#); NBIO1NBIF0RCCFGx0000_[1:0]090; NBIO1NBIF0RCCFG=1030_0000h[_dev0_instNBIF1RC_nbio1_aliasSMN](#); NBIO1NBIF1RCCFGx000000090; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:0	Reserved.

BXXD07F[1...2]x092 (NBIFRCCFG::SLOT_STATUS2)

Read-write. Reset: Fixed,0000h.

The Slot Status 2 register provides information about slot specific parameters.

[_dev0_instNBIF0RC_nbio0_aliasHOST](#); BXXD07F1x092; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM][_dev0_instNBIF1RC_nbio0_aliasHOST](#); BXXD07F1x092; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM][_dev0_instNBIF1RC_nbio1_aliasHOST](#); BXXD07F2x092; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM][_dev\[1:0\]_instNBIF0RC_nbio0_aliasSMN](#); NBIO0NBIF0RCCFGx0000_[1:0]092; NBIO0NBIF0RCCFG=1010_0000h[_dev0_instNBIF1RC_nbio0_aliasSMN](#); NBIO0NBIF1RCCFGx000000092; NBIO0NBIF1RCCFG=1020_0000h[_dev\[1:0\]_instNBIF0RC_nbio1_aliasSMN](#); NBIO1NBIF0RCCFGx0000_[1:0]092; NBIO1NBIF0RCCFG=1030_0000h[_dev0_instNBIF1RC_nbio1_aliasSMN](#); NBIO1NBIF1RCCFGx000000092; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:0	Reserved.

BXXD07F[1...2]x0A0 (NBIFRCCFG::MSI_CAP_LIST)

Read-only.

Message Signaled Interrupt Capability header.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x0A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x0A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x0A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]0A0; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000A0; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]0A0; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000A0; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
15:8	NEXT_PTR. Read-only. Reset: C0h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,05h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD07F[1...2]x0A2 (NBIFRCCFG::MSI_MSG_CNTL)

Message Signaled Interrupt Control register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x0A2; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x0A2; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x0A2; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_0000[1:0]0A2; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000000A2; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_0000[1:0]0A2; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000000A2; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description																
15:11	Reserved.																
10	MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to generate extended message data.																
9	MSI_EXT_MSG_DATA_CAP. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports generating extended message data.																
8	MSI_PERVECTOR_MASKING_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports MSI per-vector masking.																
7	MSI_64BIT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the function supports generating 64-bit message addresses.																
6:4	MSI_MULTI_EN. Read-write. Reset: 0h. Controls the number of MSI vectors that the function is permitted to use. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 Vector Allocated</td></tr> <tr> <td>1h</td><td>2 Vectors Allocated</td></tr> <tr> <td>2h</td><td>4 Vectors Allocated</td></tr> <tr> <td>3h</td><td>8 Vectors Allocated</td></tr> <tr> <td>4h</td><td>16 Vectors Allocated</td></tr> <tr> <td>5h</td><td>32 Vectors Allocated</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	1 Vector Allocated	1h	2 Vectors Allocated	2h	4 Vectors Allocated	3h	8 Vectors Allocated	4h	16 Vectors Allocated	5h	32 Vectors Allocated	7h-6h	Reserved.
Value	Description																
0h	1 Vector Allocated																
1h	2 Vectors Allocated																
2h	4 Vectors Allocated																
3h	8 Vectors Allocated																
4h	16 Vectors Allocated																
5h	32 Vectors Allocated																
7h-6h	Reserved.																
3:1	MSI_MULTI_CAP. Read-only. Reset: 0h. Indicates the number of MSI vectors that the function can support. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 Vector Supported</td></tr> <tr> <td>1h</td><td>2 Vectors Supported</td></tr> <tr> <td>2h</td><td>4 Vectors Supported</td></tr> <tr> <td>3h</td><td>8 Vectors Supported</td></tr> <tr> <td>4h</td><td>16 Vectors Supported</td></tr> <tr> <td>5h</td><td>32 Vectors Supported</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	1 Vector Supported	1h	2 Vectors Supported	2h	4 Vectors Supported	3h	8 Vectors Supported	4h	16 Vectors Supported	5h	32 Vectors Supported	7h-6h	Reserved.
Value	Description																
0h	1 Vector Supported																
1h	2 Vectors Supported																
2h	4 Vectors Supported																
3h	8 Vectors Supported																
4h	16 Vectors Supported																
5h	32 Vectors Supported																
7h-6h	Reserved.																
0	MSI_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to generate MSI requests.																

BXXD07F[1...2]x0A4 (NBIFRCCFG::MSI_MSG_ADDR_LO)

Read-write. Reset: 0000_0000h.

Message Lower Address register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x0A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x0A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x0A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]0A4; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000A4; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]0A4; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000A4; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:2	MSI_MSG_ADDR_LO . Read-write. Reset: 0000_0000h. Bits 31-2 for MSI address.
1:0	Reserved.

BXXD07F[1...2]x0A8_msi64bit0 (NBIFRCCFG::MSI_MSG_DATA)

Read-write. Reset: 0000h.

Message Data register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x0A8_msi64bit0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x0A8_msi64bit0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x0A8_msi64bit0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]0A8_msi64bit0; NBIO0NBIF0RCCFG=1010_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000A8_msi64bit0; NBIO0NBIF1RCCFG=1020_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]0A8_msi64bit0; NBIO1NBIF0RCCFG=1030_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000A8_msi64bit0; NBIO1NBIF1RCCFG=1040_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
15:0	MSI_DATA . Read-write. Reset: 0000h. Lower 16 bits for Message Data.

BXXD07F[1...2]x0A8_msi64bit1 (NBIFRCCFG::MSI_MSG_ADDR_HI)

Read-write. Reset: 0000_0000h.

Message Upper Address register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x0A8_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x0A8_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x0A8_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]0A8_msi64bit1; NBIO0NBIF0RCCFG=1010_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000A8_msi64bit1; NBIO0NBIF1RCCFG=1020_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]0A8_msi64bit1; NBIO1NBIF0RCCFG=1030_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000A8_msi64bit1; NBIO1NBIF1RCCFG=1040_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
31:0	MSI_MSG_ADDR_HI . Read-write. Reset: 0000_0000h. Upper 32 bits for MSI address.

BXXD07F[1...2]x0AA_msi64bit0 (NBIFRCCFG::MSI_EXT_MSG_DATA)

Read-write. Reset: 0000h.

Extended Message Data register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x0AA_msi64bit0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x0AA_msi64bit0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x0AA_msi64bit0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]0AA_msi64bit0; NBIO0NBIF0RCCFG=1010_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000AA_msi64bit0; NBIO0NBIF1RCCFG=1020_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]0AA_msi64bit0; NBIO1NBIF0RCCFG=1030_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000AA_msi64bit0; NBIO1NBIF1RCCFG=1040_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
------	-------------

15:0	MSI_EXT_DATA. Read-write. Reset: 0000h. Upper 16 bits for Message Data.
------	--

BXXD07F[1...2]x0AC_msi64bit1 (NBIFRCCFG::MSI_MSG_DATA_64)

Read-write. Reset: 0000h.

Message Data register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x0AC_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x0AC_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x0AC_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]0AC_msi64bit1; NBIO0NBIF0RCCFG=1010_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000AC_msi64bit1; NBIO0NBIF1RCCFG=1020_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]0AC_msi64bit1; NBIO1NBIF0RCCFG=1030_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000AC_msi64bit1; NBIO1NBIF1RCCFG=1040_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
------	-------------

15:0	MSI_DATA_64. Read-write. Reset: 0000h. Lower 16 bits for Message Data.
------	---

BXXD07F[1...2]x0AE_msi64bit1 (NBIFRCCFG::MSI_EXT_MSG_DATA_64)

Read-write. Reset: 0000h.

Extended Message Data register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x0AE_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x0AE_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x0AE_msi64bit1; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM];
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]0AE_msi64bit1; NBIO0NBIF0RCCFG=1010_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000AE_msi64bit1; NBIO0NBIF1RCCFG=1020_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]0AE_msi64bit1; NBIO1NBIF0RCCFG=1030_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000AE_msi64bit1; NBIO1NBIF1RCCFG=1040_0000h;
DataPortCheck=NBIFRCCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
------	-------------

15:0	MSI_EXT_DATA_64. Read-write. Reset: 0000h. Upper 16 bits for Message Data.
------	---

BXXD07F[1...2]x0C0 (NBIFRCCFG::SSID_CAP_LIST)

Read-only.

Subsystem ID Capability header.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x0C0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x0C0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x0C0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]0C0; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000C0; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]0C0; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000C0; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
15:8	NEXT_PTR. Read-only. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,0Dh. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD07F[1...2]x0C4 (NBIFRCCFG::SSID_CAP)

Read-only. Reset: 14A4_1022h.

Subsystem ID Capability register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x0C4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]0C4; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000C4; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]0C4; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000C4; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:16	SUBSYSTEM_ID. Read-only. Reset: 14A4h. Subsystem ID. Specified by the vendor.
15:0	SUBSYSTEM_VENDOR_ID. Read-only. Reset: 1022h. Subsystem Vendor ID. Specified by the vendor.

BXXD07F[1...2]x100 (NBIFRCCFG::PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST)

Read-only.

Vendor-Specific Extended Capability header.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x100; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x100; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x100; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]100; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000100; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]100; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000100; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 110h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Bh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD07F[1...2]x104 (NBIFRCCFG::PCIE_VENDOR_SPECIFIC_HDR)

Read-only. Reset: Fixed,0101_0001h.

Vendor Specific Header register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x104; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x104; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x104; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]104; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000104; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]104; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000104; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
------	-------------

31:20	VSEC_LENGTH. Read-only. Reset: Fixed,010h. Number of bytes in the entire VSEC structure.
-------	---

19:16	VSEC_REV. Read-only. Reset: Fixed,1h. Vendor-defined revision number.
-------	--

15:0	VSEC_ID. Read-only. Reset: Fixed,0001h. Vendor-defined ID number.
------	--

BXXD07F[1...2]x108 (NBIFRCCFG::PCIE_VENDOR_SPECIFIC1)

Read-write. Reset: 0000_0000h.

Vendor-Specific Scratch register 1.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x108; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x108; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x108; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]108; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000108; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]108; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000108; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
------	-------------

31:0	SCRATCH. Read-write. Reset: 0000_0000h. PCIE scratch register.
------	---

BXXD07F[1...2]x10C (NBIFRCCFG::PCIE_VENDOR_SPECIFIC2)

Read-write. Reset: 0000_0000h.

Vendor-Specific Scratch register 2.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x10C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x10C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x10C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]10C; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000010C; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]10C; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000010C; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
------	-------------

31:0	SCRATCH. Read-write. Reset: 0000_0000h. PCIE scratch register.
------	---

BXXD07F[1...2]x110 (NBIFRCCFG::PCIE_VC_ENH_CAP_LIST)

Read-only.

Virtual Channel Extended Capability header.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x110; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x110; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x110; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]110; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000110; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]110; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000110; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 140h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0002h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD07F[1...2]x114 (NBIFRCCFG::PCIE_PORT_VC_CAP_REG1)

Read-only.

Port VC Capability register 1.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x114; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x114; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x114; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]114; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000114; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]114; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000114; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description										
31:12	Reserved.										
11:10	PORT_ARB_TABLE_ENTRY_SIZE. Read-only. Reset: Fixed,0h. Indicates the size (in bits) of Port Arbitration table entry in the device, or must be 0 if Port Arbitration table is not supported. ValidValues: <table border="1"> <thead> <tr> <th>Value</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>1 bit</td></tr> <tr> <td>1h</td><td>2 bits</td></tr> <tr> <td>2h</td><td>4 bits</td></tr> <tr> <td>3h</td><td>8 bits</td></tr> </tbody> </table>	Value	Description	0h	1 bit	1h	2 bits	2h	4 bits	3h	8 bits
Value	Description										
0h	1 bit										
1h	2 bits										
2h	4 bits										
3h	8 bits										
9:8	REF_CLK. Read-only. Reset: Fixed,0h. Indicates the reference clock for Virtual Channels that support time-based WRR Port Arbitration, otherwise it must be 0. ValidValues: <table border="1"> <thead> <tr> <th>Value</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>100 ns</td></tr> <tr> <td>3h-1h</td><td>Reserved.</td></tr> </tbody> </table>	Value	Description	0h	100 ns	3h-1h	Reserved.				
Value	Description										
0h	100 ns										
3h-1h	Reserved.										
7	Reserved.										
6:4	LOW_PRIORITY_EXT_VC_COUNT. Read-only. Reset: Fixed,0h. Indicates the number of (extended) Virtual Channels in addition to the default VC belonging to the Low Priority Virtual Channel group.										
3	Reserved.										
2:0	EXT_VC_COUNT. Read-only. Reset: 0h. Indicates the number of (extended) Virtual Channels in addition to the default VC supported by the device.										

BXXD07F[1...2]x118 (NBIFRCCFG::PCIE_PORT_VC_CAP_REG2)

Read-only. Reset: Fixed,0000_0000h.

Port VC Capability register 2.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x118; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x118; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x118; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_0000[1:0]118; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000000118; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_0000[1:0]118; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000000118; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:24	VC_ARB_TABLE_OFFSET. Read-only. Reset: Fixed,00h. Indicates the location of the VC Arbitration Table, or must be 0 if the VC Arbitration Table is not present.
23:8	Reserved.
7:0	VC_ARB_CAP. Read-only. Reset: Fixed,00h. Indicates the types of VC Arbitration supported by the device for the Low Priority Virtual Channel group, or must be 0 if the Low Priority Virtual Channel group contains only VC0. Bit 0 = Fixed; Bit 1 = WRR-32; Bit 2 = WRR-64; Bit 3 = WRR-128.

BXXD07F[1...2]x11C (NBIFRCCFG::PCIE_PORT_VC_CNTL)

Port VC Control register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x11C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x11C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x11C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_0000[1:0]11C; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000011C; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_0000[1:0]11C; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000011C; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:4	Reserved.
3:1	VC_ARB_SELECT. Read-write. Reset: 0h. Configures the VC Arbitration by selecting one of the supported VC Arbitration schemes.
0	LOAD_VC_ARB_TABLE. Read-only. Reset: Fixed,0. Updates the VC Arbitration logic from the VC Arbitration Table (if present), when written with 1. Reads always return 0.

BXXD07F[1...2]x11E (NBIFRCCFG::PCIE_PORT_VC_STATUS)

Read-only. Reset: Fixed,0000h.

Port VC Status register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x11E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x11E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x11E; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_0000[1:0]11E; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000011E; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_0000[1:0]11E; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000011E; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:1	Reserved.
0	VC_ARB_TABLE_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the contents of the VC Arbitration Table are coherent, or must be 0 if the VC Arbitration Table is not present.

BXXD07F[1...2]x120 (NBIFRCCFG::PCIE_VC0_RESOURCE_CAP)

Read-only. Reset: Fixed,0000_0001h.

VC0 Resource Capability register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x120; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x120; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x120; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]120; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000120; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]120; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000120; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:24	PORT_ARB_TABLE_OFFSET. Read-only. Reset: Fixed,00h. Indicates the location of the Port Arbitration Table associated with the VC resource, or must be 0 if the Port Arbitration Table is not present.
23	Reserved.
22:16	MAX_TIME_SLOTS. Read-only. Reset: Fixed,00h. Indicates the maximum number of time slots (minus one) that the VC resource is capable of supporting, when configured for Timed WRR Port Arbitration.
15	REJECT_SNOOP_TRANS. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the Virtual Channel is permitted to reject transactions for which the No Snoop Attribute is applicable, but is not set.
14:8	Reserved.
7:0	PORT_ARB_CAP. Read-only. Reset: Fixed,01h. Indicates the types of Port Arbitration supported by the VC resource. Bit 0 = Fixed; Bit 1 = WRR-32; Bit 2 = WRR-64; Bit 3 = WRR-128; Bit 4 = Timed WRR-128; Bit 5 = WRR-256.

BXXD07F[1...2]x124 (NBIFRCCFG::PCIE_VC0_RESOURCE_CNTL)

VC0 Resource Control register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x124; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x124; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x124; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]124; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000124; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]124; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000124; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31	VC_ENABLE. Read-only. Reset: Fixed,1. 0=Disable. 1=Enable. Controls the enabling of a Virtual Channel.
30:27	Reserved.
26:24	VC_ID. Read-only. Reset: Fixed,0h. Assigns a VC ID to the VC resource.
23:20	Reserved.
19:17	PORT_ARB_SELECT. Read-write. Reset: 0h. Configures the Port Arbitration for the VC resource by selecting one of the supported Port Arbitration schemes.
16	LOAD_PORT_ARB_TABLE. Read-only. Reset: Fixed,0. Updates the Port Arbitration logic from the Port Arbitration Table (if present) for the VC resource, when written with 1. Reads always return 0.
15:8	Reserved.
7:1	TC_VC_MAP_TC1_7. Read-write. Reset: 7Fh. Indicates the TCs that are mapped to the VC resource.
0	TC_VC_MAP_TC0. Read-only. Reset: Fixed,1. Indicates the TCs that are mapped to the VC resource.

BXXD07F[1...2]x12A (NBIFRCCFG::PCIE_VC0_RESOURCE_STATUS)

Read-only.

VC0 Resource Status register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x12A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x12A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x12A; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]12A; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000012A; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]12A; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000012A; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
15:2	Reserved.
1	VC_NEGOTIATION_PENDING. Read-only. Reset: 0. 0=Ready. 1=Pending. Indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state.
0	PORT_ARB_TABLE_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the contents of the Port Arbitration Table associated with the VC resource are coherent, or must be 0 if the Port Arbitration Table is not present.

BXXD07F[1...2]x12C (NBIFRCCFG::PCIE_VC1_RESOURCE_CAP)

Read-only. Reset: Fixed,0000_0001h.

VC1 Resource Capability register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x12C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x12C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x12C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]12C; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000012C; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]12C; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000012C; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:24	PORT_ARB_TABLE_OFFSET. Read-only. Reset: Fixed,00h. Indicates the location of the Port Arbitration Table associated with the VC resource, or must be 0 if the Port Arbitration Table is not present.
23:22	Reserved.
21:16	MAX_TIME_SLOTS. Read-only. Reset: Fixed,00h. Indicates the maximum number of time slots (minus one) that the VC resource is capable of supporting, when configured for Timed WRR Port Arbitration.
15	REJECT_SNOOP_TRANS. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the Virtual Channel is permitted to reject transactions for which the No Snoop Attribute is applicable, but is not set.
14:8	Reserved.
7:0	PORT_ARB_CAP. Read-only. Reset: Fixed,01h. Indicates the types of Port Arbitration supported by the VC resource. Bit 0 = Fixed; Bit 1 = WRR-32; Bit 2 = WRR-64; Bit 3 = WRR-128; Bit 4 = Timed WRR-128; Bit 5 = WRR-256.

BXXD07F[1...2]x130 (NBIFRCCFG::PCIE_VC1_RESOURCE_CNTL)

VC1 Resource Control register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x130; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x130; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x130; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]130; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000130; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]130; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000130; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31	VC_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the enabling of a Virtual Channel.
30:27	Reserved.
26:24	VC_ID. Read-write. Reset: 0h. Assigns a VC ID to the VC resource.
23:20	Reserved.
19:17	PORT_ARB_SELECT. Read-write. Reset: 0h. Configures the Port Arbitration for the VC resource by selecting one of the supported Port Arbitration schemes.
16	LOAD_PORT_ARB_TABLE. Read-only. Reset: Fixed,0. Updates the Port Arbitration logic from the Port Arbitration Table (if present) for the VC resource, when written with 1. Reads always return 0.
15:8	Reserved.
7:1	TC_VC_MAP_TC1_7. Read-write. Reset: 00h. Indicates the TCs that are mapped to the VC resource.
0	TC_VC_MAP_TC0. Read-only. Reset: Fixed,0. Indicates the TCs that are mapped to the VC resource.

BXXD07F[1...2]x136 (NBIFRCCFG::PCIE_VC1_RESOURCE_STATUS)

Read-only.

VC1 Resource Status register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x136; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x136; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x136; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]136; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000136; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]136; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000136; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:2	Reserved.
1	VC_NEGOTIATION_PENDING. Read-only. Reset: 0. 0=Ready. 1=Pending. Indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state.
0	PORT_ARB_TABLE_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the contents of the Port Arbitration Table associated with the VC resource are coherent, or must be 0 if the Port Arbitration Table is not present.

BXXD07F[1...2]x140 (NBIFRCCFG::PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST)

Read-only.

Device Serial Number Extended Capability header.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x140; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x140; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x140; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]140; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000140; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]140; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000140; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 150h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0003h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD07F[1...2]x144 (NBIFRCCFG::PCIE_DEV_SERIAL_NUM_DW1)

Read-only. Reset: 0000_0001h.

PCI-Express Device Serial Number (1st [DW](#)) register.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x144; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x144; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x144; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]144; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000144; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]144; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000144; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:0	SERIAL_NUMBER_LO. Read-only. Reset: 0000_0001h. Lower 32-bits of IEEE defined 64-bit extended unique identifier. (EUI-64).

BXXD07F[1...2]x148 (NBIFRCCFG::PCIE_DEV_SERIAL_NUM_DW2)

Read-only. Reset: 000C_8700h.

PCI-Express Device Serial Number (2nd [DW](#)) register.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x148; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x148; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x148; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]148; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000148; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]148; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000148; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:0	SERIAL_NUMBER_HI. Read-only. Reset: 000C_8700h. Upper 32-bits of IEEE defined 64-bit extended unique identifier. (EUI-64).

BXXD07F[1...2]x150 (NBIFRCCFG::PCIE_ADV_ERR_RPT_ENH_CAP_LIST)

Read-only.

Advanced Error Reporting Extended Capability header.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x150; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x150; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x150; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]150; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000150; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]150; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000150; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 200h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: 2h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0001h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD07F[1...2]x154 (NBIFRCCFG::PCIE_UNCORR_ERR_STATUS)

The Uncorrectable Error Status register reports error status of individual uncorrectable errors in a function.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x154; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x154; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x154; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]154; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000154; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]154; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000154; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Poisoned TLP Egress Blocked Error.
25	TLP_PREFIX_BLOCKED_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a TLP Prefix Blocked Error. This bit is sticky.
24	ATOMICOP_EGRESS_BLOCKED_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an AtomicOp Egress Blocked Error. This bit is sticky.
23	MC_BLOCKED_TLP_STATUS. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a MC Blocked TLP. This bit is sticky.
22	UNCORR_INT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an ECRC Error. This bit is sticky.
18	MAL_TLP_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Receiver Overflow Error.
16	UNEXP_CPL_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Completion Timeout Error. This bit is sticky.
13	FC_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Flow Control Protocol Error.
12	PSN_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Poisoned TLP Received Error. This bit is sticky.
11:6	Reserved.
5	SURPDN_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. (Downstream Ports only) Indicates if the function detects a Surprise Down Error.
4	DLP_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD07F[1...2]x158 (NBIFRCCFG::PCIE_UNCORR_ERR_MASK)

The Uncorrectable Error Mask register controls reporting of individual uncorrectable errors by a function.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x158; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x158; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x158; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]158; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000158; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]158; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000158; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Poisoned TLP Egress Blocked Error.
25	TLP_PREFIX_BLOCKED_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a TLP Prefix Blocked Error. This bit is sticky.
24	ATOMICOP_EGRESS_BLOCKED_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an AtomicOp Egress Blocked Error. This bit is sticky.
23	MC_BLOCKED_TLP_MASK. Read-write. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a MC Blocked TLP Error. This bit is sticky.
22	UNCORR_INT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an ECRC Error. This bit is sticky.
18	MAL_TLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Receiver Overflow Error.
16	UNEXP_CPL_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Completion Timeout Error. This bit is sticky.
13	FC_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Flow Control Protocol Error.
12	PSN_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Poisoned TLP Mask.
11:6	Reserved.
5	SURPDN_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. (Downstream Ports only) Controls if the function can report a Surprise Down Error.
4	DLP_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD07F[1...2]x15C (NBIFRCCFG::PCIE_UNCORR_ERR_SEVERITY)

The Uncorrectable Error Severity register controls whether an individual uncorrectable error is reported by a function as a Non-fatal or Fatal error.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x15C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x15C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x15C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]15C; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000015C; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]15C; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000015C; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Poisoned TLP Egress Blocked Error.
25	TLP_PREFIX_BLOCKED_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a TLP Prefix Blocked Error. This bit is sticky.
24	ATOMICOP_EGRESS_BLOCKED_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an AtomicOp Egress Blocked Error. This bit is sticky.
23	MC_BLOCKED_TLP_SEVERITY . Read-write. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a MC Blocked TLP Error. This bit is sticky.
22	UNCORR_INT_ERR_SEVERITY . Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an ECRC Error. This bit is sticky.
18	MAL_TLP_SEVERITY . Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_SEVERITY . Read-only. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Receiver Overflow Error.
16	UNEXP_CPL_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Completion Timeout Error. This bit is sticky.
13	FC_ERR_SEVERITY . Read-only. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Flow Control Protocol Error.
12	PSN_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Poisoned TLP Received Error. This bit is sticky.
11:6	Reserved.
5	SURPDN_ERR_SEVERITY . Read-only. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. (Downstream Ports only) Controls how the function reports a Surprise Down Error.
4	DLP_ERR_SEVERITY . Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD07F[1...2]x160 (NBIFRCCFG::PCIE_CORR_ERR_STATUS)

The Correctable Error Status register reports error status of individual correctable errors in a function.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x160; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x160; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x160; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]160; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000160; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]160; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000160; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:16	Reserved.
15	HDR_LOG_OVFL_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Header Log Overflow Error.
14	CORR_INT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Corrected Internal Error. This bit is sticky.
13	ADVISORY_NONFATAL_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Advisory Non-Fatal Error. This bit is sticky.
12	REPLAY_TIMER_TIMEOUT_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Replay Timer Timeout Error. This bit is sticky.
11:9	Reserved.
8	REPLAY_NUM_ROLLOVER_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a REPLAY_NUM Rollover Error. This bit is sticky.
7	BAD_DLLP_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Bad DLLP Error. This bit is sticky.
6	BAD_TLP_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Bad TLP Error. This bit is sticky.
5:1	Reserved.
0	RCV_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Receiver Error. This bit is sticky.

BXXD07F[1...2]x164 (NBIFRCCFG::PCIE_CORR_ERR_MASK)

The Correctable Error Mask register controls reporting of individual correctable errors by a function.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x164; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x164; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x164; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]164; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000164; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]164; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000164; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:16	Reserved.
15	HDR_LOG_OVFL_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Header Log Overflow Error.
14	CORR_INT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Corrected Internal Error. This bit is sticky.
13	ADVISORY_NONFATAL_ERR_MASK. Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the function can report an Advisory Non-Fatal Error. This bit is sticky.
12	REPLAY_TIMER_TIMEOUT_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Replay Timer Timeout Error. This bit is sticky.
11:9	Reserved.
8	REPLAY_NUM_ROLLOVER_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a REPLAY_NUM Rollover Error. This bit is sticky.
7	BAD_DLLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Bad DLLP Error. This bit is sticky.
6	BAD_TLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Bad TLP Error. This bit is sticky.
5:1	Reserved.
0	RCV_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Receiver Error. This bit is sticky.

BXXD07F[1...2]x168 (NBIFRCCFG::PCIE_ADV_ERR_CAP_CNTL)

Advanced Error Capabilities and Control register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x168; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x168; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x168; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]168; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000168; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]168; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000168; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:13	Reserved.
12	COMPLETION_TIMEOUT_LOG_CAPABLE . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of recording the TLP Prefix (if any) and the Header for the TLP corresponding to a detected Completion Timeout error.
11	TLP_PREFIX_LOG_PRESENT . Read-only. Reset: 0. 0=Not Detected. 1=Detected. When the First Error Pointer is valid, indicates that the TLP Prefix Log register contains valid information. This bit is sticky. If End-End TLP Prefix Supported bit is not set, this bit is Reserved.
10	MULTI_HDR_RECD_EN . Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the function is permitted to record more than one error header.
9	MULTI_HDR_RECD_CAP . Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is capable of recording more than one error header.
8	ECRC_CHECK_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function checks ECRC. This bit is sticky.
7	ECRC_CHECK_CAP . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of checking ECRC.
6	ECRC_GEN_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function generates ECRC. This bit is sticky.
5	ECRC_GEN_CAP . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of generating ECRC.
4:0	FIRST_ERR_PTR . Read-only. Reset: 00h. Indicates the bit position of the first error reported in the Uncorrectable Error Status register. This field is only valid if the indicated bit is also set. This field is sticky.

BXXD07F[1...2]x16C (NBIFRCCFG::PCIE_HDR_LOG0)

Read-only. Reset: 0000_0000h.

Header Log register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x16C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x16C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x16C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]16C; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000016C; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]16C; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000016C; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:0	TLP_HDR . Read-only. Reset: 0000_0000h. TLP Header 1st DW captures the first DW of the Header for the TLP corresponding to a detected error. This field is sticky.

BXXD07F[1...2]x170 (NBIFRCCFG::PCIE_HDR_LOG1)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x170; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x170; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x170; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]170; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000170; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]170; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000170; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 2nd DW captures the second DW of the Header for the TLP corresponding to a detected error. This field is sticky.

BXXD07F[1...2]x174 (NBIFRCCFG::PCIE_HDR_LOG2)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x174; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x174; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x174; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]174; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000174; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]174; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000174; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 3rd DW captures the third DW of the Header for the TLP corresponding to a detected error. This field is sticky.

BXXD07F[1...2]x178 (NBIFRCCFG::PCIE_HDR_LOG3)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x178; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x178; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x178; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]178; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000178; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]178; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000178; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 4th DW captures the fourth DW (if present) of the Header for the TLP corresponding to a detected error. This field is sticky.

BXXD07F[1...2]x17C (NBIFRCCFG::PCIE_ROOT_ERR_CMD)

Read-write. Reset: 0000_0000h.

Root Error Command register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x17C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x17C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x17C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]17C; NBIO0NBIF0RCCFG=1010_0000h_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000017C; NBIO0NBIF1RCCFG=1020_0000h_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]17C; NBIO1NBIF0RCCFG=1030_0000h_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000017C; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:3	Reserved.
2	FATAL_ERR_REP_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the generation of an interrupt when a Fatal error is reported by any of the devices in the hierarchy associated with this Root Port.
1	NONFATAL_ERR_REP_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the generation of an interrupt when a Non-fatal error is reported by any of the devices in the hierarchy associated with this Root Port.
0	CORR_ERR_REP_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the generation of an interrupt when a correctable error is reported by any of the devices in the hierarchy associated with this Root Port.

BXXD07F[1...2]x180 (NBIFRCCFG::PCIE_ROOT_ERR_STATUS)

Root Error Status register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x180; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x180; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x180; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]180; NBIO0NBIF0RCCFG=1010_0000h_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000180; NBIO0NBIF1RCCFG=1020_0000h_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]180; NBIO1NBIF0RCCFG=1030_0000h_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000180; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:27	ADV_ERR_INT_MSG_NUM . Read-only. Reset: Fixed,00h. Indicates the MSI/MSI-X vector used for interrupts generated in association with any of the status bits in the AER capability structure.
26:9	Reserved.
8:7	ERR_COR_SUBCLASS . Read-only. Reset: 0h. When ERR_COR Subclass Capable bit is set, indicates the ERR_COR Subclass indicated in the received ERR_COR Message when the ERR_COR Received bit is not already set. This field is sticky.
6	FATAL_ERROR_MSG_RCVD . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if one or more Fatal Uncorrectable error Messages have been received. This bit is sticky.
5	NONFATAL_ERROR_MSG_RCVD . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if one or more Non-Fatal Uncorrectable error Messages have been received. This bit is sticky.
4	FIRST_UNCORRECTABLE_FATAL . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the first Uncorrectable error Message received is for a Fatal error. This bit is sticky.
3	MULT_ERR_FATAL_NONFATAL_RCVD . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if either a Fatal or a Non-fatal error is received and ERR_FATAL/NONFATAL Received is already set. This bit is sticky.
2	ERR_FATAL_NONFATAL_RCVD . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if either a Fatal or a Non-fatal error Message is received and this bit is not already set. This bit is sticky.
1	MULT_ERR_CORR_RCVD . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a correctable error Message is received and ERR_COR Received is already set. This bit is sticky.
0	ERR_CORR_RCVD . Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a correctable error Message is received and this bit is not already set. This bit is sticky.

BXXD07F[1...2]x184 (NBIFRCCFG::PCIE_ERR_SRC_ID)

Read-only. Reset: 0000_0000h.

The Error Source Identification register identifies the source (Requester ID) of first correctable and uncorrectable (Non-fatal/Fatal) errors reported in the Root Error Status register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x184; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x184; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x184; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]184; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000184; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]184; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000184; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:16	ERR_FATAL_NONFATAL_SRC_ID. Read-only. Reset: 0000h. Indicates the Requester ID indicated in the received ERR_FATAL or ERR_NONFATAL Message when the ERR_FATAL/NONFATAL Received bit is not already set. This field is sticky.
15:0	ERR_CORR_SRC_ID. Read-only. Reset: 0000h. Indicates the Requester ID indicated in the received ERR_CORR Message when the ERR_CORR Received bit is not already set. This field is sticky.

BXXD07F[1...2]x188 (NBIFRCCFG::PCIE_TLP_PREFIX_LOG0)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x188; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x188; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x188; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]188; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000188; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]188; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000188; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. First TLP Prefix Log (if supported) captures the first End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.

BXXD07F[1...2]x18C (NBIFRCCFG::PCIE_TLP_PREFIX_LOG1)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x18C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x18C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x18C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]18C; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000018C; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]18C; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000018C; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Second TLP Prefix Log (if supported) captures the second End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.

BXXD07F[1...2]x190 (NBIFRCCFG::PCIE_TLP_PREFIX_LOG2)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x190; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x190; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x190; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]190; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000190; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]190; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000190; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Third TLP Prefix Log (if supported) captures the third End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.

BXXD07F[1...2]x194 (NBIFRCCFG::PCIE_TLP_PREFIX_LOG3)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x194; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x194; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x194; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]194; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000194; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]194; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000194; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Fourth TLP Prefix Log (if supported) captures the fourth End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.

BXXD07F[1...2]x270 (NBIFRCCFG::PCIE_SECONDARY_ENH_CAP_LIST)

Read-only.

Secondary PCI Express Extended Capability header.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x270; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x270; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x270; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]270; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000270; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]270; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000270; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 2A0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0019h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD07F[1...2]x274 (NBIFRCCFG::PCIE_LINK_CNTL3)

Link Control 3 register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x274; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x274; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x274; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]274; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000274; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]274; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000274; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:16	Reserved.
15:9	ENABLE_LOWER_SKP_OS_GEN. Read-only. Reset: Fixed,00h. Controls if the Port overrides SRIS requirements for SKP ordered set transmission rates by transmitting SKP ordered sets at the SRNS scheduling rate when in L0, for the indicated speed(s). ValidValues: See: NBIFRCCFG::PCIE_LINK_CNTL3[ENABLE_LOWER_SKP_OS_GEN] Valid Values.
8:2	Reserved.
1	LINK_EQUALIZATION_REQ_INT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. (Downstream Ports only) Controls if the Downstream Port generates an interrupt to indicate that the Link Equalization Request 8.0 GT/s , or the Link Equalization Request 16.0 GT/s, or the Link Equalization Request 32.0 GT/s bits have been set.
0	PERFORM_EQUALIZATION. Read-write. Reset: 0. 0=Normal Operation. 1=Perform Equalization. (Downstream Ports only) Forces the Downstream Port to perform link equalization, when a 1 is written to Retrain Link bit with Target Link Speed field set to 8.0 GT/s or higher.

NBIFRCCFG::PCIE_LINK_CNTL3[ENABLE_LOWER_SKP_OS_GEN] Valid Values

Value	Description
00h	Lower SKP Generation Disabled
01h	Enabled at 2.5 GT/s
02h	Enabled at 5.0 GT/s
03h	Enabled at 2.5 to 5.0 GT/s
04h	Enabled at 8.0 GT/s
05h	Enabled at 2.5 & 8.0 GT/s
06h	Enabled at 5.0 & 8.0 GT/s
07h	Enabled at 2.5 to 8.0 GT/s
08h	Enabled at 16.0 GT/s
09h	Enabled at 2.5 & 16.0 GT/s
0Ah	Enabled at 5.0 & 16.0 GT/s
0Bh	Enabled at 2.5 & 5.0 & 16.0 GT/s
0Ch	Enabled at 8.0 to 16.0 GT/s
0Dh	Enabled at 2.5 & 8.0 & 16.0 GT/s
0Eh	Enabled at 5.0 to 16.0 GT/s
0Fh	Enabled at 2.5 to 16.0 GT/s
10h	Enabled at 32.0 GT/s
11h	Enabled at 2.5 & 32.0 GT/s
12h	Enabled at 5.0 & 32.0 GT/s
13h	Enabled at 2.5 & 5.0 & 32.0 GT/s
14h	Enabled at 8.0 & 32.0 GT/s
15h	Enabled at 2.5 & 8.0 & 32.0 GT/s
16h	Enabled at 5.0 & 8.0 & 32.0 GT/s
17h	Enabled at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Enabled at 16.0 to 32.0 GT/s

19h	Enabled at 2.5 & 16.0 & 32.0 GT/s
1Ah	Enabled at 5.0 & 16.0 & 32.0 GT/s
1Bh	Enabled at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Enabled at 8.0 to 32.0 GT/s
1Dh	Enabled at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Enabled at 5.0 to 32.0 GT/s
1Fh	Enabled at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

BXXD07F[1...2]x278 (NBIFRCCFG::PCIE_LANE_ERROR_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

Lane Error Status register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x278; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x278; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x278; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]278; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000278; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]278; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000278; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:16	Reserved.
15:0	LANE_ERROR_STATUS_BITS. Read,Write-1-to-clear. Reset: 0000h. Indicates if the corresponding lane detected a lane based error. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD07F1x27C...BXXD07F2x29A (NBIFRCCFG::PCIE_LANE_EQUALIZATION_CNTL)

Read-only. Reset: 7F7Fh.

Lane 0 Equalization Control register.

_addrNBIF0P0CFG1_dev0_n[15:0]_nbio0_aliasHOST; BXXD07F1x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF0RC_n[15:0]_nbio0_aliasHOST; BXXD07F1x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_addrNBIF1CFG0_dev0_n[15:0]_nbio0_aliasHOST; BXXD07F2x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_n[15:0]_nbio1_aliasHOST; BXXD07F2x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF0RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO0NBIF0RCCFG=1010_0000h

_dev1_instNBIF0RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_12[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO0NBIF1RCCFG=1020_0000h

_dev0_instNBIF0RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO1NBIF0RCCFG=1030_0000h

_dev1_instNBIF0RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_12[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO1NBIF1RCCFG=1040_0000h

Bits Description

15	Reserved.
14:12	UPSTREAM_PORT_8GT_RX_PRESET_HINT. Read-only. Reset: 7h. Selects the receiver preset hint value that the Downstream Port requests the other side to optionally use for initial operation at 8.0 GT/s .
11:8	UPSTREAM_PORT_8GT_TX_PRESET. Read-only. Reset: Fh. Selects the transmitter preset value that the Downstream Port requests the other side to use for initial operation at 8.0 GT/s .
7	Reserved.
6:4	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT. Read-only. Reset: 7h. Optionally selects the Downstream Port's receiver preset hint for initial operation at 8.0 GT/s .
3:0	DOWNSTREAM_PORT_8GT_TX_PRESET. Read-only. Reset: Fh. Selects the Downstream Port's transmitter preset for initial operation at 8.0 GT/s .

BXXD07F[1...2]x2A0 (NBIFRCCFG::PCIE_ACS_ENH_CAP_LIST)

Read-only.

ACS Extended Capability header.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x2A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x2A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x2A0; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]2A0; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000002A0; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]2A0; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000002A0; NBIO1NBIF1RCCFG=1040_0000h

Bits Description

31:20	NEXT_PTR. Read-only. Reset: 2F0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Dh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD07F[1...2]x2A4 (NBIFRCCFG::PCIE_ACS_CAP)

Read-only.

ACS Capability register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x2A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x2A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x2A4; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]2A4; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000002A4; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]2A4; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000002A4; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:8	EGRESS_CONTROL_VECTOR_SIZE. Read-only. Reset: Fixed,00h. When ACS P2P Egress Control bit is set, a non-zero value indicates the number of bits in the Egress Control Vector, while a value of 0 indicates 256 bits in the Egress Control Vector.
7	ENHANCED_CAPABILITY. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Enhanced Capability.
6	DIRECT_TRANSLATED_P2P. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Direct Translated P2P.
5	P2P_EGRESS_CONTROL. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Egress Control.
4	UPSTREAM_FORWARDING. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Upstream Forwarding.
3	P2P_COMPLETION_REDIRECT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Completion Redirect.
2	P2P_REQUEST_REDIRECT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Request Redirect.
1	TRANSLATION_BLOCKING. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Translation Blocking.
0	SOURCE_VALIDATION. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Source Validation.

BXXD07F[1...2]x2A6 (NBIFRCCFG::PCIE_ACS_CNTL)

ACS Control register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x2A6; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x2A6; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x2A6; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]2A6; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx000002A6; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]2A6; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx000002A6; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description										
15:13	Reserved.										
12	UNCLAIMED_REQUEST_REDIRECT_CNTL. Read-write. Reset: 0. 0=Unsupported Request. 1=Forwarded upstream. Controls how the component handles upstream Memory Requests that target the component's Switch Upstream Port memory aperture which is not within any of the component's Switch Downstream Port memory aperture or BAR claimed memory space.										
11:10	USP_MEMORY_TARGET_ACCESS_CNTL. Read-write. Reset: 0h. Controls how the component handles upstream Memory Requests that target the component's Switch Upstream Port BAR claimed memory space. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Request allowed</td></tr> <tr> <td>1h</td><td>Request blocked</td></tr> <tr> <td>2h</td><td>Request redirected</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Request allowed	1h	Request blocked	2h	Request redirected	3h	Reserved.
Value	Description										
0h	Request allowed										
1h	Request blocked										
2h	Request redirected										
3h	Reserved.										
9:8	DSP_MEMORY_TARGET_ACCESS_CNTL. Read-write. Reset: 0h. Controls how the component handles upstream Memory Requests that target the component's BAR claimed memory space. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Request allowed</td></tr> <tr> <td>1h</td><td>Request blocked</td></tr> <tr> <td>2h</td><td>Request redirected</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Request allowed	1h	Request blocked	2h	Request redirected	3h	Reserved.
Value	Description										
0h	Request allowed										
1h	Request blocked										
2h	Request redirected										
3h	Reserved.										
7	IO_REQUEST_BLOCKING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component handles upstream I/O Requests as ACS Violations.										
6	DIRECT_TRANSLATED_P2P_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component overrides the ACS P2P Request Redirect and ACS P2P Egress Control mechanisms with P2P Memory Requests whose Address Translation field indicates a Translated address.										
5	P2P_EGRESS_CONTROL_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. In conjunction with the Egress Control Vector plus the ACS P2P Request Redirect and ACS Direct Translated P2P mechanisms, controls when to allow, disallow, or redirect P2P Requests.										
4	UPSTREAM_FORWARDING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component forwards Upstream any Request or Completion TLPs it receives that were redirected Upstream by a component lower in the hierarchy.										
3	P2P_COMPLETION_REDIRECT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component redirects P2P Completions Upstream; applicable only to Read Completions whose Relaxed Ordering Attribute is clear.										
2	P2P_REQUEST_REDIRECT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. In conjunction with ACS P2P Egress Control and ACS Direct Translated P2P mechanisms, controls if the component redirects P2P Requests Upstream.										
1	TRANSLATION_BLOCKING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component blocks all Upstream Memory Requests whose Address Translation field is not set to the default value.										
0	SOURCE_VALIDATION_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component validates the Bus Number from the Requester ID of Upstream Requests against the secondary or subordinate Bus Numbers.										

BXXD07F[1...2]x400 (NBIFRCCFG::PCIE_DLF_ENH_CAP_LIST)

Read-only.

Data Link Feature Extended Capability header.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x400; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x400; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x400; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]400; NBIO0NBIF0RCCFG=1010_0000h_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000400; NBIO0NBIF1RCCFG=1020_0000h_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]400; NBIO1NBIF0RCCFG=1030_0000h_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000400; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 410h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0025h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD07F[1...2]x404 (NBIFRCCFG::DATA_LINK_FEATURE_CAP)

Read-only. Reset: Fixed,8000_0000h.

Data Link Feature Capabilities register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x404; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x404; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x404; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]404; NBIO0NBIF0RCCFG=1010_0000h_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000404; NBIO0NBIF1RCCFG=1020_0000h_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]404; NBIO1NBIF0RCCFG=1030_0000h_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000404; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31	DLF_EXCHANGE_ENABLE. Read-only. Reset: Fixed,1. 0=Bypass DL_Feature negotiation. 1=Perform DL_Feature negotiation. Indicates if the Port will perform the Data Link Feature Exchange during Data Link Layer activation.
30:23	Reserved.
22:0	LOCAL_DLF_SUPPORTED. Read-only. Reset: Fixed,00_0000h. Indicates which Data Link Features the Port supports. This field is a bit vector that covers all supported features: Bit 0 is Scaled Flow Control Supported. If Data Link Feature Exchange Enable bit is set, this field's value is sent in the Port's transmitted Data Link Feature DLLP.

BXXD07F[1...2]x408 (NBIFRCCFG::DATA_LINK_FEATURE_STATUS)

Read-only. Reset: 8000_0001h.

Data Link Feature Status register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x408; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x408; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x408; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]408; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000408; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]408; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000408; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31	REMOTE_DLF_SUPPORTED_VALID. Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if the Port received a Data Link Feature DLLP during DL_Feature negotiation, containing meaningful Remote Data Link Feature Supported and Remote Data Link Feature Ack fields. The bit is cleared when the Data Link Layer enters the DL_Inactive state.
30:23	Reserved.
22:0	REMOTE_DLF_SUPPORTED. Read-only. Reset: 00_0001h. Captures which Data Link Features the Remote Port supports. This field is a bit vector that covers all supported features: Bit 0 is Scaled Flow Control Supported. If Data Link Feature Exchange Enable bit is set, this field's value is from the Port's received Data Link Feature DLLP.

BXXD07F[1...2]x410 (NBIFRCCFG::PCIE_PHY_16GT_ENH_CAP_LIST)

Read-only.

Physical Layer 16.0 [GT/s](#) Extended Capability header.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x410; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x410; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x410; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]410; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000410; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]410; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000410; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 450h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0026h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD07F[1...2]x414 (NBIFRCCFG::LINK_CAP_16GT)

Read-write. Reset: Fixed,0000_0000h.

The 16.0 [GT/s](#) Capabilities register identifies Physical Layer 16.0 GT/s specific capabilities.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x414; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x414; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x414; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]414; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000414; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]414; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000414; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:0	Reserved.

BXXD07F[1...2]x418 (NBIFRCCFG::LINK_CNTL_16GT)

Read-write. Reset: Fixed,0000_0000h.

The 16.0 [GT/s](#) Control register controls Physical Layer 16.0 GT/s specific parameters.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x418; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x418; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x418; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]418; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000418; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]418; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000418; NBIO1NBIF1RCCFG=1040_0000h`**Bits Description**

31:0 Reserved.

BXXD07F[1...2]x41C (NBIFRCCFG::LINK_STATUS_16GT)The 16.0 [GT/s](#) Status register provides information about Physical Layer 16.0 GT/s specific parameters.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x41C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x41C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x41C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]41C; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000041C; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]41C; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000041C; NBIO1NBIF1RCCFG=1040_0000h`**Bits Description**

31:5 Reserved.

4 **LINK_EQUALIZATION_REQUEST_16GT**. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 16.0 [GT/s](#) link equalization to be performed. This bit is sticky.3 **EQUALIZATION_PHASE3_SUCCESS_16GT**. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 16.0 [GT/s](#) Transmitter Equalization procedure has successfully completed. This bit is sticky.2 **EQUALIZATION_PHASE2_SUCCESS_16GT**. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 16.0 [GT/s](#) Transmitter Equalization procedure has successfully completed. This bit is sticky.1 **EQUALIZATION_PHASE1_SUCCESS_16GT**. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 16.0 [GT/s](#) Transmitter Equalization procedure has successfully completed. This bit is sticky.0 **EQUALIZATION_COMPLETE_16GT**. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the 16.0 [GT/s](#) Transmitter Equalization procedure has completed. This bit is sticky.**BXXD07F[1...2]x420 (NBIFRCCFG::LOCAL_PARITY_MISMATCH_STATUS_16GT)**

Read-only. Reset: Fixed,0000_0000h.

16.0 [GT/s](#) Local Data Parity Mismatch Status register.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x420; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x420; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x420; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]420; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000420; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]420; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000420; NBIO1NBIF1RCCFG=1040_0000h`**Bits Description**

31:16 Reserved.

15:0 **LOCAL_PARITY_MISMATCH_STATUS_BITS**. Read-only. Reset: Fixed,0000h. Indicates if the corresponding lane detected a data parity mismatch from the second Retimer (if present) on the path. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD07F[1...2]x424 (NBIFRCCFG::RTM1_PARITY_MISMATCH_STATUS_16GT)

Read-only. Reset: Fixed,0000_0000h.

16.0 [GT/s](#) First Retimer Data Parity Mismatch Status register.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x424; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x424; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x424; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]424; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000424; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]424; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000424; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:16	Reserved.
15:0	RTM1_PARITY_MISMATCH_STATUS_BITS . Read-only. Reset: Fixed,0000h. Indicates if the corresponding lane detected a data parity mismatch from the first retimer (if present) on the path. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD07F[1...2]x428 (NBIFRCCFG::RTM2_PARITY_MISMATCH_STATUS_16GT)

Read-only. Reset: Fixed,0000_0000h.

16.0 [GT/s](#) Second Retimer Data Parity Mismatch Status register.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x428; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x428; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x428; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]428; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000428; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]428; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000428; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:16	Reserved.
15:0	RTM2_PARITY_MISMATCH_STATUS_BITS . Read-only. Reset: Fixed,0000h. Indicates if the corresponding lane detected a data parity mismatch from the second retimer (if present) on the path. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD07F1x430...BXXD07F2x43F (NBIFRCCFG::LANE_EQUALIZATION_CNTL_16GT)

Read-only. Reset: FFh.

16.0 [GT/s](#) Lane Equalization Control register. There are 16 lanes (0 ~ 15); the lane number corresponds to "_n*" in the register instance. For example, `dev*_func*_instNBIF*_n15_*` means "16.0 GT/s Lane 15 Equalization Control register".`_addrNBIF0PCFG1_dev0_n[15:0]_nbio0_aliasHOST; BXXD07F1x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF0RC_n[15:0]_nbio0_aliasHOST; BXXD07F1x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_addrNBIF1CFG0_dev0_n[15:0]_nbio0_aliasHOST; BXXD07F2x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_n[15:0]_nbio1_aliasHOST; BXXD07F2x43[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF0RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_043[F:0]; NBIO0NBIF0RCCFG=1010_0000h``_dev1_instNBIF0RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_143[F:0]; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000_043[F:0]; NBIO0NBIF1RCCFG=1020_0000h``_dev0_instNBIF0RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_043[F:0]; NBIO1NBIF0RCCFG=1030_0000h``_dev1_instNBIF0RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_143[F:0]; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000_043[F:0]; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
7:4	LANE_USP_16GT_TX_PRESET . Read-only. Reset: Fh. Selects the transmitter preset value that the Downstream Port requests the other side to use for initial operation at 16.0 GT/s .
3:0	LANE_DSP_16GT_TX_PRESET . Read-only. Reset: Fh. Selects the Downstream Port's transmitter preset for initial operation at 16.0 GT/s .

BXXD07F[1...2]x450 (NBIFRCCFG::PCIE_MARGINING_ENH_CAP_LIST)

Read-only.

Margining Extended Capability header.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x450; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x450; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x450; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]450; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000450; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]450; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000450; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 4C0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0027h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD07F[1...2]x454 (NBIFRCCFG::MARGINING_PORT_CAP)

Read-only. Reset: 0000h.

Margining Port Capabilities register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x454; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x454; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x454; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]454; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000454; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]454; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000454; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
15:1	Reserved.
0	MARGINING_USES_SOFTWARE. Read-only. Reset: 0. 0=Software not Required. 1=Software Required. Indicates if the Port requires hardware-specific software in order to support margining.

BXXD07F[1...2]x456 (NBIFRCCFG::MARGINING_PORT_STATUS)

Read-only. Reset: 0000h.

Margining Port Status register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x456; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x456; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x456; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]456; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000456; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]456; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000456; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
15:2	Reserved.
1	MARGINING_SOFTWARE_READY. Read-only. Reset: 0. 0=Initialization not Completed. 1=Initialization Completed. When Margining Uses Software Driver bit is set, indicates if hardware-specific software initialization of the Port has been completed.
0	MARGINING_READY. Read-only. Reset: 0. 0=Not Ready. 1=Ready. Indicates if the Port is ready to accept margining commands.

BXXD07F1x458...BXXD07F2x494 (NBIFRCCFG::MARGINING_LANE_CNTL)

Read-write. Reset: 9C38h.

Margining Lane Control register. There are 16 lanes (0 ~ 15); the lane number corresponds to "_n*" in the register instance. For example, dev*_instNBIF*_n15_* means "Lane 15 Margining Control register".

_addrNBIF0P0CFG1_dev0_n[15:0]_nbio0_aliasHOST; BXXD07F1x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF0RC_n[15:0]_nbio0_aliasHOST; BXXD07F1x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_addrNBIF1CFG0_dev0_n[15:0]_nbio0_aliasHOST; BXXD07F2x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_n[15:0]_nbio1_aliasHOST; BXXD07F2x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF0RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO0NBIF0RCCFG=1010_0000h

_dev1_instNBIF0RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_14[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO0NBIF1RCCFG=1020_0000h

_dev0_instNBIF0RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO1NBIF0RCCFG=1030_0000h

_dev1_instNBIF0RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_14[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:8	MARGIN_PAYLOAD. Read-write. Reset: 9Ch. When Usage Model bit is clear, controls the value sent in the Margin Payload field of transmitted Control SKP ordered sets. The field returns to its default value when the Port goes DL_Down.
7	Reserved.
6	USAGE_MODEL. Read-write. Reset: 0. 0=Lane Margining at Receiver. Controls the value sent in the Usage Model bit of transmitted Control SKP ordered sets. The field is cleared when the Port goes DL_Down.
5:3	MARGIN_TYPE. Read-write. Reset: 7h. When Usage Model bit is clear, controls the value sent in the Margin Type field of transmitted Control SKP ordered sets. The field is cleared when the Port goes DL_Down.
2:0	RECEIVER_NUMBER. Read-write. Reset: 0h. When Usage Model bit is clear, controls the value sent in the Receiver Number field of transmitted Control SKP ordered sets. The field is cleared when the Port goes DL_Down.

BXXD07F1x45A...BXXD07F2x496 (NBIFRCCFG::MARGINING_LANE_STATUS)

Read-only. Reset: 0000h.

Margining Lane Status register. There are 16 lanes (0 ~ 15); the lane number corresponds to "_n*" in the register instance. For example, dev*_instNBIF*_n15_* means "Lane 15 Margining Status register".

_addrNBIF0P0CFG1_dev0_n[15:0]_nbio0_aliasHOST; BXXD07F1x4[96,92,[[8:6][E,A,6,2]],5E,5A];
BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF0RC_n[15:0]_nbio0_aliasHOST; BXXD07F1x4[96,92,[[8:6][E,A,6,2]],5E,5A];
BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_addrNBIF1CFG0_dev0_n[15:0]_nbio0_aliasHOST; BXXD07F2x4[96,92,[[8:6][E,A,6,2]],5E,5A];
BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_n[15:0]_nbio1_aliasHOST; BXXD07F2x4[96,92,[[8:6][E,A,6,2]],5E,5A];
BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF0RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];
NBIO0NBIF0RCCFG=1010_0000h

_dev1_instNBIF0RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_14[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];
NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];
NBIO0NBIF1RCCFG=1020_0000h

_dev0_instNBIF0RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];
NBIO1NBIF0RCCFG=1030_0000h

_dev1_instNBIF0RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_14[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];
NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];
NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
15:8	MARGIN_PAYLOAD_STATUS. Read-only. Reset: 00h. Captures the value from the Margin Payload field of received Control SKP ordered sets that have the Usage Model bit clear. The field is cleared when the Port goes DL_Down.
7	Reserved.
6	USAGE_MODEL_STATUS. Read-only. Reset: 0. 0=Lane Margining at Receiver. Captures the value from the Usage Model bit of received Control SKP ordered sets. The field is cleared when the Port goes DL_Down.
5:3	MARGIN_TYPE_STATUS. Read-only. Reset: 0h. Captures the value from the Margin Type field of received Control SKP ordered sets that have the Usage Model bit clear. The field is cleared when the Port goes DL_Down.
2:0	RECEIVER_NUMBER_STATUS. Read-only. Reset: 0h. Captures the value from the Receiver Number field of received Control SKP ordered sets that have the Usage Model bit clear. The field is cleared when the Port goes DL_Down.

BXXD07F[1...2]x500 (NBIFRCCFG::PCIE_PHY_32GT_ENH_CAP_LIST)

Read-only.

Physical Layer 32.0 [GT/s](#) Extended Capability header.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x500; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x500; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x500; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]500; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000500; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]500; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000500; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 530h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,002Ah. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD07F[1...2]x504 (NBIFRCCFG::LINK_CAP_32GT)

Read-only.

The 32.0 [GT/s](#) Capabilities register identifies Physical Layer 32.0 GT/s specific capabilities.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x504; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x504; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x504; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]504; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000504; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]504; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000504; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:16	Reserved.
15:11	MODIFIED_TS_RESERVED_USAGE_MODES . Read-only. Reset: Fixed,00h. Reserved.
10	MODIFIED_TS_USAGE_MODE2_SUPPORTED . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if this port supports negotiating to use alternate Training Set protocols.
9	MODIFIED_TS_USAGE_MODE1_SUPPORTED . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if this port supports sending and receiving vendor specific Training Set Messages.
8	MODIFIED_TS_USAGE_MODE0_SUPPORTED . Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if this port supports standard PCI Express Training Set usage mode.
7:2	Reserved.
1	NO_EQ_NEEDED_SUPPORTED . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if this port supports controlling if link equalization is needed.
0	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED . Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if this port supports controlling if link equalization for link speeds other than the highest common supported link speed are bypassed.

BXXD07F[1...2]x508 (NBIFRCCFG::LINK_CNTL_32GT)

Read-write. Reset: 0000_0000h.

The 32.0 [GT/s](#) Control register controls Physical Layer 32.0 GT/s specific parameters.`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x508; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x508; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x508; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]508; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000508; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]508; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000508; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:11	Reserved.
10:8	MODIFIED_TS_USAGE_MODE_SEL . Read-write. Reset: 0h. Description: (Downstream Ports only) Configures the Training Set usage mode by selecting one of the supported Training Set usage modes. This bit is sticky. For Upstream Ports, this bit is Reserved.
7:2	Reserved.
1	NO_EQ_NEEDED_DIS . Read-write. Reset: 0. 0=Enable. 1=Disable. Controls a port's ability to advertise that link equalization is needed. This bit is sticky.
0	EQ_BYPASS_TO_HIGHEST_RATE_DIS . Read-write. Reset: 0. 0=Enable. 1=Disable. Controls a port's ability to advertise that link equalization for link speeds other than the highest common supported link speed is bypassed. This bit is sticky.

BXXD07F[1...2]x50C (NBIFRCCFG::LINK_STATUS_32GT)

Indicates if the 32.0 [GT/s](#) Transmitter Equalization procedure has completed. This bit is sticky.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x50C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x50C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x50C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]50C; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000050C; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]50C; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000050C; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:11	Reserved.
10	NO_EQ_NEEDED_RECEIVED . Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Modified TS1 or Modified TS2 was received, containing the No Equalization Needed bit set. Also indicates if a non-modified TS1 or non-modified TS2 was received, containing the No Equalization Needed encoding.
9	TRANSMITTER_PRECODE_REQUEST . Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port will request the transmitter to use Precoding by setting the Precoding Request bit in TS1s/TS2s transmitted prior to entry to Recovery.Speed.
8	TRANSMITTER_PRECODING_ON . Read-only. Reset: 0. Indicates whether the receiver asked this transmitter to enable Precoding.
7:6	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL . Read-only. Reset: 0h. Contains the Enhanced Link Behavior Control bits from the most recent TS1 or TS2 received in the Polling or Configuration states.
5	MODIFIED_TS_RECEIVED . Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Modified TS1 or Modified TS2 was received.
4	LINK_EQUALIZATION_REQUEST_32GT . Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 32.0 GT/s link equalization to be performed. This bit is sticky.
3	EQUALIZATION_PHASE3_SUCCESS_32GT . Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 32.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
2	EQUALIZATION_PHASE2_SUCCESS_32GT . Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 32.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
1	EQUALIZATION_PHASE1_SUCCESS_32GT . Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 32.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
0	EQUALIZATION_COMPLETE_32GT . Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if the Transmitter Equalization procedure at 32.0 GT/s has completed. This bit is sticky.

BXXD07F[1...2]x510 (NBIFRCCFG::RECEIVED_MODIFIED_TS_DATA1)

Read-only. Reset: 0000_0000h.

The Received Modified TS Data 1 register reports the values received in Modified TS1 or Modified TS2.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x510; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x510; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]

_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x510; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]

_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]510; NBIO0NBIF0RCCFG=1010_0000h

_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000510; NBIO0NBIF1RCCFG=1020_0000h

_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]510; NBIO1NBIF0RCCFG=1030_0000h

_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000510; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:16	RECEIVED_MODIFIED_TS_VENDOR_ID . Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Training Set Message Vendor ID field or the Alternate Protocol Vendor ID field from the received Modified TS1 or Modified TS2.
15:3	RECEIVED_MODIFIED_TS_INFORMATION_1 . Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 1 field from the received Modified TS1 or Modified TS2.
2:0	RECEIVED_MODIFIED_TS_USAGE_MODE . Read-only. Reset: 0h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Usage field from the received Modified TS1 or Modified TS2.

BXXD07F[1...2]x514 (NBIFRCCFG::RECEIVED_MODIFIED_TS_DATA2)

Read-only. Reset: 0000_0000h.

The Received Modified TS Data 2 register reports the values received in Modified TS1 or Modified TS2.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x514; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x514; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x514; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]514; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000514; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]514; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000514; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description										
31:26	Reserved.										
25:24	RECEIVED_ALTERNATE_PROTOCOL_NEGOTIATION_STATUS . Read-only. Reset: 0h. Indicates the status of the Alternate Protocol Negotiation. Valid Values:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Not Supported</td></tr> <tr> <td>1h</td><td>Disabled</td></tr> <tr> <td>2h</td><td>Failed</td></tr> <tr> <td>3h</td><td>Successful</td></tr> </table>	Value	Description	0h	Not Supported	1h	Disabled	2h	Failed	3h	Successful
Value	Description										
0h	Not Supported										
1h	Disabled										
2h	Failed										
3h	Successful										
23:0	RECEIVED_MODIFIED_TS_INFORMATION_2 . Read-only. Reset: 00_0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 2 field from the received Modified TS1 or Modified TS2.										

BXXD07F[1...2]x518 (NBIFRCCFG::TRANSMITTED_MODIFIED_TS_DATA1)

Read-only. Reset: 0000_0000h.

The Transmitted Modified TS Data 1 register reports the values transmitted in Modified TS1 or Modified TS2.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x518; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x518; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x518; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]518; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000518; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]518; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000518; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:16	TRANSMITTED_MODIFIED_TS_VENDOR_ID . Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Training Set Message Vendor ID field or the Alternate Protocol Vendor ID field from the Modified TS2 transmitted in Configuration.Complete.
15:3	TRANSMITTED_MODIFIED_TS_INFORMATION_1 . Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 1 field from the Modified TS2 transmitted in Configuration.Complete.
2:0	TRANSMITTED_MODIFIED_TS_USAGE_MODE . Read-only. Reset: 0h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Usage field from the Modified TS2 transmitted in Configuration.Complete.

BXXD07F[1...2]x51C (NBIFRCCFG::TRANSMITTED_MODIFIED_TS_DATA2)

Read-only. Reset: 0000_0000h.

The Transmitted Modified TS Data 2 register reports the values transmitted in Modified TS1 or Modified TS2.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x51C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x51C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x51C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]51C; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000051C; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]51C; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000051C; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description										
31:26	Reserved.										
25:24	TRANSMITTED_ALTERNATE_PROTOCOL_NEGOTIATION_STATUS . Read-only. Reset: 0h. Indicates the status of the Alternate Protocol Negotiation. Valid Values:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Not Supported</td></tr> <tr> <td>1h</td><td>Disabled</td></tr> <tr> <td>2h</td><td>Failed</td></tr> <tr> <td>3h</td><td>Successful</td></tr> </table>	Value	Description	0h	Not Supported	1h	Disabled	2h	Failed	3h	Successful
Value	Description										
0h	Not Supported										
1h	Disabled										
2h	Failed										
3h	Successful										
23:0	TRANSMITTED_MODIFIED_TS_INFORMATION_2 . Read-only. Reset: 00_0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 2 field from the Modified TS2 transmitted in Configuration.Complete.										

BXXD07F1x520...BXXD07F2x52F (NBIFRCCFG::LANE_EQUALIZATION_CNTL_32GT)

Read-only. Reset: FFh.

32.0 [GT/s](#) Lane Equalization Control register. There are 16 lanes (0 ~ 15); the lane number corresponds to "_n*" in the register instance. For example, `dev*_func*_instNBIF*_n15_*` means "32.0 GT/s Lane 15 Equalization Control register".`_addrNBIF0P0CFG1_dev0_n[15:0]_nbio0_aliasHOST; BXXD07F1x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF0RC_n[15:0]_nbio0_aliasHOST; BXXD07F1x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_addrNBIF1CFG0_dev0_n[15:0]_nbio0_aliasHOST; BXXD07F2x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_n[15:0]_nbio1_aliasHOST; BXXD07F2x52[F:0]; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF0RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_052[F:0]; NBIO0NBIF0RCCFG=1010_0000h``_dev1_instNBIF0RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_152[F:0]; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_n[15:0]_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000_052[F:0]; NBIO0NBIF1RCCFG=1020_0000h``_dev0_instNBIF0RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_052[F:0]; NBIO1NBIF0RCCFG=1030_0000h``_dev1_instNBIF0RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_152[F:0]; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_n[15:0]_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000_052[F:0]; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
7:4	LANE_USP_32GT_TX_PRESET . Read-only. Reset: Fh. Selects the transmitter preset value that the Downstream Port requests the other side to use for initial operation at 32.0 GT/s .
3:0	LANE_DSP_32GT_TX_PRESET . Read-only. Reset: Fh. Selects the Downstream Port's transmitter preset for initial operation at 32.0 GT/s .

BXXD07F[1...2]x530 (NBIFRCCFG::PCIE_AP_ENH_CAP_LIST)

Read-only.

Alternate Protocol Extended Capability header.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x530; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x530; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x530; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]530; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000530; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]530; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000530; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 550h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,002Bh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD07F[1...2]x534 (NBIFRCCFG::AP_CAP)

Read-only. Reset: 0000_0001h.

The Alternate Protocol Capabilities register identifies Alternate Protocol specific capabilities.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x534; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x534; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x534; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]534; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000534; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]534; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000534; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:9	Reserved.
8	AP_SELECTIVE_ENABLE_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the Alternate Protocol Selective Enable Mask register. For Upstream Ports, this bit is Reserved.
7:0	AP_COUNT. Read-only. Reset: 01h. Indicates the number of Alternate Protocols supported by one or more lanes of the Port.

BXXD07F[1...2]x538 (NBIFRCCFG::AP_CNTL)

Read-write. Reset: 0000_0000h.

The Alternate Protocol Control register controls Alternate Protocol specific parameters.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x538; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x538; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x538; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]538; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000538; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]538; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000538; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:9	Reserved.
8	AP_NEGOTIATION_GLOBAL_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls a port's ability to perform Alternate Protocol negotiation.
7:0	AP_INDEX_SELECT. Read-write. Reset: 00h. Controls which lane and which Alternate Protocol for that lane is visible in the Alternate Protocol Data registers.

BXXD07F[1...2]x53C (NBIFRCCFG::AP_DATA1)

Read-only. Reset: 0000_0000h.

The Alternate Protocol Data 1 register reports the values associated with the selected Alternate Protocol.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x53C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x53C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x53C; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]53C; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx0000053C; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]53C; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx0000053C; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:16	AP_VENDOR_ID. Read-only. Reset: 0000h. Captures the Vendor ID associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.
15:5	AP_DETAILS. Read-only. Reset: 000h. Captures the Alternate Protocol Details associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.
4:3	Reserved.
2:0	AP_USAGE_INFORMATION. Read-only. Reset: 0h. Captures the Modified TS Usage associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.

BXXD07F[1...2]x540 (NBIFRCCFG::AP_DATA2)

Read-only. Reset: 0000_0000h.

The Alternate Protocol Data 2 register reports the values associated with the selected Alternate Protocol.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x540; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x540; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x540; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]540; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000540; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]540; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000540; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:24	Reserved.
23:0	MODIFIED_TS_INFORMATION_2. Read-only. Reset: 00_0000h. Captures the Modified TS Information 2 associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.

BXXD07F[1...2]x544 (NBIFRCCFG::AP_SELECTIVE_ENABLE_MASK)

Reset: 0000_0001h.

Alternate Protocol Selective Enable Mask register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x544; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x544; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x544; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_1[1:0]544; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000544; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_1[1:0]544; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000544; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:1	AP_SELECTIVE_ENABLE_MASK_31_1. Read-write. Reset: 0000_0000h. When Alternate Protocol Negotiation Global Enable bit is set, controls if the corresponding Alternate Protocol is permitted for the lane of the Port. This field is a bit vector that covers all other supported Alternate Protocol for the lanes of the Port. This field is sticky.
0	AP_SELECTIVE_ENABLE_MASK_0. Read-only. Reset: 1. When Alternate Protocol Negotiation Global Enable bit is set, controls if the corresponding Alternate Protocol is permitted for the lane of the Port. Bit 0 corresponds to the standard PCI Express protocol.

BXXD07F[1...2]x570 (NBIFRCCFG::PCIE_RTR_ENH_CAP_LIST)

Read-only.

Readiness Time Reporting Extended Capability header.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x570; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x570; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x570; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]570; NBIO0NBIF0RCCFG=1010_0000h_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000570; NBIO0NBIF1RCCFG=1020_0000h_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]570; NBIO1NBIF0RCCFG=1030_0000h_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000570; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 580h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0022h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD07F[1...2]x574 (NBIFRCCFG::RTR_DATA1)

Read-only.

Readiness Time Reporting 1 register.

_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x574; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x574; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x574; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]574; NBIO0NBIF0RCCFG=1010_0000h_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000574; NBIO0NBIF1RCCFG=1020_0000h_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]574; NBIO1NBIF0RCCFG=1030_0000h_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000574; NBIO1NBIF1RCCFG=1040_0000h

Bits	Description
31	VALID. Read-only. Reset: 0. 0=Values not Ready. 1=Values are Valid. Indicates if the time values reported in this capability structure are valid.
30:24	Reserved.
23:12	DLUP_TIME. Read-only. Reset: Fixed,000h. When Valid bit is set, indicates the time required for the function to be configuration ready, following the Downstream Port reporting Data Link Layer Active is set. Encodings are the same as for RESET_TIME.
11:0	RESET_TIME. Read-only. Reset: A1Eh. When Valid bit is set, indicates the time required for the function to be configuration ready, following a conventional reset. The lower nine bits indicate the value. The upper three bits indicate the scale used for the value, encoded as: 0 = 1 ns; 1 = 32 ns; 2 = 1024 ns; 3 = 32768 ns; 4 = 1048576 ns; 5 = 33554432 ns.

BXXD07F[1...2]x578 (NBIFRCCFG::RTR_DATA2)

Read-only.

Readiness Time Reporting 2 register.

`_dev0_instNBIF0RC_nbio0_aliasHOST; BXXD07F1x578; BXX=IOHC::NB_BUS_NUM_CNTL_iohub0_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio0_aliasHOST; BXXD07F1x578; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio0_aliasSMN[NB_BUS_NUM]``_dev0_instNBIF1RC_nbio1_aliasHOST; BXXD07F2x578; BXX=IOHC::NB_BUS_NUM_CNTL_iohub1_nbio1_aliasSMN[NB_BUS_NUM]``_dev[1:0]_instNBIF0RC_nbio0_aliasSMN; NBIO0NBIF0RCCFGx0000_[1:0]578; NBIO0NBIF0RCCFG=1010_0000h``_dev0_instNBIF1RC_nbio0_aliasSMN; NBIO0NBIF1RCCFGx00000578; NBIO0NBIF1RCCFG=1020_0000h``_dev[1:0]_instNBIF0RC_nbio1_aliasSMN; NBIO1NBIF0RCCFGx0000_[1:0]578; NBIO1NBIF0RCCFG=1030_0000h``_dev0_instNBIF1RC_nbio1_aliasSMN; NBIO1NBIF1RCCFGx00000578; NBIO1NBIF1RCCFG=1040_0000h`

Bits	Description
31:24	Reserved.
23:12	D3HOTD0_TIME . Read-only. Reset: 80Ah. When Valid bit is set and Immediate Readiness on Return to D0 bit is clear, indicates the time required for the function to be configuration ready, following a D3hot to D0 transition. Encodings are the same as for RESET_TIME.
11:0	FLR_TIME . Read-only. Reset: Fixed,000h. When Valid bit is set and Function Level Reset Capability is set, indicates the time required for the function to be configuration ready, following a FLR. Encodings are the same as for RESET_TIME.

13.8.4.4 NBIFSWDSCFG Registers**BXXD00F2x000 (NBIFSWDSCFG::VENDOR_ID)**

Read-only. Reset: 1002h.

Vendor ID register.

`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x000;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000000; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
15:0	VENDOR_ID . Read-only. Reset: 1002h. Identifies the manufacturer of the device.

BXXD00F2x002 (NBIFSWDSCFG::DEVICE_ID)

Read-only. Reset: 14C4h.

Device ID register.

`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x002;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000002; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
15:0	DEVICE_ID . Read-only. Reset: 14C4h. Identifies the particular device.

BXXD00F2x004 (NBIFSWDSCFG::COMMAND)

Provides control over a function's ability to generate and respond to bus cycles.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x004;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000004; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:11	Reserved.
10	INT_DIS . Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the ability of a function to generate INTx interrupt Messages.
9	FAST_B2B_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
8	SERR_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to signal upstream, Non-fatal and Fatal errors detected by the function, and the ability of a Port to forward upstream, Non-fatal and Fatal signals received by the Port's secondary interface.
7	AD_STEPPING . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	PARITY_ERROR_RESPONSE . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to log errors in the Master Data Parity Error bit of the Status register.
5	PAL_SNOOP_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	MEM_WRITE_INVALIDATE_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
3	SPECIAL_CYCLE_EN . Read-only. Reset: Fixed,0. Does not apply to PCI Express.
2	BUS_MASTER_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to issue Memory and I/O Read/Write Requests, and the ability of a Port to forward Memory and I/O Read/Write Requests in the upstream direction.
1	MEMEN_DN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to accept Memory Space accesses.
0	IOEN_DN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to accept I/O Space accesses.

BXXD00F2x006 (NBIFSWDSCFG::STATUS)

Used to record status information for bus related events on the primary interface.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x006;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000006; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15	PARITY_ERROR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function receives a poisoned TLP on the primary interface.
14	SIGNALED_SYSTEM_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. For a function with its SERR Enable bit in the Command register set, indicates if the function signals a Non-fatal or Fatal error on the primary interface.
13	RECEIVED_MASTER_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Unsupported Request Completion Status on the primary interface.
12	RECEIVED_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Completer Abort Completion Status on the primary interface.
11	SIGNAL_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function completes a Request using Completer Abort Completion Status on the primary interface.
10:9	DEVSEL_TIMING. Read-only. Reset: Fixed,0h. Does not apply to PCI Express.
8	MASTER_DATA_PARITY_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Description: For a Requester with its Parity Error Response bit in the Command register set, indicates if either of the following two conditions occurs on the primary interface: 1) Requester receives a poisoned Completion 2) Requester transmits a poisoned Request. For a Port with its Parity Error Response bit in the Command register set, indicates if either of the following two conditions occurs on the primary interface: 1) Port receives a poisoned Completion going downstream 2) Port transmits a poisoned Request upstream.
7	FAST_BACK_CAPABLE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	Reserved.
5	PCI_66_CAP. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	CAP_LIST. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates the presence of a capability list item.
3	INT_STATUS. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if an INTx interrupt Message is pending internally in the function.
2:1	Reserved.
0	IMMEDIATE_READINESS. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is able to successfully complete valid configuration cycles at any time following any type of reset.

BXXD00F2x008 (NBIFSWDSCFG::REVISION_ID)

Read-only. Reset: 01h.

Indicates a device specific revision identifier.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x008;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000008; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
7:4	MAJOR_REV_ID. Read-only. Reset: 0h. Indicates major revision identifier.
3:0	MINOR_REV_ID. Read-only. Reset: 1h. Indicates minor revision identifier.

BXXD00F2x009 (NBIFSWDSCFG::PROG_INTERFACE)

Read-only. Reset: Fixed,00h.

The Programming Interface register is used with the Base Class Code and the Sub-Class Code registers.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x009;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000009; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
7:0	PROG_INTERFACE . Read-only. Reset: Fixed,00h. Identifies the specific register-level programming interface of the function, if one is required.

BXXD00F2x00A (NBIFSWDSCFG::SUB_CLASS)

Read-only. Reset: 04h.

The Sub-Class Code register is used with the Base Class Code and the Programming Interface registers.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x00A;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000000A; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
7:0	SUB_CLASS . Read-only. Reset: 04h. Identifies more specifically the operation of the function.

BXXD00F2x00B (NBIFSWDSCFG::BASE_CLASS)

Read-only. Reset: 06h.

The Base Class Code register is used with the Sub-Class Code and the Programming Interface registers.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x00B;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000000B; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
7:0	BASE_CLASS . Read-only. Reset: 06h. Identifies broadly the type of operation the function performs.

BXXD00F2x00C (NBIFSWDSCFG::CACHE_LINE)

Read-write. Reset: 00h.

Cache Line Size register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x00C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000000C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
7:0	CACHE_LINE_SIZE . Read-write. Reset: 00h. Records the system cacheline size in units of DWORDs.

BXXD00F2x00D (NBIFSWDSCFG::LATENCY)

Read-only. Reset: Fixed,00h.

Master Latency Timer register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x00D;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000000D; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
7:0	LATENCY_TIMER . Read-only. Reset: Fixed,00h. Does not apply to PCI Express.

BXXD00F2x00E (NBIFSWDSCFG::HEADER)

Read-only.

Configuration Space header.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x00E;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000000E; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
7	DEVICE_TYPE. Read-only. Reset: 0. 0=Single-Function Device. 1=Multi-Function Device. Identifies if the device contains multiple functions.
6:0	HEADER_TYPE. Read-only. Reset: Fixed,01h. Identifies the layout of the Configuration Space header.
ValidValues:	
Value	Description
00h	Type 0 Header
01h	Type 1 Header
7Fh-02h	Reserved.

BXXD00F2x00F (NBIFSWDSCFG::BIST)

Read-only. Reset: Fixed,00h.

Used for control and status of built-in self tests.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x00F;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000000F; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
7	BIST_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports BIST .
6	BIST_STRT. Read-only. Reset: Fixed,0. If the function supports BIST , initiates the test run, otherwise must be 0.
5:4	Reserved.
3:0	BIST_COMP. Read-only. Reset: Fixed,0h. If the function supports BIST , indicates the test result, otherwise must be 0.

BXXD00F2x010 (NBIFSWDSCFG::BASE_ADDR_1)

Read-write. Reset: 0000_0000h.

PCI CFG [BAR](#) 1.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x010;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000010; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	BASE_ADDR. Read-write. Reset: 0000_0000h. Base Address Register.

BXXD00F2x014 (NBIFSWDSCFG::BASE_ADDR_2)

Read-write. Reset: Fixed,0000_0000h.

PCI CFG [BAR](#) 2.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x014;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000014; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	BASE_ADDR. Read-write. Reset: Fixed,0000_0000h. Base Address Register.

BXXD00F2x018 (NBIFSWDSCFG::SUB_BUS_NUMBER_LATENCY)

Primary Bus Number, Secondary Bus Number, Subordinate Bus Number, and Secondary Latency Timer registers.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x018;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000018; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:24	SECONDARY_LATENCY_TIMER . Read-only. Reset: Fixed,00h. Does not apply to PCI Express.
23:16	SUB_BUS_NUM . Read-write. Reset: 00h. Records the bus number of the highest numbered bus segment which is behind the bridge.
15:8	SECONDARY_BUS . Read-write. Reset: 00h. Records the bus number of the bus segment to which the secondary interface of the bridge is connected.
7:0	PRIMARY_BUS . Read-write. Reset: 00h. Records the bus number of the bus segment to which the primary interface of the bridge is connected.

BXXD00F2x01C (NBIFSWDSCFG::IO_BASE_LIMIT)

Defines an I/O address range which is used by the bridge to determine when to forward I/O transactions from one interface to the other. For 32-bit addressing type, combines with I/O Base Upper 16 Bits and I/O Limit Upper 16 Bits registers.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x01C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000001C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description								
15:12	IO_LIMIT . Read-write. Reset: 0h. Bits 15-12 for range ending I/O address.								
11:8	IO_LIMIT_TYPE . Read-only. Reset: Fixed,1h. I/O Limit Addressing Type. ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>16-bit</td></tr> <tr> <td>1h</td><td>32-bit</td></tr> <tr> <td>Fh-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	16-bit	1h	32-bit	Fh-2h	Reserved.
Value	Description								
0h	16-bit								
1h	32-bit								
Fh-2h	Reserved.								
7:4	IO_BASE . Read-write. Reset: 0h. Bits 15-12 for range starting I/O address.								
3:0	IO_BASE_TYPE . Read-only. Reset: Fixed,1h. I/O Base Addressing Type. ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>16-bit</td></tr> <tr> <td>1h</td><td>32-bit</td></tr> <tr> <td>Fh-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	16-bit	1h	32-bit	Fh-2h	Reserved.
Value	Description								
0h	16-bit								
1h	32-bit								
Fh-2h	Reserved.								

BXXD00F2x01E (NBIFSWDSCFG::SECONDARY_STATUS)

Used to record status information for bus related events on the secondary interface.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x01E;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000001E; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15	PARITY_ERROR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function receives a poisoned TLP on the secondary interface.
14	RECEIVED_SYSTEM_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function receives a Non-fatal or Fatal error Message on the secondary interface.
13	RECEIVED_MASTER_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Unsupported Request Completion Status on the secondary interface.
12	RECEIVED_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Requester receives a Completion with Completer Abort Completion Status on the secondary interface.
11	SIGNAL_TARGET_ABORT. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a function completes a Request using Completer Abort Completion Status on the secondary interface.
10:9	DEVSEL_TIMING. Read-only. Reset: Fixed,0h. Does not apply to PCI Express.
8	MASTER_DATA_PARITY_ERROR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Description: For a Port with its Parity Error Response Enable bit in the Bridge Control register set, indicates if either of the following two conditions occurs on the secondary interface: 1) Port receives a poisoned Completion coming upstream 2) Port transmits a poisoned Request downstream.
7	FAST_BACK_CAPABLE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	Reserved.
5	PCI_66_CAP. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4:0	Reserved.

BXXD00F2x020 (NBIFSWDSCFG::MEM_BASE_LIMIT)

Defines a non-prefetchable memory address range which is used by the bridge to determine when to forward memory transactions from one interface to the other.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x020;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000020; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:20	MEM_LIMIT_31_20. Read-write. Reset: 000h. Bits 31-20 for range ending non-prefetchable memory address.
19:16	MEM_LIMIT_TYPE. Read-only. Reset: Fixed,0h. Must be 0.
15:4	MEM_BASE_31_20. Read-write. Reset: 000h. Bits 31-20 for range starting non-prefetchable memory address.
3:0	MEM_BASE_TYPE. Read-only. Reset: Fixed,0h. Must be 0.

BXXD00F2x024 (NBIFSWDSCFG::PREF_BASE_LIMIT)

Defines a prefetchable memory address range which is used by the bridge to determine when to forward memory transactions from one interface to the other. For 64-bit addressing type, combines with Prefetchable Base Upper 32 Bits and Prefetchable Limit Upper 32 Bits registers.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x024;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000024; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description								
31:20	PREF_MEM_LIMIT_31_20. Read-write. Reset: 000h. Bits 31-20 for range ending prefetchable memory address.								
19:16	PREF_MEM_LIMIT_TYPE. Read-only. Reset: Fixed,1h. Prefetchable Memory Limit Addressing Type. ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>32-bit</td></tr> <tr> <td>1h</td><td>64-bit</td></tr> <tr> <td>Fh-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	32-bit	1h	64-bit	Fh-2h	Reserved.
Value	Description								
0h	32-bit								
1h	64-bit								
Fh-2h	Reserved.								
15:4	PREF_MEM_BASE_31_20. Read-write. Reset: 000h. Bits 31-20 for range starting prefetchable memory address.								
3:0	PREF_MEM_BASE_TYPE. Read-only. Reset: Fixed,1h. Prefetchable Memory Base Addressing Type. ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>32-bit</td></tr> <tr> <td>1h</td><td>64-bit</td></tr> <tr> <td>Fh-2h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	32-bit	1h	64-bit	Fh-2h	Reserved.
Value	Description								
0h	32-bit								
1h	64-bit								
Fh-2h	Reserved.								

BXXD00F2x028 (NBIFSWDSCFG::PREF_BASE_UPPER)

Read-write. Reset: 0000_0000h.

For 64-bit addressing type, combines with Prefetchable Memory Base register to define a prefetchable memory address range starting which is used by the bridge to determine when to forward memory transactions from one interface to the other.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x028;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000028; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	PREF_BASE_UPPER. Read-write. Reset: 0000_0000h. Upper 32 bits for range starting 64-bit prefetchable memory address.

BXXD00F2x02C (NBIFSWDSCFG::PREF_LIMIT_UPPER)

Read-write. Reset: 0000_0000h.

For 64-bit addressing type, combines with Prefetchable Memory Limit register to define a prefetchable memory address range ending which is used by the bridge to determine when to forward memory transactions from one interface to the other.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x02C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000002C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	PREF_LIMIT_UPPER. Read-write. Reset: 0000_0000h. Upper 32 bits for range ending 64-bit prefetchable memory address.

BXXD00F2x030 (NBIFSWDSCFG::IO_BASE_LIMIT_HI)

Read-write. Reset: 0000_0000h.

For 32-bit addressing type, combines with I/O Base and I/O Limit registers to define an I/O address range which is used by the bridge to determine when to forward I/O transactions from one interface to the other.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x030;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000030; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:16	IO_LIMIT_31_16. Read-write. Reset: 0000h. Upper 16 bits for range ending 32-bit I/O address.
15:0	IO_BASE_31_16. Read-write. Reset: 0000h. Upper 16 bits for range starting 32-bit I/O address.

BXXD00F2x034 (NBIFSWDSCFG::CAP_PTR)

Read-only. Reset: Fixed,50h.

Capability Pointer.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x034;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000034; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
7:0	CAP_PTR. Read-only. Reset: Fixed,50h. Pointer to a linked list of additional capabilities implemented by this function, or 00h if no such items exist.

BXXD00F2x038 (NBIFSWDSCFG::ROM_BASE_ADDR)

Read-write. Reset: Fixed,0000_0000h.

PCI CFG Expansion ROM [BAR](#).

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x038;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000038; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	BASE_ADDR. Read-write. Reset: Fixed,0000_0000h. Expansion ROM Base Address Register.

BXXD00F2x03C (NBIFSWDSCFG::INTERRUPT_LINE)

Read-write. Reset: FFh.

Interrupt Line register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x03C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000003C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
7:0	INTERRUPT_LINE. Read-write. Reset: FFh. Communicates interrupt line routing information.

BXXD00F2x03D (NBIFSWDSCFG::INTERRUPT_PIN)

Read-write. Reset: Fixed,00h.

Interrupt Pin register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x03D;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000003D; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description														
7:0	INTERRUPT_PIN. Read-write. Reset: Fixed,00h. Identifies the legacy interrupt Message(s) the function uses.														
	ValidValues:														
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>none</td></tr> <tr> <td>01h</td><td>INTA</td></tr> <tr> <td>02h</td><td>INTB</td></tr> <tr> <td>03h</td><td>INTC</td></tr> <tr> <td>04h</td><td>INTD</td></tr> <tr> <td>FFh-05h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	none	01h	INTA	02h	INTB	03h	INTC	04h	INTD	FFh-05h	Reserved.
Value	Description														
00h	none														
01h	INTA														
02h	INTB														
03h	INTC														
04h	INTD														
FFh-05h	Reserved.														

BXXD00F2x03E (NBIFSWDSCFG::BRIDGE_CNTL)

Provides control over a port's ability to forward bus cycles between its primary and secondary interfaces.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x03E;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000003E; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:12	Reserved.
11	DISCARD_TIMER_SERR_ENABLE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
10	DISCARD_TIMER_STATUS. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
9	SECONDARY_DISCARD_TIMER. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
8	PRIMARY_DISCARD_TIMER. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
7	FAST_B2B_EN. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
6	SECONDARY_BUS_RESET. Read-write. Reset: 0. 0=Normal Operation. 1=Reset. Triggers a hot reset on the corresponding Port.
5	MASTER_ABORT_MODE. Read-only. Reset: Fixed,0. Does not apply to PCI Express.
4	VGA_DEC. Read-write. Reset: 0. 0=Disable. 1=Enable. For a Port with VGA Enable set, enables the bridge to provide 16-bit decoding of VGA I/O addresses, rather than 10-bit decoding.
3	VGA_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the bridge's ability to forward VGA compatible addresses from primary interface to secondary interface.
2	ISA_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Disables the bridge from forwarding I/O addresses, in the top 768 bytes of each 1 kB block in the I/O address range, from primary interface to secondary interface.
1	SERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the forwarding of ERR_CORR, ERR_NONFATAL and ERR_FATAL from secondary interface to primary interface.
0	PARITY_RESPONSE_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to log errors in the Master Data Parity Error bit of the Secondary Status register.

BXXD00F2x050 (NBIFSWDSCFG::PMI_CAP_LIST)

Read-only. Reset: Fixed,5801h.

Power Management Capability header.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x050;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000050; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:8	NEXT_PTR. Read-only. Reset: Fixed,58h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,01h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F2x052 (NBIFSWDSCFG::PMI_CAP)

Power Management Capabilities register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x052;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000052; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description																		
15:11	PME_SUPPORT. Read-only. Reset: 19h. Indicates the power states from which the function may generate a PME. This field is a bit vector that covers all Dx states. Bit 0 corresponds to D0.																		
10	D2_SUPPORT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates support for the D2 power state.																		
9	D1_SUPPORT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates support for the D1 power state.																		
8:6	AUX_CURRENT. Read-write. Reset: 0h. Indicates the amount of 3.3Vaux current required to support PME from D3cold. Valid Values:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>0 mA</td></tr> <tr> <td>1h</td><td>55 mA</td></tr> <tr> <td>2h</td><td>100 mA</td></tr> <tr> <td>3h</td><td>160 mA</td></tr> <tr> <td>4h</td><td>220 mA</td></tr> <tr> <td>5h</td><td>270 mA</td></tr> <tr> <td>6h</td><td>320 mA</td></tr> <tr> <td>7h</td><td>375 mA</td></tr> </table>	Value	Description	0h	0 mA	1h	55 mA	2h	100 mA	3h	160 mA	4h	220 mA	5h	270 mA	6h	320 mA	7h	375 mA
Value	Description																		
0h	0 mA																		
1h	55 mA																		
2h	100 mA																		
3h	160 mA																		
4h	220 mA																		
5h	270 mA																		
6h	320 mA																		
7h	375 mA																		
5	DEV_SPECIFIC_INIT. Read-only. Reset: 0. 0=Not Required. 1=Required. Indicates if the function requires a Device Specific Initialization sequence, upon transition to D0.																		
4	IMMEDIATE_READINESS_ON_RETURN_TO_D0. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is able to successfully complete valid configuration cycles at any time following return to D0.																		
3	PME_CLOCK. Read-only. Reset: Fixed,0. Does not apply to PCI Express.																		
2:0	VERSION. Read-only. Reset: Fixed,3h. Indicates PCI-SIG defined capability structure version number.																		

BXXD00F2x054 (NBIFSWDSCFG::PMI_STATUS_CNTL)

Power Management Status/Control register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x054;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000054; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:24	PMI_DATA. Read-only. Reset: Fixed,00h. Data.
23	BUS_PWR_EN. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if Secondary Bus Clock Control is supported.
22	B2_B3_SUPPORT. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if Secondary Bus Power Control is supported.
21:16	Reserved.
15	PME_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a PME is pending internally in the function. When auxiliary power is consumed, this field is sticky.
14:13	DATA_SCALE. Read-only. Reset: Fixed,0h. Data Scale.
12:9	DATA_SELECT. Read-only. Reset: Fixed,0h. Data Select.
8	PME_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls a function's ability to generate a PME. When auxiliary power is consumed, this field is sticky.
7:4	Reserved.
3	NO_SOFT_RESET. Read-only. Reset: 0. 0=Reset on D3hot to D0. 1=No Reset on D3hot to D0. Indicates if the function does not reset on a transition from D3hot to D0.
2	Reserved.
1:0	POWER_STATE. Read-write. Reset: 0h. Writes set the function to the written power state. Reads return the function's current power state.
ValidValues:	
Value	Description
0h	D0
1h	D1
2h	D2
3h	D3

BXXD00F2x058 (NBIFSWDSCFG::PCIE_CAP_LIST)

Read-only.

PCI Express Capability header.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x058;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000058; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:8	NEXT_PTR. Read-only. Reset: A0h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,10h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F2x05A (NBIFSWDSCFG::PCIE_CAP)

Read-only.

The PCI Express Capabilities register identifies PCI Express device type and associated capabilities.

`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x05A;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000005A; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description																								
15:14	Reserved.																								
13:9	INT_MESSAGE_NUM. Read-only. Reset: Fixed,00h. Indicates the MSI/MSI-X vector used for interrupts generated in association with any of the status bits in the PCI Express capability structure.																								
8	SLOT_IMPLEMENTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Link associated with this Port is connected to a slot. For Upstream Ports, this bit is undefined.																								
7:4	DEVICE_TYPE. Read-only. Reset: 6h. Indicates the type of PCI Express device. ValidValues:																								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>PCI Express Endpoint</td></tr> <tr> <td>1h</td><td>Legacy PCI Express Endpoint</td></tr> <tr> <td>3h-2h</td><td>Reserved.</td></tr> <tr> <td>4h</td><td>Root Port of PCI Express Root Complex</td></tr> <tr> <td>5h</td><td>Upstream Port of PCI Express Switch</td></tr> <tr> <td>6h</td><td>Downstream Port of PCI Express Switch</td></tr> <tr> <td>7h</td><td>PCI Express to PCI/PCI-X Bridge</td></tr> <tr> <td>8h</td><td>PCI/PCI-X to PCI Express Bridge</td></tr> <tr> <td>9h</td><td>Root Complex Integrated Endpoint</td></tr> <tr> <td>Ah</td><td>Root Complex Event Collector</td></tr> <tr> <td>Fh-Bh</td><td>Reserved.</td></tr> </table>	Value	Description	0h	PCI Express Endpoint	1h	Legacy PCI Express Endpoint	3h-2h	Reserved.	4h	Root Port of PCI Express Root Complex	5h	Upstream Port of PCI Express Switch	6h	Downstream Port of PCI Express Switch	7h	PCI Express to PCI/PCI-X Bridge	8h	PCI/PCI-X to PCI Express Bridge	9h	Root Complex Integrated Endpoint	Ah	Root Complex Event Collector	Fh-Bh	Reserved.
Value	Description																								
0h	PCI Express Endpoint																								
1h	Legacy PCI Express Endpoint																								
3h-2h	Reserved.																								
4h	Root Port of PCI Express Root Complex																								
5h	Upstream Port of PCI Express Switch																								
6h	Downstream Port of PCI Express Switch																								
7h	PCI Express to PCI/PCI-X Bridge																								
8h	PCI/PCI-X to PCI Express Bridge																								
9h	Root Complex Integrated Endpoint																								
Ah	Root Complex Event Collector																								
Fh-Bh	Reserved.																								
3:0	VERSION. Read-only. Reset: 2h. Indicates PCI-SIG defined capability structure version number.																								

BXXD00F2x05C (NBIFSWDSCFG::DEVICE_CAP)

Read-only.

The Device Capabilities register identifies device specific capabilities.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x05C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000005C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description																		
31:29	Reserved.																		
28	FLR_CAPABLE. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Endpoints only) Indicates if the function supports Function Level Resets. For non-Endpoints this field is Reserved.																		
27:26	CAPTURED_SLOT_POWER_SCALE. Read-only. Reset: Fixed,0h. (Upstream Ports only) Indicates the scale used for the Slot Power Limit Value. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1.0x</td></tr> <tr> <td>1h</td><td>0.1x</td></tr> <tr> <td>2h</td><td>0.01x</td></tr> <tr> <td>3h</td><td>0.001x</td></tr> </table>	Value	Description	0h	1.0x	1h	0.1x	2h	0.01x	3h	0.001x								
Value	Description																		
0h	1.0x																		
1h	0.1x																		
2h	0.01x																		
3h	0.001x																		
25:18	CAPTURED_SLOT_POWER_LIMIT. Read-only. Reset: Fixed,00h. (Upstream Ports only) In combination with the Slot Power Limit Scale value, indicates the upper limit on power supplied by slot.																		
17	Reserved.																		
16	ERR_COR_SUBCLASS_CAPABLE. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the ERR_COR Subclass field in ERR_COR messages.																		
15	ROLE_BASED_ERR_REPORTING. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates the function implements Role-Based Error Reporting functionality.																		
14:12	Reserved.																		
11:9	L1_ACCEPTABLE_LATENCY. Read-only. Reset: Fixed,0h. Description: (Endpoints only) Indicates the maximum acceptable latency that an Endpoint can withstand due to the transition from L1 state to L0 state. For non-Endpoints this field is Reserved. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 us</td></tr> <tr> <td>1h</td><td>2 us</td></tr> <tr> <td>2h</td><td>4 us</td></tr> <tr> <td>3h</td><td>8 us</td></tr> <tr> <td>4h</td><td>16 us</td></tr> <tr> <td>5h</td><td>32 us</td></tr> <tr> <td>6h</td><td>64 us</td></tr> <tr> <td>7h</td><td>No Limit</td></tr> </table>	Value	Description	0h	1 us	1h	2 us	2h	4 us	3h	8 us	4h	16 us	5h	32 us	6h	64 us	7h	No Limit
Value	Description																		
0h	1 us																		
1h	2 us																		
2h	4 us																		
3h	8 us																		
4h	16 us																		
5h	32 us																		
6h	64 us																		
7h	No Limit																		
8:6	L0S_ACCEPTABLE_LATENCY. Read-only. Reset: Fixed,0h. Description: (Endpoints only) Indicates the maximum acceptable total latency that Endpoint can withstand due to the transition from L0s state to L0 state. For non-Endpoints this field is Reserved.																		

	ValidValues:	
	Value	Description
	0h	64 ns
	1h	128 ns
	2h	256 ns
	3h	512 ns
	4h	1 us
	5h	2 us
	6h	4 us
	7h	No Limit
5	EXTENDED_TAG . Read-only. Reset: Fixed,1. 0=5 Bit Tag Supported. 1=8 Bit Tag Supported. When 10-Bit Tag Requester Supported bit is clear, indicates the maximum supported size of the Tag field as a Requester.	
4:3	PHANTOM_FUNC . Read-only. Reset: Fixed,0h. Indicates the support for use of unclaimed function numbers to extend the number of outstanding transactions allowed by logically combining unclaimed function numbers with the Tag identifier.	
	ValidValues:	
	Value	Description
	0h	No Phantom Functions
	1h	1 Phantom Function
	2h	3 Phantom Functions
	3h	7 Phantom Functions
2:0	MAX_PAYLOAD_SUPPORT . Read-only. Reset: 2h. Indicates the maximum payload size that the function can support for TLPs.	
	ValidValues:	
	Value	Description
	0h	128 Bytes
	1h	256 Bytes
	2h	512 Bytes
	3h	1024 Bytes
	4h	2048 Bytes
	5h	4096 Bytes
	7h-6h	Reserved.

BXXD00F2x060 (NBIFSWDSCFG::DEVICE_CNTL)

The Device Control register controls device specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x060;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000060; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description																
15	BRIDGE_CFG_RETRY_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Description: (Bridges only) Controls if a PCI Express to PCI/PCI-X Bridge is permitted to return Configuration Retry Status. For non-Bridges and non-Endpoints this bit is Reserved.																
14:12	MAX_READ_REQUEST_SIZE. Read-write. Reset: 2h. Controls the maximum Read Request size for the function as a Requester. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>128 Bytes</td></tr> <tr> <td>1h</td><td>256 Bytes</td></tr> <tr> <td>2h</td><td>512 Bytes</td></tr> <tr> <td>3h</td><td>1024 Bytes</td></tr> <tr> <td>4h</td><td>2048 Bytes</td></tr> <tr> <td>5h</td><td>4096 Bytes</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	128 Bytes	1h	256 Bytes	2h	512 Bytes	3h	1024 Bytes	4h	2048 Bytes	5h	4096 Bytes	7h-6h	Reserved.
Value	Description																
0h	128 Bytes																
1h	256 Bytes																
2h	512 Bytes																
3h	1024 Bytes																
4h	2048 Bytes																
5h	4096 Bytes																
7h-6h	Reserved.																
11	NO_SNOOP_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. Controls if the function is permitted to set the No Snoop bit in the Requester Attributes of transactions it initiates that do not require hardware enforced cache coherency.																
10	AUX_POWER_PM_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if a function is permitted to draw AUX power independent of PME AUX power.																
9	PHANTOM_FUNC_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. When 10-Bit Tag Requester Enable bit is clear, controls if a function is permitted to use unclaimed function numbers as Phantom Functions to extend the number of outstanding transaction identifiers.																
8	EXTENDED_TAG_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. When 10-Bit Tag Requester Enable bit is clear, controls if a function is permitted to use an 8-bit Tag field as a Requester. When both bits are disabled the function is restricted to use a 5-bit Tag field.																
7:5	MAX_PAYLOAD_SIZE. Read-write. Reset: 0h. Controls the maximum TLP payload size for the function. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>128 Bytes</td></tr> <tr> <td>1h</td><td>256 Bytes</td></tr> <tr> <td>2h</td><td>512 Bytes</td></tr> <tr> <td>3h</td><td>1024 Bytes</td></tr> <tr> <td>4h</td><td>2048 Bytes</td></tr> <tr> <td>5h</td><td>4096 Bytes</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	128 Bytes	1h	256 Bytes	2h	512 Bytes	3h	1024 Bytes	4h	2048 Bytes	5h	4096 Bytes	7h-6h	Reserved.
Value	Description																
0h	128 Bytes																
1h	256 Bytes																
2h	512 Bytes																
3h	1024 Bytes																
4h	2048 Bytes																
5h	4096 Bytes																
7h-6h	Reserved.																
4	RELAXED_ORD_EN. Read-write. Reset: 1. 0=Disable. 1=Enable. Controls if the function is permitted to set the Relaxed Ordering bit in the Attributes field of transactions it initiates that do not require strong write ordering.																
3	USR_REPORT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Unsupported Requests.																
2	FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Fatal errors.																
1	NON_FATAL_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of Non-fatal errors.																
0	CORR_ERR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls signaling of correctable errors.																

BXXD00F2x062 (NBIFSWDSCFG::DEVICE_STATUS)

The Device Status register provides information about device specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x062;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000062; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:7	Reserved.
6	EMER_POWER_REDUCTION_DETECTED. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. Description: (Upstream Ports only) When Emergency Power Reduction Supported field is 1 or 2, indicates if the function has entered the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.
5	TRANSACTIONS_PEND. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function has issued Non-Posted Requests, on its own behalf, which have not been completed.
4	AUX_PWR. Read-write. Reset: 0. 0=Not Detected. 1=Detected. Functions that require AUX power report this bit as set if AUX power is detected by the function.
3	USR_DETECTED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function received an Unsupported Request.
2	FATAL_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of Fatal errors detected.
1	NON_FATAL_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of Non-fatal errors detected.
0	CORR_ERR. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates status of correctable errors detected.

BXXD00F2x064 (NBIFSWDSCFG::LINK_CAP)

Read-only.

The Link Capabilities register identifies Link specific capabilities.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x064;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000064; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description																		
31:24	PORT_NUMBER. Read-only. Reset: 00h. Indicates the Port number for the Link.																		
23	Reserved.																		
22	ASPM_OPTIONALITY_COMPLIANCE. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if the Port supports the ASPM Optionality functionality.																		
21	LINK_BW_NOTIFICATION_CAP. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the Link Bandwidth Notification status and interrupt mechanisms. For Upstream Ports, this bit is Reserved.																		
20	DL_ACTIVE_REPORTING_CAPABLE. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the reporting of DL_Active state of the Data Link Control and Management State Machine. For Upstream Ports, this bit is Reserved.																		
19	SURPRISE_DOWN_ERR_REPORTING. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the detecting and reporting of a Surprise Down error condition. For Upstream Ports, this bit is Reserved.																		
18	CLOCK_POWER_MANAGEMENT. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Upstream Ports only) Indicates if the Port tolerates removal of REFCLK via the CLKREQ# mechanism when the Link is in L1 or L2/L3 Ready. For Downstream Ports, this bit is Reserved.																		
17:15	L1_EXIT_LATENCY. Read-only. Reset: 0h. Indicates the L1 exit latency for the Link. The value reported indicates the length of time this Port requires to complete transition from L1 to L0. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>up to 999 ns</td></tr> <tr> <td>1h</td><td>1 to 1.9 us</td></tr> <tr> <td>2h</td><td>2 to 3.9 us</td></tr> <tr> <td>3h</td><td>4 to 7.9 us</td></tr> <tr> <td>4h</td><td>8 to 15.9 us</td></tr> <tr> <td>5h</td><td>16 to 31.9 us</td></tr> <tr> <td>6h</td><td>32 to 64 us</td></tr> <tr> <td>7h</td><td>more than 64 us</td></tr> </table>	Value	Description	0h	up to 999 ns	1h	1 to 1.9 us	2h	2 to 3.9 us	3h	4 to 7.9 us	4h	8 to 15.9 us	5h	16 to 31.9 us	6h	32 to 64 us	7h	more than 64 us
Value	Description																		
0h	up to 999 ns																		
1h	1 to 1.9 us																		
2h	2 to 3.9 us																		
3h	4 to 7.9 us																		
4h	8 to 15.9 us																		
5h	16 to 31.9 us																		
6h	32 to 64 us																		
7h	more than 64 us																		
14:12	L0S_EXIT_LATENCY. Read-only. Reset: 0h. Indicates the L0s exit latency for the Link. The value reported indicates the length of time this Port requires to complete transition from L0s to L0.																		

	ValidValues:	
	Value	Description
	0h	up to 63 ns
	1h	64 to 127 ns
	2h	128 to 255 ns
	3h	256 to 511 ns
	4h	512 to 999 ns
	5h	1 to 1.9 us
	6h	2 to 4 us
	7h	more than 4 us
11:10	PM_SUPPORT. Read-only. Reset: 3h. Indicates the level of ASPM supported on the Link.	
	ValidValues:	
	Value	Description
	0h	No ASPM Supported
	1h	L0s Supported
	2h	L1 Supported
	3h	L0s and L1 Supported
9:4	LINK_WIDTH. Read-only. Reset: 10h. Indicates the maximum width of the Link.	
	ValidValues:	
	Value	Description
	00h	Reserved.
	01h	x1
	02h	x2
	03h	Reserved.
	04h	x4
	07h-05h	Reserved.
	08h	x8
	0Bh-09h	Reserved.
	0Ch	x12
	0Fh-0Dh	Reserved.
	10h	x16
	1Fh-11h	Reserved.
	20h	x32
	3Fh-21h	Reserved.
3:0	LINK_SPEED. Read-only. Reset: 5h. Indicates the maximum speed of the Link.	
	ValidValues:	
	Value	Description
	0h	Reserved.
	1h	2.5 GT/s
	2h	5.0 GT/s
	3h	8.0 GT/s
	4h	16.0 GT/s
	5h	32.0 GT/s
	Fh-6h	Reserved.

BXXD00F2x068 (NBIFSWDSCFG::LINK_CNTL)

The Link Control register controls Link specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x068;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000068; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description										
15:14	DRS_SIGNALING_CONTROL. Read-write. Reset: Fixed,0h. (Downstream Ports only) When DRS Supported bit is set, controls the mechanism used to report reception of a DRS Message. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>DRS not Reported</td></tr> <tr> <td>1h</td><td>DRS Interrupt Enabled</td></tr> <tr> <td>2h</td><td>DRS to FRS Signaling Enabled</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	DRS not Reported	1h	DRS Interrupt Enabled	2h	DRS to FRS Signaling Enabled	3h	Reserved.
Value	Description										
0h	DRS not Reported										
1h	DRS Interrupt Enabled										
2h	DRS to FRS Signaling Enabled										
3h	Reserved.										
13:12	Reserved.										
11	LINK_AUTONOMOUS_BW_INT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. (Downstream Ports only) Controls if the function generates an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been set.										
10	LINK_BW_MANAGEMENT_INT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. (Downstream Ports only) Controls if the function generates an interrupt to indicate that the Link Bandwidth Management Status bit has been set.										
9	HW_AUTONOMOUS_WIDTH_DISABLE. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the Port's ability to autonomously direct changes in link width.										
8	CLOCK_POWER_MANAGEMENT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: (Upstream Ports only) Controls if the function is permitted to use CLKREQ# signal to power manage the Link clock. For Downstream Ports, this bit is Reserved.										
7	EXTENDED_SYNC. Read-write. Reset: 0. 0=Disable. 1=Enable. Forces the transmission of additional ordered sets, exiting the L0s or Recovery states.										
6	COMMON_CLOCK_CFG. Read-write. Reset: 0. 0=Same REFCLK not Used. 1=Same REFCLK Used. Indicates if this component and the component at the opposite end of this Link are operating with a distributed common reference clock.										
5	RETRAIN_LINK. Write-only. Reset: 0. 0=Normal Operation. 1=Retrain Link. (Downstream Ports only) A write of 1 to this bit initiates Link retraining by directing the Physical Layer LTSSM to the Recovery state. Reads of this bit always return 0b.										
4	LINK_DIS. Read-write. Reset: 0. 0=Normal Operation. 1=Disable Link. Description: (Downstream Ports only) Disables the Link when set to 1, by directing the Physical Layer LTSSM to the Disabled state. For Upstream Ports, this bit is Reserved.										
3	READ_CPL_BOUNDARY. Read-write. Reset: Fixed,0. 0=64 Byte. 1=128 Byte. Description: Indicates the RCB value for the Root Port sourcing the topology associated with the Link. For Switches, this bit is Reserved.										
2	PTM_PROP_DELAY_ADAPT_INTER_B. Read-write. Reset: Fixed,0. 0=Interpretation A. 1=Interpretation B. Description: Controls the interpretation of the Propagation Delay[31:0] field of the PTM Message. For devices that don't support PTM, this bit is Reserved.										
1:0	PM_CONTROL. Read-write. Reset: 0h. Controls the level of ASPM enabled on the Link.										

	ValidValues:	
	Value	Description
	0h	Disabled
	1h	Tx_L0s Entry Enabled
	2h	L1 Entry Enabled
	3h	Tx_L0s and L1 Entry Enabled

BXXD00F2x06A (NBIFSWDSCFG::LINK_STATUS)

The Link Status register provides information about Link specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x06A;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000006A; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description																														
15	LINK_AUTONOMOUS_BW_STATUS. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates that hardware has autonomously changed the Link's speed or width, without the Port transitioning through DL_Down status, for reasons other than to attempt to correct unreliable Link operation.																														
14	LINK_BW_MANAGEMENT_STATUS. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Description: Indicates that either of the following has occurred without the Port transitioning through DL_Down status: A Link retraining has completed following a write of 1 to the Retrain Link bit. Hardware has changed the Link's speed or width to attempt to correct unreliable Link operation, either through an LTSSM timeout or a higher level process.																														
13	DL_ACTIVE. Read-only. Reset: 1. 0=Not DL_Active state. 1=DL_Active state. If Data Link Layer Link Active Capability is supported and when the optionally supported SFI DLL State Mask bit is clear, indicates the status of the Data Link Control and Management State Machine.																														
12	SLOT_CLOCK_CFG. Read-only. Reset: Fixed,1. 0=Same REFCLK not Required. 1=Same REFCLK Required. Indicates if the component uses the same physical reference clock that the platform provides on the connector.																														
11	LINK_TRAINING. Read-only. Reset: 0. 0=Normal. 1=Link Training in Progress. Description: (Downstream Ports only) Indicates that Link training is in progress (Physical Layer LTSSM in Configuration or Recovery state) or that 1 was written to the Retrain Link bit but Link training has not yet begun. Hardware clears this bit once Link training is complete. For Upstream Ports, this bit is Reserved.																														
10	Reserved.																														
9:4	NEGOTIATED_LINK_WIDTH. Read-only. Reset: 10h. Indicates the negotiated width of the Link. ValidValues:																														
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>Reserved.</td></tr> <tr> <td>01h</td><td>x1</td></tr> <tr> <td>02h</td><td>x2</td></tr> <tr> <td>03h</td><td>Reserved.</td></tr> <tr> <td>04h</td><td>x4</td></tr> <tr> <td>07h-05h</td><td>Reserved.</td></tr> <tr> <td>08h</td><td>x8</td></tr> <tr> <td>0Bh-09h</td><td>Reserved.</td></tr> <tr> <td>0Ch</td><td>x12</td></tr> <tr> <td>0Fh-0Dh</td><td>Reserved.</td></tr> <tr> <td>10h</td><td>x16</td></tr> <tr> <td>1Fh-11h</td><td>Reserved.</td></tr> <tr> <td>20h</td><td>x32</td></tr> <tr> <td>3Fh-21h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	Reserved.	01h	x1	02h	x2	03h	Reserved.	04h	x4	07h-05h	Reserved.	08h	x8	0Bh-09h	Reserved.	0Ch	x12	0Fh-0Dh	Reserved.	10h	x16	1Fh-11h	Reserved.	20h	x32	3Fh-21h	Reserved.
Value	Description																														
00h	Reserved.																														
01h	x1																														
02h	x2																														
03h	Reserved.																														
04h	x4																														
07h-05h	Reserved.																														
08h	x8																														
0Bh-09h	Reserved.																														
0Ch	x12																														
0Fh-0Dh	Reserved.																														
10h	x16																														
1Fh-11h	Reserved.																														
20h	x32																														
3Fh-21h	Reserved.																														
3:0	CURRENT_LINK_SPEED. Read-only. Reset: 5h. Indicates the negotiated speed of the Link.																														

ValidValues:		
Value	Description	
0h	Reserved.	
1h	2.5 GT/s	
2h	5.0 GT/s	
3h	8.0 GT/s	
4h	16.0 GT/s	
5h	32.0 GT/s	
Fh-6h	Reserved.	

BXXD00F2x06C (NBIFSWDSCFG::SLOT_CAP)

The Slot Capabilities register identifies slot specific capabilities.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x06C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000006C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description										
31:19	PHYSICAL_SLOT_NUM. Read-write. Reset: Fixed,0000h. Indicates the physical slot number attached to this Port.										
18	NO_COMMAND_COMPLETED_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if this slot does not generate software notification when an issued command is completed by the Hot-Plug Controller.										
17	ELECTROMECH_INTERLOCK_PRESENT. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if an Electromechanical Interlock is implemented for this slot.										
16:15	SLOT_PWR_LIMIT_SCALE. Read-write. Indicates the scale used for the Slot Power Limit Value.										
ValidValues:											
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1.0x</td></tr> <tr> <td>1h</td><td>0.1x</td></tr> <tr> <td>2h</td><td>0.01x</td></tr> <tr> <td>3h</td><td>0.001x</td></tr> </table>	Value	Description	0h	1.0x	1h	0.1x	2h	0.01x	3h	0.001x
Value	Description										
0h	1.0x										
1h	0.1x										
2h	0.01x										
3h	0.001x										
14:7	SLOT_PWR_LIMIT_VALUE. Read-write. In combination with the Slot Power Limit Scale value, indicates the upper limit on power supplied by this slot.										
6	HOTPLUG_CAPABLE. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if this slot is capable of supporting Hot-Plug operations.										
5	HOTPLUG_SURPRISE. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if an adapter present in this slot might be removed from the system without any prior notification.										
4	PWR_INDICATOR_PRESENT. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if a Power Indicator is implemented for this slot.										
3	ATTN_INDICATOR_PRESENT. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if an Attention Indicator is implemented for this slot.										
2	MRL_SENSOR_PRESENT. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if a Manually-operated Retention Latch Sensor is implemented for this slot.										
1	PWR_CONTROLLER_PRESENT. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if a Power Controller is implemented for this slot.										
0	ATTN_BUTTON_PRESENT. Read-write. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if an Attention Button is implemented for this slot.										

BXXD00F2x070 (NBIFSWDSCFG::SLOT_CNTL)

Read-write.

The Slot Control register controls slot specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x070;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000070; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description										
15	Reserved.										
14	INBAND_PD_DISABLE . Read-write. Reset: Fixed,0. 0=Enable. 1=Disable. If In-band Presence Detect Disable Capability is supported, controls the Port's ability to use in-band presence to determine Presence Detect State and Component Presence.										
13	AUTO_SLOT_PWR_LIMIT_DISABLE . Read-write. Reset: Fixed,0. 0=Enable. 1=Disable. (Downstream Ports only) Controls the Port's ability of automatically sending a Set Slot Power Limit Message when a Link transitions from non-DL_Up to DL_Up status.										
12	DL_STATE_CHANGED_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. If Data Link Layer Link Active Capability is supported, controls if the function generates software notification when Data Link Layer Link Active Reporting bit is changed.										
11	ELECTROMECH_INTERLOCK_CNTL . Read-write. Reset: Fixed,0. If Electromechanical Interlock is supported, writes of 1 causes the state of the Electromechanical Interlock to toggle. Writes of 0 have no effect. Reads always return 0.										
10	PWR_CONTROLLER_CNTL . Read-write. Reset: Fixed,0. 0=Power On. 1=Power Off. If Power Controller is supported, writes set the power state of the slot to the written state. Read returns the last written value.										
9:8	PWR_INDICATOR_CNTL . Read-write. Reset: Fixed,0h. If Power Indicator is supported, writes set the Power Indicator to the written state. Reads return the last written value.										
	ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Reserved.</td></tr> <tr> <td>1h</td><td>On</td></tr> <tr> <td>2h</td><td>Blink</td></tr> <tr> <td>3h</td><td>Off</td></tr> </table>	Value	Description	0h	Reserved.	1h	On	2h	Blink	3h	Off
Value	Description										
0h	Reserved.										
1h	On										
2h	Blink										
3h	Off										
7:6	ATTN_INDICATOR_CNTL . Read-write. Reset: Fixed,0h. If Attention Indicator is supported, writes set the Attention Indicator to the written state. Reads return the last written value.										
	ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Reserved.</td></tr> <tr> <td>1h</td><td>On</td></tr> <tr> <td>2h</td><td>Blink</td></tr> <tr> <td>3h</td><td>Off</td></tr> </table>	Value	Description	0h	Reserved.	1h	On	2h	Blink	3h	Off
Value	Description										
0h	Reserved.										
1h	On										
2h	Blink										
3h	Off										
5	HOTPLUG_INTR_EN . Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. If Hot-Plug Capability is supported, controls if the function generates an interrupt on enabled Hot-Plug events.										
4	COMMAND_COMPLETED_INTR_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. If Command Completed notification is supported, controls if the function generates software notification when a command is completed by the Hot-Plug Controller.										
3	PRESENCE_DETECT_CHANGED_EN . Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. If Hot-Plug Capability is supported, controls if the function generates software notification on a presence detect changed event.										
2	MRL_SENSOR_CHANGED_EN . Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. If MRL Sensor is supported, controls if the function generates software notification on a MRL sensor changed event.										
1	PWR_FAULT_DETECTED_EN . Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. If Power Fault Detection is supported, controls if the function generates software notification on a power fault event.										

0	ATTN_BUTTON_PRESSED_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. If Attention Button is supported, controls if the function generates software notification on an attention button pressed event.
---	--

BXXD00F2x072 (NBIFSWDSCFG::SLOT_STATUS)

The Slot Status register provides information about slot specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x072;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000072; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:9	Reserved.
8	DL_STATE_CHANGED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. If Data Link Layer Link Active Capability is supported, indicates if the value reported in the Data Link Layer Link Active bit of the Link Status register is changed.
7	ELECTROMECH_INTERLOCK_STATUS. Read-write. Reset: Fixed,0. 0=Electromechanical Interlock Disengaged. 1=Electromechanical Interlock Engaged. If Electromechanical Interlock is supported, indicates the status of the Electromechanical Interlock.
6	PRESENCE_DETECT_STATE. Read-write. Reset: Fixed,1. 0=Adapter not Present. 1=Adapter Present. When the optionally supported SFI PD State Mask bit is clear, indicates the presence of an adapter in the slot, based on all enabled presence detect mechanisms.
5	MRL_SENSOR_STATE. Read-write. Reset: Fixed,0. 0=MRL Closed. 1=MRL Open. If MRL Sensor is supported, indicates the status of the MRL sensor.
4	COMMAND_COMPLETED. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. If Command Completed notification is supported, indicates if the Hot-Plug Controller completes an issued command.
3	PRESENCE_DETECT_CHANGED. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. If Hot-Plug Capability is supported, indicates if the value reported in the Presence Detect State bit is changed.
2	MRL_SENSOR_CHANGED. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. If MRL Sensor is supported, indicates if a MRL sensor state change is detected.
1	PWR_FAULT_DETECTED. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. If Power Fault Detection is supported, indicates if the power controller detected a power fault at this slot.
0	ATTN_BUTTON_PRESSED. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. If Attention Button is supported, indicates if the attention button is pressed.

BXXD00F2x07C (NBIFSWDSCFG::DEVICE_CAP2)

Read-only.

The Device Capabilities 2 register identifies device specific capabilities.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x07C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000007C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description										
31	FRS_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports Function Readiness Status capability.										
30:27	Reserved.										
26	EMER_POWER_REDUCTION_INIT_REQ. Read-only. Reset: Fixed,0. 0=Initialization not Required. 1=Initialization Required. Description: (Upstream Ports only) Indicates if the function requires software initialization upon exiting the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.										
25:24	EMER_POWER_REDUCTION_SUPPORTED. Read-only. Reset: Fixed,0h. Description: (Upstream Ports only) Indicates if the function supports the Emergency Power Reduction mechanism. For Downstream Ports, this bit is Reserved. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Not Supported</td></tr> <tr> <td>1h</td><td>Supported using Device Specific mechanism</td></tr> <tr> <td>2h</td><td>Supported using Form Factor or Device Specific mechanisms</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Not Supported	1h	Supported using Device Specific mechanism	2h	Supported using Form Factor or Device Specific mechanisms	3h	Reserved.
Value	Description										
0h	Not Supported										
1h	Supported using Device Specific mechanism										
2h	Supported using Form Factor or Device Specific mechanisms										
3h	Reserved.										
23:22	MAX_END_END_TLP_PREFIXES. Read-only. Reset: 0h. Indicates the maximum number of End-End TLP Prefixes supported by a function with End-End TLP Prefix Supported set. If End-End TLP Prefix Supported bit is not set, this field is Reserved. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>4 E-E TLP Prefixes Supported</td></tr> <tr> <td>1h</td><td>1 E-E TLP Prefix Supported</td></tr> <tr> <td>2h</td><td>2 E-E TLP Prefixes Supported</td></tr> <tr> <td>3h</td><td>3 E-E TLP Prefixes Supported</td></tr> </table>	Value	Description	0h	4 E-E TLP Prefixes Supported	1h	1 E-E TLP Prefix Supported	2h	2 E-E TLP Prefixes Supported	3h	3 E-E TLP Prefixes Supported
Value	Description										
0h	4 E-E TLP Prefixes Supported										
1h	1 E-E TLP Prefix Supported										
2h	2 E-E TLP Prefixes Supported										
3h	3 E-E TLP Prefixes Supported										
21	END_END_TLP_PREFIX_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports receiving End-End TLP Prefixes.										
20	EXTENDED_FMT_FIELD_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the 3-bit definition of the Fmt field. When not set, the function supports only the 2-bit definition of the Fmt field.										
19:18	OBFF_SUPPORTED. Read-only. Reset: 0h. Indicates if the function supports Optimized Buffer Flush/Fill signaling. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>OBFF not Supported</td></tr> <tr> <td>1h</td><td>OBFF using Message Supported</td></tr> <tr> <td>2h</td><td>OBFF using WAKE# Supported</td></tr> <tr> <td>3h</td><td>OBFF using WAKE# and Message Supported</td></tr> </table>	Value	Description	0h	OBFF not Supported	1h	OBFF using Message Supported	2h	OBFF using WAKE# Supported	3h	OBFF using WAKE# and Message Supported
Value	Description										
0h	OBFF not Supported										
1h	OBFF using Message Supported										
2h	OBFF using WAKE# Supported										
3h	OBFF using WAKE# and Message Supported										
17	TEN_BIT_TAG_REQUESTER_SUPPORTED. Read-only. Reset: 0. 0=Use Extended Tag Field Supported. 1=10-Bit Tag Supported. Indicates the maximum supported size of the Tag field as a Requester.										

16	TEN_BIT_TAG_COMPLETER_SUPPORTED. Read-only. Reset: 1. 0=8-Bit Tag Supported. 1=10-Bit Tag Supported. Indicates the maximum supported size of the Tag field as a Completer.										
15:14	LN_SYSTEM_CLS. Read-only. Reset: Fixed,0h. For Root Ports, indicates if the Root Port supports LN protocol as an LN Completer. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>LN Completer not Supported</td></tr> <tr> <td>1h</td><td>LN Completer with 64 byte cachelines</td></tr> <tr> <td>2h</td><td>LN Completer with 128 byte cachelines</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	LN Completer not Supported	1h	LN Completer with 64 byte cachelines	2h	LN Completer with 128 byte cachelines	3h	Reserved.
Value	Description										
0h	LN Completer not Supported										
1h	LN Completer with 64 byte cachelines										
2h	LN Completer with 128 byte cachelines										
3h	Reserved.										
13:12	TPH_CPLR_SUPPORTED. Read-only. Reset: Fixed,0h. For Root Ports and Endpoints, indicates if the Completer supports TPH or Extended TPH. For all other functions, this field is Reserved. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>TPH and Extended TPH Completer not Supported</td></tr> <tr> <td>1h</td><td>TPH Completer Supported and Extended TPH Completer not Supported</td></tr> <tr> <td>2h</td><td>Reserved.</td></tr> <tr> <td>3h</td><td>TPH and Extended TPH Completer Supported</td></tr> </table>	Value	Description	0h	TPH and Extended TPH Completer not Supported	1h	TPH Completer Supported and Extended TPH Completer not Supported	2h	Reserved.	3h	TPH and Extended TPH Completer Supported
Value	Description										
0h	TPH and Extended TPH Completer not Supported										
1h	TPH Completer Supported and Extended TPH Completer not Supported										
2h	Reserved.										
3h	TPH and Extended TPH Completer Supported										
11	LTR_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports the Latency Tolerance Reporting mechanism.										
10	NO_RO_ENABLED_P2P_PASSING. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Downstream Ports or Switch Upstream Ports only) Indicates if a routing element supports never allowing posted requests with Relaxed Ordering attribute bit set, to pass each other. For Endpoints, this bit is Reserved.										
9	CAS128_CMPLT_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 128-bit AtomicOp completer.										
8	ATOMICOP_64CMPLT_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 64-bit AtomicOp completer.										
7	ATOMICOP_32CMPLT_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if a function supports being a 32-bit AtomicOp completer.										
6	ATOMICOP_ROUTING_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Downstream Ports or Switch Upstream Ports only) Indicates if a Port supports AtomicOp routing. For Endpoints, this bit is Reserved.										
5	ARI_FORWARDING_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if a Port supports ARI forwarding. For Upstream Ports, this bit is Reserved.										
4	CPL_TIMEOUT_DIS_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if a Requester supports the Completion Timeout disable mechanism. For functions that don't issue requests, this field is Reserved.										
3:0	CPL_TIMEOUT_RANGE_SUPPORTED. Read-only. Reset: Fixed,0h. Indicates if a Requester supports the Completion Timeout programmability mechanism. For functions that don't issue requests, this field is Reserved.										

	ValidValues:	
	Value	Description
	0h	Fixed
	1h	Range A Supported
	2h	Range B Supported
	3h	Ranges A & B Supported
	5h-4h	Reserved.
	6h	Ranges B & C Supported
	7h	Ranges A & B & C Supported
	Dh-8h	Reserved.
	Eh	Ranges B & C & D Supported
	Fh	Ranges A & B & C & D Supported

BXXD00F2x080 (NBIFSWDSCFG::DEVICE_CNTL2)

Read-write.

The Device Control 2 register controls device specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x080;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000080; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description										
15	END_END_TLP_PREFIX_BLOCKING. Read-write. Reset: 0. 0=Disable. 1=Enable. (Downstream Ports or Switch Upstream Ports only) Controls the ability of a Port to block TLPs containing End-End TLP Prefixes that target going out of this Egress Port.										
14:13	OBFF_EN. Read-write. Reset: 0h. Controls if the function is permitted to use Optimized Buffer Flush/Fill signaling. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Disable</td></tr> <tr> <td>1h</td><td>Enable OBFF Message A</td></tr> <tr> <td>2h</td><td>Enable OBFF Message B</td></tr> <tr> <td>3h</td><td>Enable OBFF WAKE#</td></tr> </table>	Value	Description	0h	Disable	1h	Enable OBFF Message A	2h	Enable OBFF Message B	3h	Enable OBFF WAKE#
Value	Description										
0h	Disable										
1h	Enable OBFF Message A										
2h	Enable OBFF Message B										
3h	Enable OBFF WAKE#										
12	TEN_BIT_TAG_REQUESTER_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if a function is permitted to use a 10-bit Tag field as a Requester. When disabled the function uses the setting in the Extended Tag Field Enable bit.										
11	EMER_POWER_REDUCTION_REQUEST. Read-write. Reset: Fixed,0. 0=Normal Operation. 1=Enter Emergency Power Reduction state. Description: (Upstream Ports only) Triggers the function to enter the Emergency Power Reduction state. For Downstream Ports, this bit is Reserved.										
10	LTR_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the Port is permitted to use the Latency Tolerance Reporting mechanism.										
9	IDO_COMPLETION_ENABLE. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the function is permitted to set the IDO bit in the Attributes field of completions it returns.										
8	IDO_REQUEST_ENABLE. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the function is permitted to set the IDO bit in the Attributes field of requests it initiates.										
7	ATOMICOP_EGRESS_BLOCKING. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: (Downstream Ports or Switch Upstream Ports only) Controls the ability of a Port to block AtomicOps that target going out of this Egress Port. For Endpoints, this bit is Reserved.										
6	ATOMICOP_REQUEST_EN. Read-write. Reset: Fixed,0. 0=Disable. 1=Enable. Controls the ability of a function to initiate AtomicOp requests.										
5	ARI_FORWARDING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Description: (Downstream Ports only) Controls the ability of a Port to allow Configuration requests for Device Numbers greater than 0, when converting from a Type 1 Configuration cycle to a Type 0 Configuration cycle. For Upstream Ports, this bit is Reserved.										
4	CPL_TIMEOUT_DIS. Read-write. Reset: Fixed,0. 0=Enable. 1=Disable. Controls the ability of a function to use the completion timeout mechanism.										
3:0	CPL_TIMEOUT_VALUE. Read-write. Reset: Fixed,0h. Controls the completion timeout value for the function.										

Valid Values:	
Value	Description
0h	50 us to 50 ms (Fixed)
1h	50 to 100 us (Range A only)
2h	1 to 10 ms (Range A only)
4h-3h	Reserved.
5h	16 to 55 ms (Range B only)
6h	65 to 210 ms (Range B only)
8h-7h	Reserved.
9h	260 to 900 ms (Range C only)
Ah	1 to 3.5 s (Range C only)
Ch-Bh	Reserved.
Dh	4 to 13 s (Range D only)
Eh	17 to 64 s (Range D only)
Fh	Reserved.

BXXD00F2x082 (NBIFSWDSCFG::DEVICE_STATUS2)

Read-only. Reset: Fixed, 0000h.

The Device Status 2 register provides information about device specific parameters.

`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x082;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000082; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
15:0	Reserved.

BXXD00F2x084 (NBIFSWDSCFG::LINK_CAP2)

Read-only.

The Link Capabilities 2 register identifies Link specific capabilities.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x084;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000084; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description																								
31	DRS_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports Device Readiness Status Capability.																								
30:25	Reserved.																								
24	RTM2_PRESENCE_DET_SUPPORT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the Port supports two Retimers presence detection.																								
23	RTM1_PRESENCE_DET_SUPPORT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the Port supports Retimer presence detection.																								
22:16	LOWER_SKP_OS_RCV_SUPPORT. Read-only. Reset: Fixed,00h. Indicates if the Port supports both SRIS and receiving SKP ordered sets at the SRNS rate, while running in SRIS, for the indicated speed(s). ValidValues: See: NBIFSWDSCFG::LINK_CAP2[LOWER_SKP_OS_RCV_SUPPORT] Valid Values.																								
15:9	LOWER_SKP_OS_GEN_SUPPORT. Read-only. Reset: Fixed,00h. Indicates if the Port supports both SRIS and software control of the SKP ordered set transmission scheduling rate for the indicated speed(s). ValidValues: See: NBIFSWDSCFG::LINK_CAP2[LOWER_SKP_OS_GEN_SUPPORT] Valid Values.																								
8	CROSSLINK_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the Port supports crosslinks.																								
7:1	SUPPORTED_LINK_SPEED. Read-only. Reset: 1Fh. Indicates the link speeds supported by the Port. ValidValues:																								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>Reserved.</td></tr> <tr> <td>01h</td><td>2.5 GT/s</td></tr> <tr> <td>02h</td><td>Reserved.</td></tr> <tr> <td>03h</td><td>2.5 to 5.0 GT/s</td></tr> <tr> <td>06h-04h</td><td>Reserved.</td></tr> <tr> <td>07h</td><td>2.5 to 8.0 GT/s</td></tr> <tr> <td>0Eh-08h</td><td>Reserved.</td></tr> <tr> <td>0Fh</td><td>2.5 to 16.0 GT/s</td></tr> <tr> <td>1Eh-10h</td><td>Reserved.</td></tr> <tr> <td>1Fh</td><td>2.5 to 32.0 GT/s</td></tr> <tr> <td>7Fh-20h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	Reserved.	01h	2.5 GT/s	02h	Reserved.	03h	2.5 to 5.0 GT/s	06h-04h	Reserved.	07h	2.5 to 8.0 GT/s	0Eh-08h	Reserved.	0Fh	2.5 to 16.0 GT/s	1Eh-10h	Reserved.	1Fh	2.5 to 32.0 GT/s	7Fh-20h	Reserved.
Value	Description																								
00h	Reserved.																								
01h	2.5 GT/s																								
02h	Reserved.																								
03h	2.5 to 5.0 GT/s																								
06h-04h	Reserved.																								
07h	2.5 to 8.0 GT/s																								
0Eh-08h	Reserved.																								
0Fh	2.5 to 16.0 GT/s																								
1Eh-10h	Reserved.																								
1Fh	2.5 to 32.0 GT/s																								
7Fh-20h	Reserved.																								
0	Reserved.																								

NBIFSWDSCFG::LINK_CAP2[LOWER_SKP_OS_RCV_SUPPORT] Valid Values

Value	Description
00h	Not Supported
01h	Supported at 2.5 GT/s
02h	Supported at 5.0 GT/s
03h	Supported at 2.5 to 5.0 GT/s
04h	Supported at 8.0 GT/s
05h	Supported at 2.5 & 8.0 GT/s
06h	Supported at 5.0 & 8.0 GT/s

07h	Supported at 2.5 to 8.0 GT/s
08h	Supported at 16.0 GT/s
09h	Supported at 2.5 & 16.0 GT/s
0Ah	Supported at 5.0 & 16.0 GT/s
0Bh	Supported at 2.5 & 5.0 & 16.0 GT/s
0Ch	Supported at 8.0 to 16.0 GT/s
0Dh	Supported at 2.5 & 8.0 & 16.0 GT/s
0Eh	Supported at 5.0 to 16.0 GT/s
0Fh	Supported at 2.5 to 16.0 GT/s
10h	Supported at 32.0 GT/s
11h	Supported at 2.5 & 32.0 GT/s
12h	Supported at 5.0 & 32.0 GT/s
13h	Supported at 2.5 & 5.0 & 32.0 GT/s
14h	Supported at 8.0 & 32.0 GT/s
15h	Supported at 2.5 & 8.0 & 32.0 GT/s
16h	Supported at 5.0 & 8.0 & 32.0 GT/s
17h	Supported at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Supported at 16.0 to 32.0 GT/s
19h	Supported at 2.5 & 16.0 & 32.0 GT/s
1Ah	Supported at 5.0 & 16.0 & 32.0 GT/s
1Bh	Supported at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Supported at 8.0 to 32.0 GT/s
1Dh	Supported at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Supported at 5.0 to 32.0 GT/s
1Fh	Supported at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

NBIFSWDSCFG::LINK_CAP2[LOWER_SKP_OS_GEN_SUPPORT] Valid Values

Value	Description
00h	Not Supported
01h	Supported at 2.5 GT/s
02h	Supported at 5.0 GT/s
03h	Supported at 2.5 to 5.0 GT/s
04h	Supported at 8.0 GT/s
05h	Supported at 2.5 & 8.0 GT/s
06h	Supported at 5.0 & 8.0 GT/s
07h	Supported at 2.5 to 8.0 GT/s
08h	Supported at 16.0 GT/s
09h	Supported at 2.5 & 16.0 GT/s
0Ah	Supported at 5.0 & 16.0 GT/s
0Bh	Supported at 2.5 & 5.0 & 16.0 GT/s
0Ch	Supported at 8.0 to 16.0 GT/s
0Dh	Supported at 2.5 & 8.0 & 16.0 GT/s
0Eh	Supported at 5.0 to 16.0 GT/s
0Fh	Supported at 2.5 to 16.0 GT/s
10h	Supported at 32.0 GT/s
11h	Supported at 2.5 & 32.0 GT/s
12h	Supported at 5.0 & 32.0 GT/s

13h	Supported at 2.5 & 5.0 & 32.0 GT/s
14h	Supported at 8.0 & 32.0 GT/s
15h	Supported at 2.5 & 8.0 & 32.0 GT/s
16h	Supported at 5.0 & 8.0 & 32.0 GT/s
17h	Supported at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Supported at 16.0 to 32.0 GT/s
19h	Supported at 2.5 & 16.0 & 32.0 GT/s
1Ah	Supported at 5.0 & 16.0 & 32.0 GT/s
1Bh	Supported at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Supported at 8.0 to 32.0 GT/s
1Dh	Supported at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Supported at 5.0 to 32.0 GT/s
1Fh	Supported at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

BXXD00F2x088 (NBIFSWDSCFG::LINK_CNTL2)

Reset: 0045h.

The Link Control 2 register controls Link specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x088;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000088; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description																										
15:12	COMPLIANCE_DEEMPHASIS. Read-write. Reset: 0h. Description: At 5.0 GT/s only, when using Enter Compliance bit, this field controls the Port's transmitter de-emphasis level in compliance mode. At 8.0 GT/s or higher only, when using Enter Compliance bit, this field controls the Port's transmitter Preset setting in compliance mode. This field is sticky. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>DeEmph -6.0 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -6.0 dB (5.0 GT/s)</td></tr> <tr> <td>1h</td><td>DeEmph -3.5 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -3.5 dB (5.0 GT/s)</td></tr> <tr> <td>2h</td><td>DeEmph -4.4 dB, Preshoot 0.0 dB</td></tr> <tr> <td>3h</td><td>DeEmph -2.5 dB, Preshoot 0.0 dB</td></tr> <tr> <td>4h</td><td>DeEmph -0.0 dB, Preshoot 0.0 dB</td></tr> <tr> <td>5h</td><td>DeEmph -0.0 dB, Preshoot 1.9 dB</td></tr> <tr> <td>6h</td><td>DeEmph -0.0 dB, Preshoot 2.5 dB</td></tr> <tr> <td>7h</td><td>DeEmph -6.0 dB, Preshoot 3.5 dB</td></tr> <tr> <td>8h</td><td>DeEmph -3.5 dB, Preshoot 3.5 dB</td></tr> <tr> <td>9h</td><td>DeEmph -0.0 dB, Preshoot 3.5 dB</td></tr> <tr> <td>Ah</td><td>DeEmph variable, Preshoot 0.0 dB</td></tr> <tr> <td>Fh-Bh</td><td>Reserved.</td></tr> </table>	Value	Description	0h	DeEmph -6.0 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -6.0 dB (5.0 GT/s)	1h	DeEmph -3.5 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -3.5 dB (5.0 GT/s)	2h	DeEmph -4.4 dB, Preshoot 0.0 dB	3h	DeEmph -2.5 dB, Preshoot 0.0 dB	4h	DeEmph -0.0 dB, Preshoot 0.0 dB	5h	DeEmph -0.0 dB, Preshoot 1.9 dB	6h	DeEmph -0.0 dB, Preshoot 2.5 dB	7h	DeEmph -6.0 dB, Preshoot 3.5 dB	8h	DeEmph -3.5 dB, Preshoot 3.5 dB	9h	DeEmph -0.0 dB, Preshoot 3.5 dB	Ah	DeEmph variable, Preshoot 0.0 dB	Fh-Bh	Reserved.
Value	Description																										
0h	DeEmph -6.0 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -6.0 dB (5.0 GT/s)																										
1h	DeEmph -3.5 dB, Preshoot 0.0 dB (8.0 GT/s or higher) or -3.5 dB (5.0 GT/s)																										
2h	DeEmph -4.4 dB, Preshoot 0.0 dB																										
3h	DeEmph -2.5 dB, Preshoot 0.0 dB																										
4h	DeEmph -0.0 dB, Preshoot 0.0 dB																										
5h	DeEmph -0.0 dB, Preshoot 1.9 dB																										
6h	DeEmph -0.0 dB, Preshoot 2.5 dB																										
7h	DeEmph -6.0 dB, Preshoot 3.5 dB																										
8h	DeEmph -3.5 dB, Preshoot 3.5 dB																										
9h	DeEmph -0.0 dB, Preshoot 3.5 dB																										
Ah	DeEmph variable, Preshoot 0.0 dB																										
Fh-Bh	Reserved.																										
11	COMPLIANCE_SOS. Read-write. Reset: 0. 0=Disable. 1=Enable. At 5.0 GT/s or lower only, controls if the Port's transmitter inserts SKP ordered sets when sending either compliance pattern. This bit is sticky.																										
10	ENTER_MOD_COMPLIANCE. Read-write. Reset: 0. 0=Compliance Pattern. 1=Modified Compliance Pattern. Controls which compliance pattern the Port transmits, when Enter Compliance bit is used to enter compliance mode. This bit is sticky.																										
9:7	XMIT_MARGIN. Read-write. Reset: 0h. Controls the value of the non-deemphasized voltage level at the Port's transmitter pins. This field is sticky.																										
6	SELECTABLE_DEEMPHASIS. Read-only. Reset: 1. 0=-6.0 dB. 1=-3.5 dB. (Downstream Ports only) At 5.0 GT/s only, controls the Port's transmitter de-emphasis level.																										
5	HW_AUTONOMOUS_SPEED_DISABLE. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls the Port's ability to autonomously direct changes in link speed. This bit is sticky.																										
4	ENTER_COMPLIANCE. Read-write. Reset: 0. 0=Normal Operation. 1=Enter Compliance. Forces a Port to enter compliance mode, when it receives a hot reset. This bit is sticky, but for Upstream Ports only is cleared if the link state goes to Detect.																										
3:0	TARGET_LINK_SPEED. Read-write. Reset: 5h. (Downstream Ports only) Controls the upper limit on the Link operational speed by restricting the data rate values advertised by the upstream component. When using Enter Compliance bit, this field controls the Port's target compliance mode speed. This field is sticky.																										

	ValidValues:	
	Value	Description
	0h	Reserved.
	1h	2.5 GT/s
	2h	5.0 GT/s
	3h	8.0 GT/s
	4h	16.0 GT/s
	5h	32.0 GT/s
	Fh-6h	Reserved.

BXXD00F2x08A (NBIFSWDSCFG::LINK_STATUS2)

The Link Status 2 register provides information about Link specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x08A;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000008A; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description																
15	DRS_MESSAGE_RECEIVED. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Description: (Downstream Ports only) When DRS Supported bit is set and When the optionally supported SFI DRS Mask bit is clear, indicates if the Port has received a DRS Message. For Upstream Ports, this bit is Reserved.																
14:12	DOWNSTREAM_COMPONENT_PRESENCE. Read-only. Reset: Fixed,0h. Description: (Downstream Ports only) When DRS Supported bit is set, this field indicates the presence and DRS state of the downstream component (if any). For Upstream Ports, this bit is Reserved. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Link Down, Presence not Determined</td></tr> <tr> <td>1h</td><td>Link Down, Component not Present</td></tr> <tr> <td>2h</td><td>Link Down, Component Present and Data Link Layer not Active</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> <tr> <td>4h</td><td>Link Up, Component Present and DRS Message not Received</td></tr> <tr> <td>5h</td><td>Link Up, Component Present and DRS Message Received</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Link Down, Presence not Determined	1h	Link Down, Component not Present	2h	Link Down, Component Present and Data Link Layer not Active	3h	Reserved.	4h	Link Up, Component Present and DRS Message not Received	5h	Link Up, Component Present and DRS Message Received	7h-6h	Reserved.
Value	Description																
0h	Link Down, Presence not Determined																
1h	Link Down, Component not Present																
2h	Link Down, Component Present and Data Link Layer not Active																
3h	Reserved.																
4h	Link Up, Component Present and DRS Message not Received																
5h	Link Up, Component Present and DRS Message Received																
7h-6h	Reserved.																
11:10	Reserved.																
9:8	CROSSLINK_RESOLUTION. Read-only. Reset: Fixed,0h. Indicates the state of the Port's crosslink negotiation (if supported). ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>No Information</td></tr> <tr> <td>1h</td><td>Completed as Upstream Port</td></tr> <tr> <td>2h</td><td>Completed as Downstream Port</td></tr> <tr> <td>3h</td><td>In Progress</td></tr> </table>	Value	Description	0h	No Information	1h	Completed as Upstream Port	2h	Completed as Downstream Port	3h	In Progress						
Value	Description																
0h	No Information																
1h	Completed as Upstream Port																
2h	Completed as Downstream Port																
3h	In Progress																
7	RTM2_PRESENCE_DET. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. When Two Retimers Presence Detect Supported bit is set, indicates if the Port detected two Retimers in the most recent link negotiation. This bit is sticky.																
6	RTM1_PRESENCE_DET. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. When Retimer Present Detect Supported bit is set, indicates if the Port detected a Retimer in the most recent link negotiation. This bit is sticky.																
5	LINK_EQUALIZATION_REQUEST_8GT. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 8.0 GT/s link equalization to be performed. This bit is sticky.																
4	EQUALIZATION_PHASE3_SUCCESS_8GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.																
3	EQUALIZATION_PHASE2_SUCCESS_8GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.																
2	EQUALIZATION_PHASE1_SUCCESS_8GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 8.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.																
1	EQUALIZATION_COMPLETE_8GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the 8.0 GT/s Transmitter Equalization procedure has completed. This bit is sticky.																
0	CUR_DEEMPHASIS_LEVEL. Read-only. Reset: 1. 0=-6.0 dB. 1=-3.5 dB. At 5.0 GT/s only, indicates the Port's transmitter de-emphasis level.																

BXXD00F2x08C (NBIFSWDSCFG::SLOT_CAP2)

Read-only. Reset: Fixed,0000_0000h.

The Slot Capabilities 2 register identifies slot specific capabilities.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x08C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000008C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:1	Reserved.
0	INBAND_PD_DISABLE_SUPPORTED. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the slot supports disabling the use of in-band presence to determine Presence Detect State and Component Presence.

BXXD00F2x090 (NBIFSWDSCFG::SLOT_CNTL2)

Read-write. Reset: Fixed,0000h.

The Slot Control 2 register controls slot specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x090;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000090; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:0	Reserved.

BXXD00F2x092 (NBIFSWDSCFG::SLOT_STATUS2)

Read-write. Reset: Fixed,0000h.

The Slot Status 2 register provides information about slot specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x092;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000092; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:0	Reserved.

BXXD00F2x0A0 (NBIFSWDSCFG::MSI_CAP_LIST)

Read-only.

Message Signaled Interrupt Capability header.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x0A0;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000000A0; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:8	NEXT_PTR. Read-only. Reset: C0h. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,05h. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F2x0A2 (NBIFSWDSCFG::MSI_MSG_CNTL)

Message Signaled Interrupt Control register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x0A2;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000000A2; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description																
15:11	Reserved.																
10	MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to generate extended message data.																
9	MSI_EXT_MSG_DATA_CAP. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function supports generating extended message data.																
8	MSI_PERVECTOR_MASKING_CAP. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function supports MSI per-vector masking.																
7	MSI_64BIT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if the function supports generating 64-bit message addresses.																
6:4	MSI_MULTI_EN. Read-write. Reset: 0h. Controls the number of MSI vectors that the function is permitted to use. ValidValues:																
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 Vector Allocated</td></tr> <tr> <td>1h</td><td>2 Vectors Allocated</td></tr> <tr> <td>2h</td><td>4 Vectors Allocated</td></tr> <tr> <td>3h</td><td>8 Vectors Allocated</td></tr> <tr> <td>4h</td><td>16 Vectors Allocated</td></tr> <tr> <td>5h</td><td>32 Vectors Allocated</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	1 Vector Allocated	1h	2 Vectors Allocated	2h	4 Vectors Allocated	3h	8 Vectors Allocated	4h	16 Vectors Allocated	5h	32 Vectors Allocated	7h-6h	Reserved.
Value	Description																
0h	1 Vector Allocated																
1h	2 Vectors Allocated																
2h	4 Vectors Allocated																
3h	8 Vectors Allocated																
4h	16 Vectors Allocated																
5h	32 Vectors Allocated																
7h-6h	Reserved.																
3:1	MSI_MULTI_CAP. Read-only. Reset: 0h. Indicates the number of MSI vectors that the function can support. ValidValues:																
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 Vector Supported</td></tr> <tr> <td>1h</td><td>2 Vectors Supported</td></tr> <tr> <td>2h</td><td>4 Vectors Supported</td></tr> <tr> <td>3h</td><td>8 Vectors Supported</td></tr> <tr> <td>4h</td><td>16 Vectors Supported</td></tr> <tr> <td>5h</td><td>32 Vectors Supported</td></tr> <tr> <td>7h-6h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	1 Vector Supported	1h	2 Vectors Supported	2h	4 Vectors Supported	3h	8 Vectors Supported	4h	16 Vectors Supported	5h	32 Vectors Supported	7h-6h	Reserved.
Value	Description																
0h	1 Vector Supported																
1h	2 Vectors Supported																
2h	4 Vectors Supported																
3h	8 Vectors Supported																
4h	16 Vectors Supported																
5h	32 Vectors Supported																
7h-6h	Reserved.																
0	MSI_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the ability of a function to generate MSI requests.																

BXXD00F2x0A4 (NBIFSWDSCFG::MSI_MSG_ADDR_LO)

Read-write. Reset: 0000_0000h.

Message Lower Address register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x0A4;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000000A4; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:2	MSI_MSG_ADDR_LO. Read-write. Reset: 0000_0000h. Bits 31-2 for MSI address.
1:0	Reserved.

BXXD00F2x0A8_msi64bit0 (NBIFSWDSCFG::MSI_MSG_DATA)

Read-write. Reset: 0000h.

Message Data register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x0A8_msi64bit0;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFSWDSCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000000A8_msi64bit0; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h;

DataPortCheck=NBIFSWDSCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
------	-------------

15:0	MSI_DATA . Read-write. Reset: 0000h. Lower 16 bits for Message Data.
------	---

BXXD00F2x0A8_msi64bit1 (NBIFSWDSCFG::MSI_MSG_ADDR_HI)

Read-write. Reset: 0000_0000h.

Message Upper Address register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x0A8_msi64bit1;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFSWDSCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000000A8_msi64bit1; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h;

DataPortCheck=NBIFSWDSCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
------	-------------

31:0	MSI_MSG_ADDR_HI . Read-write. Reset: 0000_0000h. Upper 32 bits for MSI address.
------	--

BXXD00F2x0AA_msi64bit0 (NBIFSWDSCFG::MSI_EXT_MSG_DATA)

Read-write. Reset: 0000h.

Extended Message Data register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x0AA_msi64bit0;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFSWDSCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000000AA_msi64bit0; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h;

DataPortCheck=NBIFSWDSCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
------	-------------

15:0	MSI_EXT_DATA . Read-write. Reset: 0000h. Upper 16 bits for Message Data.
------	---

BXXD00F2x0AC_msi64bit1 (NBIFSWDSCFG::MSI_MSG_DATA_64)

Read-write. Reset: 0000h.

Message Data register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x0AC_msi64bit1;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFSWDSCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000000AC_msi64bit1; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h;

DataPortCheck=NBIFSWDSCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
------	-------------

15:0	MSI_DATA_64 . Read-write. Reset: 0000h. Lower 16 bits for Message Data.
------	--

BXXD00F2x0AE_msi64bit1 (NBIFSWDSCFG::MSI_EXT_MSG_DATA_64)

Read-write. Reset: 0000h.

Extended Message Data register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x0AE_msi64bit1;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS];

DataPortCheck=NBIFSWDSCFG::MSI_MSG_CNTL[MSI_64BIT]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000000AE_msi64bit1; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h;

DataPortCheck=NBIFSWDSCFG::MSI_MSG_CNTL[MSI_64BIT]

Bits	Description
------	-------------

15:0	MSI_EXT_DATA_64 . Read-write. Reset: 0000h. Upper 16 bits for Message Data.
------	--

BXXD00F2x0C0 (NBIFSWDSCFG::SSID_CAP_LIST)

Read-only.

Subsystem ID Capability header.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x0C0;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000000C0; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:8	NEXT_PTR. Read-only. Pointer to the next item in the capabilities list, or 00h if no other items exist.
7:0	CAP_ID. Read-only. Reset: Fixed,0Dh. A PCI-SIG defined ID number that indicates the nature and format of the capability.

BXXD00F2x0C4 (NBIFSWDSCFG::SSID_CAP)

Read-only. Reset: 14C4_1002h.

Subsystem ID Capability register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x0C4;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000000C4; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:16	SUBSYSTEM_ID. Read-only. Reset: 14C4h. Subsystem ID. Specified by the vendor.
15:0	SUBSYSTEM_VENDOR_ID. Read-only. Reset: 1002h. Subsystem Vendor ID. Specified by the vendor.

BXXD00F2x100 (NBIFSWDSCFG::PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST)

Read-only.

Vendor-Specific Extended Capability header.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x100;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000100; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 110h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Bh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F2x104 (NBIFSWDSCFG::PCIE_VENDOR_SPECIFIC_HDR)

Read-only. Reset: Fixed,0101_0001h.

Vendor Specific Header register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x104;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000104; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:20	VSEC_LENGTH. Read-only. Reset: Fixed,010h. Number of bytes in the entire VSEC structure.
19:16	VSEC_REV. Read-only. Reset: Fixed,1h. Vendor-defined revision number.
15:0	VSEC_ID. Read-only. Reset: Fixed,0001h. Vendor-defined ID number.

BXXD00F2x108 (NBIFSWDSCFG::PCIE_VENDOR_SPECIFIC1)

Read-write. Reset: 0000_0000h.

Vendor-Specific Scratch register 1.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x108;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000108; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	SCRATCH. Read-write. Reset: 0000_0000h. PCIe scratch register.

BXXD00F2x10C (NBIFSWDSCFG::PCIE_VENDOR_SPECIFIC2)

Read-write. Reset: 0000_0000h.

Vendor-Specific Scratch register 2.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x10C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000010C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	SCRATCH. Read-write. Reset: 0000_0000h. PCIe scratch register.

BXXD00F2x110 (NBIFSWDSCFG::PCIE_VC_ENH_CAP_LIST)

Read-only.

Virtual Channel Extended Capability header.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x110;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000110; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 140h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0002h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F2x114 (NBIFSWDSCFG::PCIE_PORT_VC_CAP_REG1)

Read-only.

Port VC Capability register 1.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x114;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000114; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description										
31:12	Reserved.										
11:10	PORT_ARB_TABLE_ENTRY_SIZE. Read-only. Reset: Fixed,0h. Indicates the size (in bits) of Port Arbitration table entry in the device, or must be 0 if Port Arbitration table is not supported. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1 bit</td></tr> <tr> <td>1h</td><td>2 bits</td></tr> <tr> <td>2h</td><td>4 bits</td></tr> <tr> <td>3h</td><td>8 bits</td></tr> </table>	Value	Description	0h	1 bit	1h	2 bits	2h	4 bits	3h	8 bits
Value	Description										
0h	1 bit										
1h	2 bits										
2h	4 bits										
3h	8 bits										
9:8	REF_CLK. Read-only. Reset: Fixed,0h. Indicates the reference clock for Virtual Channels that support time-based WRR Port Arbitration, otherwise it must be 0. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>100 ns</td></tr> <tr> <td>3h-1h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	100 ns	3h-1h	Reserved.				
Value	Description										
0h	100 ns										
3h-1h	Reserved.										
7	Reserved.										
6:4	LOW_PRIORITY_EXT_VC_COUNT. Read-only. Reset: Fixed,0h. Indicates the number of (extended) Virtual Channels in addition to the default VC belonging to the Low Priority Virtual Channel group.										
3	Reserved.										
2:0	EXT_VC_COUNT. Read-only. Reset: 0h. Indicates the number of (extended) Virtual Channels in addition to the default VC supported by the device.										

BXXD00F2x118 (NBIFSWDSCFG::PCIE_PORT_VC_CAP_REG2)

Read-only. Reset: Fixed,0000_0000h.

Port VC Capability register 2.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x118;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000118; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:24	VC_ARB_TABLE_OFFSET. Read-only. Reset: Fixed,00h. Indicates the location of the VC Arbitration Table, or must be 0 if the VC Arbitration Table is not present.
23:8	Reserved.
7:0	VC_ARB_CAP. Read-only. Reset: Fixed,00h. Indicates the types of VC Arbitration supported by the device for the Low Priority Virtual Channel group, or must be 0 if the Low Priority Virtual Channel group contains only VC0. Bit 0 = Fixed; Bit 1 = WRR-32; Bit 2 = WRR-64; Bit 3 = WRR-128.

BXXD00F2x11C (NBIFSWDSCFG::PCIE_PORT_VC_CNTL)

Port VC Control register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x11C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000011C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:4	Reserved.
3:1	VC_ARB_SELECT. Read-write. Reset: 0h. Configures the VC Arbitration by selecting one of the supported VC Arbitration schemes.
0	LOAD_VC_ARB_TABLE. Read-only. Reset: Fixed,0. Updates the VC Arbitration logic from the VC Arbitration Table (if present), when written with 1. Reads always return 0.

BXXD00F2x11E (NBIFSWDSCFG::PCIE_PORT_VC_STATUS)

Read-only. Reset: Fixed,0000h.

Port VC Status register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x11E;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000011E; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:1	Reserved.
0	VC_ARB_TABLE_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the contents of the VC Arbitration Table are coherent, or must be 0 if the VC Arbitration Table is not present.

BXXD00F2x120 (NBIFSWDSCFG::PCIE_VC0_RESOURCE_CAP)

Read-only. Reset: Fixed,0000_0001h.

VC0 Resource Capability register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x120;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000120; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:24	PORT_ARB_TABLE_OFFSET. Read-only. Reset: Fixed,00h. Indicates the location of the Port Arbitration Table associated with the VC resource, or must be 0 if the Port Arbitration Table is not present.
23	Reserved.
22:16	MAX_TIME_SLOTS. Read-only. Reset: Fixed,00h. Indicates the maximum number of time slots (minus one) that the VC resource is capable of supporting, when configured for Timed WRR Port Arbitration.
15	REJECT_SNOOP_TRANS. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the Virtual Channel is permitted to reject transactions for which the No Snoop Attribute is applicable, but is not set.
14:8	Reserved.
7:0	PORT_ARB_CAP. Read-only. Reset: Fixed,01h. Indicates the types of Port Arbitration supported by the VC resource. Bit 0 = Fixed; Bit 1 = WRR-32; Bit 2 = WRR-64; Bit 3 = WRR-128; Bit 4 = Timed WRR-128; Bit 5 = WRR-256.

BXXD00F2x124 (NBIFSWDSCFG::PCIE_VC0_RESOURCE_CNTL)

VC0 Resource Control register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x124;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000124; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31	VC_ENABLE. Read-only. Reset: Fixed,1. 0=Disable. 1=Enable. Controls the enabling of a Virtual Channel.
30:27	Reserved.
26:24	VC_ID. Read-only. Reset: Fixed,0h. Assigns a VC ID to the VC resource.
23:20	Reserved.
19:17	PORT_ARB_SELECT. Read-write. Reset: 0h. Configures the Port Arbitration for the VC resource by selecting one of the supported Port Arbitration schemes.
16	LOAD_PORT_ARB_TABLE. Read-only. Reset: Fixed,0. Updates the Port Arbitration logic from the Port Arbitration Table (if present) for the VC resource, when written with 1. Reads always return 0.
15:8	Reserved.
7:1	TC_VC_MAP_TC1_7. Read-write. Reset: 7Fh. Indicates the TCs that are mapped to the VC resource.
0	TC_VC_MAP_TC0. Read-only. Reset: Fixed,1. Indicates the TCs that are mapped to the VC resource.

BXXD00F2x12A (NBIFSWDSCFG::PCIE_VC0_RESOURCE_STATUS)

Read-only.

VC0 Resource Status register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x12A;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000012A; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:2	Reserved.
1	VC_NEGOTIATION_PENDING. Read-only. Reset: 0. 0=Ready. 1=Pending. Indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state.
0	PORT_ARB_TABLE_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the contents of the Port Arbitration Table associated with the VC resource are coherent, or must be 0 if the Port Arbitration Table is not present.

BXXD00F2x12C (NBIFSWDSCFG::PCIE_VC1_RESOURCE_CAP)

Read-only. Reset: Fixed,0000_0001h.

VC1 Resource Capability register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x12C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000012C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:24	PORT_ARB_TABLE_OFFSET. Read-only. Reset: Fixed,00h. Indicates the location of the Port Arbitration Table associated with the VC resource, or must be 0 if the Port Arbitration Table is not present.
23:22	Reserved.
21:16	MAX_TIME_SLOTS. Read-only. Reset: Fixed,00h. Indicates the maximum number of time slots (minus one) that the VC resource is capable of supporting, when configured for Timed WRR Port Arbitration.
15	REJECT_SNOOP_TRANS. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the Virtual Channel is permitted to reject transactions for which the No Snoop Attribute is applicable, but is not set.
14:8	Reserved.
7:0	PORT_ARB_CAP. Read-only. Reset: Fixed,01h. Indicates the types of Port Arbitration supported by the VC resource. Bit 0 = Fixed; Bit 1 = WRR-32; Bit 2 = WRR-64; Bit 3 = WRR-128; Bit 4 = Timed WRR-128; Bit 5 = WRR-256.

BXXD00F2x130 (NBIFSWDSCFG::PCIE_VC1_RESOURCE_CNTL)

VC1 Resource Control register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x130;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000130; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31	VC_ENABLE. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls the enabling of a Virtual Channel.
30:27	Reserved.
26:24	VC_ID. Read-write. Reset: 0h. Assigns a VC ID to the VC resource.
23:20	Reserved.
19:17	PORT_ARB_SELECT. Read-write. Reset: 0h. Configures the Port Arbitration for the VC resource by selecting one of the supported Port Arbitration schemes.
16	LOAD_PORT_ARB_TABLE. Read-only. Reset: Fixed,0. Updates the Port Arbitration logic from the Port Arbitration Table (if present) for the VC resource, when written with 1. Reads always return 0.
15:8	Reserved.
7:1	TC_VC_MAP_TC1_7. Read-write. Reset: 00h. Indicates the TCs that are mapped to the VC resource.
0	TC_VC_MAP_TC0. Read-only. Reset: Fixed,0. Indicates the TCs that are mapped to the VC resource.

BXXD00F2x136 (NBIFSWDSCFG::PCIE_VC1_RESOURCE_STATUS)

Read-only.

VC1 Resource Status register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x136;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000136; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:2	Reserved.
1	VC_NEGOTIATION_PENDING. Read-only. Reset: 0. 0=Ready. 1=Pending. Indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state.
0	PORT_ARB_TABLE_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the contents of the Port Arbitration Table associated with the VC resource are coherent, or must be 0 if the Port Arbitration Table is not present.

BXXD00F2x140 (NBIFSWDSCFG::PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST)

Read-only.

Device Serial Number Extended Capability header.

`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x140;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000140; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 150h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0003h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F2x144 (NBIFSWDSCFG::PCIE_DEV_SERIAL_NUM_DW1)

Read-only. Reset: 0000_0001h.

PCI-Express Device Serial Number (1st [DW](#)) register.`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x144;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000144; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:0	SERIAL_NUMBER_LO. Read-only. Reset: 0000_0001h. Lower 32-bits of IEEE defined 64-bit extended unique identifier. (EUI-64).

BXXD00F2x148 (NBIFSWDSCFG::PCIE_DEV_SERIAL_NUM_DW2)

Read-only. Reset: 000C_8700h.

PCI-Express Device Serial Number (2nd [DW](#)) register.`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x148;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000148; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:0	SERIAL_NUMBER_HI. Read-only. Reset: 000C_8700h. Upper 32-bits of IEEE defined 64-bit extended unique identifier. (EUI-64).

BXXD00F2x150 (NBIFSWDSCFG::PCIE_ADV_ERR_RPT_ENH_CAP_LIST)

Read-only.

Advanced Error Reporting Extended Capability header.

`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x150;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000150; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 200h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: 2h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0001h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F2x154 (NBIFSWDSCFG::PCIE_UNCORR_ERR_STATUS)

The Uncorrectable Error Status register reports error status of individual uncorrectable errors in a function.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x154;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000154; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Poisoned TLP Egress Blocked Error.
25	TLP_PREFIX_BLOCKED_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a TLP Prefix Blocked Error. This bit is sticky.
24	ATOMICOP_EGRESS_BLOCKED_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an AtomicOp Egress Blocked Error. This bit is sticky.
23	MC_BLOCKED_TLP_STATUS. Read-write. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a MC Blocked TLP. This bit is sticky.
22	UNCORR_INT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an ECRC Error. This bit is sticky.
18	MAL_TLP_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Receiver Overflow Error.
16	UNEXP_CPL_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Completion Timeout Error. This bit is sticky.
13	FC_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Flow Control Protocol Error.
12	PSN_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Poisoned TLP Received Error. This bit is sticky.
11:6	Reserved.
5	SURPDN_ERR_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. (Downstream Ports only) Indicates if the function detects a Surprise Down Error.
4	DLP_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD00F2x158 (NBIFSWDSCFG::PCIE_UNCORR_ERR_MASK)

The Uncorrectable Error Mask register controls reporting of individual uncorrectable errors by a function.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x158;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000158; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Poisoned TLP Egress Blocked Error.
25	TLP_PREFIX_BLOCKED_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a TLP Prefix Blocked Error. This bit is sticky.
24	ATOMICOP_EGRESS_BLOCKED_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an AtomicOp Egress Blocked Error. This bit is sticky.
23	MC_BLOCKED_TLP_MASK. Read-write. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a MC Blocked TLP Error. This bit is sticky.
22	UNCORR_INT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an ECRC Error. This bit is sticky.
18	MAL_TLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Receiver Overflow Error.
16	UNEXP_CPL_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Completion Timeout Error. This bit is sticky.
13	FC_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Flow Control Protocol Error.
12	PSN_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Poisoned TLP Mask.
11:6	Reserved.
5	SURPDN_ERR_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. (Downstream Ports only) Controls if the function can report a Surprise Down Error.
4	DLP_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD00F2x15C (NBIFSWDSCFG::PCIE_UNCORR_ERR_SEVERITY)

The Uncorrectable Error Severity register controls whether an individual uncorrectable error is reported by a function as a Non-fatal or Fatal error.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x15C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000015C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:27	Reserved.
26	POISONED_TLP_EGRESS_BLOCKED_SEVERITY . Read-only. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Poisoned TLP Egress Blocked Error.
25	TLP_PREFIX_BLOCKED_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a TLP Prefix Blocked Error. This bit is sticky.
24	ATOMICOP_EGRESS_BLOCKED_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an AtomicOp Egress Blocked Error. This bit is sticky.
23	MC_BLOCKED_TLP_SEVERITY . Read-write. Reset: Fixed,0. 0=Non-fatal. 1=Fatal. Controls how the function reports a MC Blocked TLP Error. This bit is sticky.
22	UNCORR_INT_ERR_SEVERITY . Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports an Uncorrectable Internal Error. This bit is sticky.
21	ACS_VIOLATION_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an ACS Violation Error. This bit is sticky.
20	UNSUPP_REQ_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an Unsupported Request Error. This bit is sticky.
19	ECRC_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an ECRC Error. This bit is sticky.
18	MAL_TLP_SEVERITY . Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Malformed TLP Error. This bit is sticky.
17	RCV_OVFL_SEVERITY . Read-only. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Receiver Overflow Error.
16	UNEXP_CPL_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports an Unexpected Completion Error. This bit is sticky.
15	CPL_ABORT_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Completer Abort Error. This bit is sticky.
14	CPL_TIMEOUT_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Completion Timeout Error. This bit is sticky.
13	FC_ERR_SEVERITY . Read-only. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Flow Control Protocol Error.
12	PSN_ERR_SEVERITY . Read-write. Reset: 0. 0=Non-fatal. 1=Fatal. Controls how the function reports a Poisoned TLP Received Error. This bit is sticky.
11:6	Reserved.
5	SURPDN_ERR_SEVERITY . Read-only. Reset: Fixed,1. 0=Non-fatal. 1=Fatal. (Downstream Ports only) Controls how the function reports a Surprise Down Error.
4	DLP_ERR_SEVERITY . Read-write. Reset: 1. 0=Non-fatal. 1=Fatal. Controls how the function reports a Data Link Protocol Error. This bit is sticky.
3:0	Reserved.

BXXD00F2x160 (NBIFSWDSCFG::PCIE_CORR_ERR_STATUS)

The Correctable Error Status register reports error status of individual correctable errors in a function.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x160;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000160; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:16	Reserved.
15	HDR_LOG_OVFL_STATUS. Read-only. Reset: Fixed,0. 0=Not Detected. 1=Detected. Indicates if the function detects a Header Log Overflow Error.
14	CORR_INT_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Corrected Internal Error. This bit is sticky.
13	ADVISORY_NONFATAL_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects an Advisory Non-Fatal Error. This bit is sticky.
12	REPLAY_TIMER_TIMEOUT_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Replay Timer Timeout Error. This bit is sticky.
11:9	Reserved.
8	REPLAY_NUM_ROLLOVER_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a REPLAY_NUM Rollover Error. This bit is sticky.
7	BAD_DLLP_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Bad DLLP Error. This bit is sticky.
6	BAD_TLP_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Bad TLP Error. This bit is sticky.
5:1	Reserved.
0	RCV_ERR_STATUS. Read,Write-1-to-clear. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the function detects a Receiver Error. This bit is sticky.

BXXD00F2x164 (NBIFSWDSCFG::PCIE_CORR_ERR_MASK)

The Correctable Error Mask register controls reporting of individual correctable errors by a function.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x164;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000164; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:16	Reserved.
15	HDR_LOG_OVFL_MASK. Read-only. Reset: Fixed,0. 0=Unmasked. 1=Masked. Controls if the function can report a Header Log Overflow Error.
14	CORR_INT_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Corrected Internal Error. This bit is sticky.
13	ADVISORY_NONFATAL_ERR_MASK. Read-write. Reset: 1. 0=Unmasked. 1=Masked. Controls if the function can report an Advisory Non-Fatal Error. This bit is sticky.
12	REPLAY_TIMER_TIMEOUT_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Replay Timer Timeout Error. This bit is sticky.
11:9	Reserved.
8	REPLAY_NUM_ROLLOVER_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a REPLAY_NUM Rollover Error. This bit is sticky.
7	BAD_DLLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Bad DLLP Error. This bit is sticky.
6	BAD_TLP_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Bad TLP Error. This bit is sticky.
5:1	Reserved.
0	RCV_ERR_MASK. Read-write. Reset: 0. 0=Unmasked. 1=Masked. Controls if the function can report a Receiver Error. This bit is sticky.

BXXD00F2x168 (NBIFSWDSCFG::PCIE_ADV_ERR_CAP_CNTL)

Advanced Error Capabilities and Control register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x168;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000168; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:13	Reserved.
12	COMPLETION_TIMEOUT_LOG_CAPABLE . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of recording the TLP Prefix (if any) and the Header for the TLP corresponding to a detected Completion Timeout error.
11	TLP_PREFIX_LOG_PRESENT . Read-only. Reset: 0. 0=Not Detected. 1=Detected. When the First Error Pointer is valid, indicates that the TLP Prefix Log register contains valid information. This bit is sticky. If End-End TLP Prefix Supported bit is not set, this bit is Reserved.
10	MULTI_HDR_RECD_EN . Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. Controls if the function is permitted to record more than one error header.
9	MULTI_HDR_RECD_CAP . Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates if the function is capable of recording more than one error header.
8	ECRC_CHECK_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function checks ECRC. This bit is sticky.
7	ECRC_CHECK_CAP . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of checking ECRC.
6	ECRC_GEN_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the function generates ECRC. This bit is sticky.
5	ECRC_GEN_CAP . Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if the function is capable of generating ECRC.
4:0	FIRST_ERR_PTR . Read-only. Reset: 00h. Indicates the bit position of the first error reported in the Uncorrectable Error Status register. This field is only valid if the indicated bit is also set. This field is sticky.

BXXD00F2x16C (NBIFSWDSCFG::PCIE_HDR_LOG0)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x16C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000016C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	TLP_HDR . Read-only. Reset: 0000_0000h. TLP Header 1st DW captures the first DW of the Header for the TLP corresponding to a detected error. This field is sticky.

BXXD00F2x170 (NBIFSWDSCFG::PCIE_HDR_LOG1)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x170;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000170; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	TLP_HDR . Read-only. Reset: 0000_0000h. TLP Header 2nd DW captures the second DW of the Header for the TLP corresponding to a detected error. This field is sticky.

BXXD00F2x174 (NBIFSWDSCFG::PCIE_HDR_LOG2)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x174;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000174; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 3rd DW captures the third DW of the Header for the TLP corresponding to a detected error. This field is sticky.

BXXD00F2x178 (NBIFSWDSCFG::PCIE_HDR_LOG3)

Read-only. Reset: 0000_0000h.

Header Log register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x178;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000178; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	TLP_HDR. Read-only. Reset: 0000_0000h. TLP Header 4th DW captures the fourth DW (if present) of the Header for the TLP corresponding to a detected error. This field is sticky.

BXXD00F2x188 (NBIFSWDSCFG::PCIE_TLP_PREFIX_LOG0)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x188;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000188; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. First TLP Prefix Log (if supported) captures the first End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.

BXXD00F2x18C (NBIFSWDSCFG::PCIE_TLP_PREFIX_LOG1)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x18C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000018C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Second TLP Prefix Log (if supported) captures the second End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.

BXXD00F2x190 (NBIFSWDSCFG::PCIE_TLP_PREFIX_LOG2)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x190;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000190; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Third TLP Prefix Log (if supported) captures the third End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.

BXXD00F2x194 (NBIFSWDSCFG::PCIE_TLP_PREFIX_LOG3)

Read-only. Reset: 0000_0000h.

TLP Prefix Log register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x194;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000194; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:0	TLP_PREFIX. Read-only. Reset: 0000_0000h. Fourth TLP Prefix Log (if supported) captures the fourth End-End TLP Prefix (if present) for the TLP corresponding to the detected error. This field is sticky.

BXXD00F2x270 (NBIFSWDSCFG::PCIE_SECONDARY_ENH_CAP_LIST)

Read-only.

Secondary PCI Express Extended Capability header.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x270;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000270; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 2A0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0019h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F2x274 (NBIFSWDSCFG::PCIE_LINK_CNTL3)

Link Control 3 register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x274;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000274; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:16	Reserved.
15:9	ENABLE_LOWER_SKP_OS_GEN. Read-only. Reset: Fixed,00h. Controls if the Port overrides SRIS requirements for SKP ordered set transmission rates by transmitting SKP ordered sets at the SRNS scheduling rate when in L0, for the indicated speed(s). ValidValues: See: NBIFSWDSCFG::PCIE_LINK_CNTL3[ENABLE_LOWER_SKP_OS_GEN] Valid Values.
8:2	Reserved.
1	LINK_EQUALIZATION_REQ_INT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. (Downstream Ports only) Controls if the Downstream Port generates an interrupt to indicate that the Link Equalization Request 8.0 GT/s , or the Link Equalization Request 16.0 GT/s, or the Link Equalization Request 32.0 GT/s bits have been set.
0	PERFORM_EQUALIZATION. Read-write. Reset: 0. 0=Normal Operation. 1=Perform Equalization. (Downstream Ports only) Forces the Downstream Port to perform link equalization, when a 1 is written to Retrain Link bit with Target Link Speed field set to 8.0 GT/s or higher.

NBIFSWDSCFG::PCIE_LINK_CNTL3[ENABLE_LOWER_SKP_OS_GEN] Valid Values

Value	Description
00h	Lower SKP Generation Disabled
01h	Enabled at 2.5 GT/s
02h	Enabled at 5.0 GT/s
03h	Enabled at 2.5 to 5.0 GT/s
04h	Enabled at 8.0 GT/s
05h	Enabled at 2.5 & 8.0 GT/s
06h	Enabled at 5.0 & 8.0 GT/s

07h	Enabled at 2.5 to 8.0 GT/s
08h	Enabled at 16.0 GT/s
09h	Enabled at 2.5 & 16.0 GT/s
0Ah	Enabled at 5.0 & 16.0 GT/s
0Bh	Enabled at 2.5 & 5.0 & 16.0 GT/s
0Ch	Enabled at 8.0 to 16.0 GT/s
0Dh	Enabled at 2.5 & 8.0 & 16.0 GT/s
0Eh	Enabled at 5.0 to 16.0 GT/s
0Fh	Enabled at 2.5 to 16.0 GT/s
10h	Enabled at 32.0 GT/s
11h	Enabled at 2.5 & 32.0 GT/s
12h	Enabled at 5.0 & 32.0 GT/s
13h	Enabled at 2.5 & 5.0 & 32.0 GT/s
14h	Enabled at 8.0 & 32.0 GT/s
15h	Enabled at 2.5 & 8.0 & 32.0 GT/s
16h	Enabled at 5.0 & 8.0 & 32.0 GT/s
17h	Enabled at 2.5 & 5.0 & 8.0 & 32.0 GT/s
18h	Enabled at 16.0 to 32.0 GT/s
19h	Enabled at 2.5 & 16.0 & 32.0 GT/s
1Ah	Enabled at 5.0 & 16.0 & 32.0 GT/s
1Bh	Enabled at 2.5 & 5.0 & 16.0 & 32.0 GT/s
1Ch	Enabled at 8.0 to 32.0 GT/s
1Dh	Enabled at 2.5 & 8.0 & 16.0 & 32.0 GT/s
1Eh	Enabled at 5.0 to 32.0 GT/s
1Fh	Enabled at 2.5 to 32.0 GT/s
7Fh-20h	Reserved.

BXXD00F2x278 (NBIFSWDSCFG::PCIE_LANE_ERROR_STATUS)

Read, Write-1-to-clear. Reset: 0000_0000h.

Lane Error Status register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x278;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000278; NBIO[1:0]NBIF2SWDSCFG=10[7,5]j0_0000h

Bits	Description
31:16	Reserved.
15:0	LANE_ERROR_STATUS_BITS. Read, Write-1-to-clear. Reset: 0000h. Indicates if the corresponding lane detected a lane based error. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD00F2x2[7C...9A] (NBIFSWDSCFG::PCIE_LANE_EQUALIZATION_CNTL)

Read-only. Reset: 7F7Fh.

Lane 0 Equalization Control register.

_dev0_instNBIF2SWDS_n[15:0]_nbio0_aliasHOST; BXXD00F2x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_n[15:0]_nbio1_aliasHOST; BXXD00F2x2[9A,98,96,94,92,90,8[E,C,A,8,6,4,2,0],7E,7C];

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_n[15:0]_nbio0_aliasSMN; NBIO0NBIF2SWDSCFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO0NBIF2SWDSCFG=1050_0000h

_dev0_instNBIF2SWDS_n[15:0]_nbio1_aliasSMN; NBIO1NBIF2SWDSCFGx0000_02[9A,98,96,94,92,90,8E,8C,8A,88,86,84,82,80,7E,7C];

NBIO1NBIF2SWDSCFG=1070_0000h

Bits	Description
15	Reserved.
14:12	UPSTREAM_PORT_8GT_RX_PRESET_HINT. Read-only. Reset: 7h. Selects the receiver preset hint value that the Downstream Port requests the other side to optionally use for initial operation at 8.0 GT/s .
11:8	UPSTREAM_PORT_8GT_TX_PRESET. Read-only. Reset: Fh. Selects the transmitter preset value that the Downstream Port requests the other side to use for initial operation at 8.0 GT/s .
7	Reserved.
6:4	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT. Read-only. Reset: 7h. Optionally selects the Downstream Port's receiver preset hint for initial operation at 8.0 GT/s .
3:0	DOWNSTREAM_PORT_8GT_TX_PRESET. Read-only. Reset: Fh. Selects the Downstream Port's transmitter preset for initial operation at 8.0 GT/s .

BXXD00F2x2A0 (NBIFSWDSCFG::PCIE_ACS_ENH_CAP_LIST)

Read-only.

ACS Extended Capability header.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x2A0;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000002A0; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 2F0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,000Dh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F2x2A4 (NBIFSWDSCFG::PCIE_ACS_CAP)

Read-only.

ACS Capability register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x2A4;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000002A4; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:8	EGRESS_CONTROL_VECTOR_SIZE. Read-only. Reset: Fixed,00h. When ACS P2P Egress Control bit is set, a non-zero value indicates the number of bits in the Egress Control Vector, while a value of 0 indicates 256 bits in the Egress Control Vector.
7	ENHANCED_CAPABILITY. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Enhanced Capability.
6	DIRECT_TRANSLATED_P2P. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Direct Translated P2P.
5	P2P_EGRESS_CONTROL. Read-only. Reset: Fixed,0. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Egress Control.
4	UPSTREAM_FORWARDING. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Upstream Forwarding.
3	P2P_COMPLETION_REDIRECT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Completion Redirect.
2	P2P_REQUEST_REDIRECT. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates that the component implements ACS P2P Request Redirect.
1	TRANSLATION_BLOCKING. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Translation Blocking.
0	SOURCE_VALIDATION. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates that the component implements ACS Source Validation.

BXXD00F2x2A6 (NBIFSWDSCFG::PCIE_ACS_CNTL)

ACS Control register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x2A6;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx000002A6; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:13	Reserved.
12	UNCLAIMED_REQUEST_REDIRECT_CNTL. Read-write. Reset: 0. 0=Unsupported Request. 1=Forwarded upstream. Controls how the component handles upstream Memory Requests that target the component's Switch Upstream Port memory aperture which is not within any of the component's Switch Downstream Port memory aperture or BAR claimed memory space.
11:10	USP_MEMORY_TARGET_ACCESS_CNTL. Read-write. Reset: 0h. Controls how the component handles upstream Memory Requests that target the component's Switch Upstream Port BAR claimed memory space.
ValidValues:	
Value	Description
0h	Request allowed
1h	Request blocked
2h	Request redirected
3h	Reserved.
9:8	DSP_MEMORY_TARGET_ACCESS_CNTL. Read-write. Reset: 0h. Controls how the component handles upstream Memory Requests that target the component's BAR claimed memory space.
ValidValues:	
Value	Description
0h	Request allowed
1h	Request blocked
2h	Request redirected
3h	Reserved.
7	IO_REQUEST_BLOCKING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component handles upstream I/O Requests as ACS Violations.
6	DIRECT_TRANSLATED_P2P_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component overrides the ACS P2P Request Redirect and ACS P2P Egress Control mechanisms with P2P Memory Requests whose Address Translation field indicates a Translated address.
5	P2P_EGRESS_CONTROL_EN. Read-only. Reset: Fixed,0. 0=Disable. 1=Enable. In conjunction with the Egress Control Vector plus the ACS P2P Request Redirect and ACS Direct Translated P2P mechanisms, controls when to allow, disallow, or redirect P2P Requests.
4	UPSTREAM_FORWARDING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component forwards Upstream any Request or Completion TLPs it receives that were redirected Upstream by a component lower in the hierarchy.
3	P2P_COMPLETION_REDIRECT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component redirects P2P Completions Upstream; applicable only to Read Completions whose Relaxed Ordering Attribute is clear.
2	P2P_REQUEST_REDIRECT_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. In conjunction with ACS P2P Egress Control and ACS Direct Translated P2P mechanisms, controls if the component redirects P2P Requests Upstream.
1	TRANSLATION_BLOCKING_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component blocks all Upstream Memory Requests whose Address Translation field is not set to the default value.
0	SOURCE_VALIDATION_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls if the component validates the Bus Number from the Requester ID of Upstream Requests against the secondary or subordinate Bus Numbers.

BXXD00F2x400 (NBIFSWDSCFG::PCIE_DLF_ENH_CAP_LIST)

Read-only.

Data Link Feature Extended Capability header.

`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x400;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000400; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 410h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0025h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F2x404 (NBIFSWDSCFG::DATA_LINK_FEATURE_CAP)

Read-only. Reset: Fixed,8000_0000h.

Data Link Feature Capabilities register.

`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x404;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000404; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31	DLF_EXCHANGE_ENABLE. Read-only. Reset: Fixed,1. 0=Bypass DL_Feature negotiation. 1=Perform DL_Feature negotiation. Indicates if the Port will perform the Data Link Feature Exchange during Data Link Layer activation.
30:23	Reserved.
22:0	LOCAL_DLF_SUPPORTED. Read-only. Reset: Fixed,00_0000h. Indicates which Data Link Features the Port supports. This field is a bit vector that covers all supported features: Bit 0 is Scaled Flow Control Supported. If Data Link Feature Exchange Enable bit is set, this field's value is sent in the Port's transmitted Data Link Feature DLLP.

BXXD00F2x408 (NBIFSWDSCFG::DATA_LINK_FEATURE_STATUS)

Read-only. Reset: 8000_0001h.

Data Link Feature Status register.

`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x408;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000408; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31	REMOTE_DLF_SUPPORTED_VALID. Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if the Port received a Data Link Feature DLLP during DL_Feature negotiation, containing meaningful Remote Data Link Feature Supported and Remote Data Link Feature Ack fields. The bit is cleared when the Data Link Layer enters the DL_Inactive state.
30:23	Reserved.
22:0	REMOTE_DLF_SUPPORTED. Read-only. Reset: 00_0001h. Captures which Data Link Features the Remote Port supports. This field is a bit vector that covers all supported features: Bit 0 is Scaled Flow Control Supported. If Data Link Feature Exchange Enable bit is set, this field's value is from the Port's received Data Link Feature DLLP.

BXXD00F2x410 (NBIFSWDSCFG::PCIE_PHY_16GT_ENH_CAP_LIST)

Read-only.

Physical Layer 16.0 [GT/s](#) Extended Capability header.`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x410;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000410; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 450h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0026h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F2x414 (NBIFSWDSCFG::LINK_CAP_16GT)

Read-write. Reset: Fixed,0000_0000h.

The 16.0 [GT/s](#) Capabilities register identifies Physical Layer 16.0 GT/s specific capabilities.`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x414;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000414; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:0	Reserved.

BXXD00F2x418 (NBIFSWDSCFG::LINK_CNTL_16GT)

Read-write. Reset: Fixed,0000_0000h.

The 16.0 [GT/s](#) Control register controls Physical Layer 16.0 GT/s specific parameters.`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x418;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000418; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:0	Reserved.

BXXD00F2x41C (NBIFSWDSCFG::LINK_STATUS_16GT)The 16.0 [GT/s](#) Status register provides information about Physical Layer 16.0 GT/s specific parameters.`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x41C;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000041C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:5	Reserved.
4	LINK_EQUALIZATION_REQUEST_16GT. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 16.0 GT/s link equalization to be performed. This bit is sticky.
3	EQUALIZATION_PHASE3_SUCCESS_16GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 16.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
2	EQUALIZATION_PHASE2_SUCCESS_16GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 16.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
1	EQUALIZATION_PHASE1_SUCCESS_16GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 16.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
0	EQUALIZATION_COMPLETE_16GT. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the 16.0 GT/s Transmitter Equalization procedure has completed. This bit is sticky.

BXXD00F2x420 (NBIFSWDSCFG::LOCAL_PARITY_MISMATCH_STATUS_16GT)

Read-only. Reset: Fixed,0000_0000h.

16.0 [GT/s](#) Local Data Parity Mismatch Status register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x420;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000420; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:16	Reserved.
15:0	LOCAL_PARITY_MISMATCH_STATUS_BITS. Read-only. Reset: Fixed,0000h. Indicates if the corresponding lane detected a data parity mismatch from the second Retimer (if present) on the path. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD00F2x424 (NBIFSWDSCFG::RTM1_PARITY_MISMATCH_STATUS_16GT)

Read-only. Reset: Fixed,0000_0000h.

16.0 [GT/s](#) First Retimer Data Parity Mismatch Status register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x424;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000424; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:16	Reserved.
15:0	RTM1_PARITY_MISMATCH_STATUS_BITS. Read-only. Reset: Fixed,0000h. Indicates if the corresponding lane detected a data parity mismatch from the first retimer (if present) on the path. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD00F2x428 (NBIFSWDSCFG::RTM2_PARITY_MISMATCH_STATUS_16GT)

Read-only. Reset: Fixed,0000_0000h.

16.0 [GT/s](#) Second Retimer Data Parity Mismatch Status register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x428;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000428; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:16	Reserved.
15:0	RTM2_PARITY_MISMATCH_STATUS_BITS. Read-only. Reset: Fixed,0000h. Indicates if the corresponding lane detected a data parity mismatch from the second retimer (if present) on the path. This field is a bit vector that covers all supported lanes. Bit 0 corresponds to the default lane 0, and bit ordering is invariant to link width and lane reversal negotiation. This field is sticky.

BXXD00F2x43[0...F] (NBIFSWDSCFG::LANE_EQUALIZATION_CNTL_16GT)

Read-only. Reset: FfH.

16.0 [GT/s](#) Lane Equalization Control register. There are 16 lanes (0 ~ 15); the lane number corresponds to "_n*" in the register instance. For example, dev*_func*_instNBIF*_n15_* means "16.0 GT/s Lane 15 Equalization Control register".

_dev0_instNBIF2SWDS_n[15:0]_nbio0_aliasHOST; BXXD00F2x43[F:0];

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_n[15:0]_nbio1_aliasHOST; BXXD00F2x43[F:0];

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_n[15:0]_nbio0_aliasSMN; NBIO0NBIF2SWDSCFGx0000_043[F:0]; NBIO0NBIF2SWDSCFG=1050_0000h

_dev0_instNBIF2SWDS_n[15:0]_nbio1_aliasSMN; NBIO1NBIF2SWDSCFGx0000_043[F:0]; NBIO1NBIF2SWDSCFG=1070_0000h

Bits	Description
7:4	LANE_USP_16GT_TX_PRESET. Read-only. Reset: Fh. Selects the transmitter preset value that the Downstream Port requests the other side to use for initial operation at 16.0 GT/s .
3:0	LANE_DSP_16GT_TX_PRESET. Read-only. Reset: Fh. Selects the Downstream Port's transmitter preset for initial operation at 16.0 GT/s .

BXXD00F2x450 (NBIFSWDSCFG::PCIE_MARGINING_ENH_CAP_LIST)

Read-only.

Margining Extended Capability header.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x450;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000450; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 4C0h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0027h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F2x454 (NBIFSWDSCFG::MARGINING_PORT_CAP)

Read-only. Reset: 0000h.

Margining Port Capabilities register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x454;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000454; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:1	Reserved.
0	MARGINING_USES_SOFTWARE. Read-only. Reset: 0. 0=Software not Required. 1=Software Required. Indicates if the Port requires hardware-specific software in order to support margining.

BXXD00F2x456 (NBIFSWDSCFG::MARGINING_PORT_STATUS)

Read-only. Reset: 0000h.

Margining Port Status register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x456;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000456; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
15:2	Reserved.
1	MARGINING_SOFTWARE_READY. Read-only. Reset: 0. 0=Initialization not Completed. 1=Initialization Completed. When Margining Uses Software Driver bit is set, indicates if hardware-specific software initialization of the Port has been completed.
0	MARGINING_READY. Read-only. Reset: 0. 0=Not Ready. 1=Ready. Indicates if the Port is ready to accept margining commands.

BXXD00F2x4[58...94] (NBIFSWDSCFG::MARGINING_LANE_CNTL)

Read-write. Reset: 9C38h.

Margining Lane Control register. There are 16 lanes (0 ~ 15); the lane number corresponds to "_n*" in the register instance. For example, dev*_instNBIF*_n15_* means "Lane 15 Margining Control register".

_dev0_instNBIF2SWDS_n[15:0]_nbio0_aliasHOST; BXXD00F2x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_n[15:0]_nbio1_aliasHOST; BXXD00F2x4[94,90,[[8:6][C,8,4,0]],5C,58];

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_n[15:0]_nbio0_aliasSMN; NBIO0NBIF2SWDSCFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO0NBIF2SWDSCFG=1050_0000h

_dev0_instNBIF2SWDS_n[15:0]_nbio1_aliasSMN; NBIO1NBIF2SWDSCFGx0000_04[94,90,8C,88,84,80,7C,78,74,70,6C,68,64,60,5C,58];

NBIO1NBIF2SWDSCFG=1070_0000h

Bits	Description
15:8	MARGIN_PAYLOAD. Read-write. Reset: 9Ch. When Usage Model bit is clear, controls the value sent in the Margin Payload field of transmitted Control SKP ordered sets. The field returns to its default value when the Port goes DL_Down.
7	Reserved.
6	USAGE_MODEL. Read-write. Reset: 0. 0=Lane Margining at Receiver. Controls the value sent in the Usage Model bit of transmitted Control SKP ordered sets. The field is cleared when the Port goes DL_Down.
5:3	MARGIN_TYPE. Read-write. Reset: 7h. When Usage Model bit is clear, controls the value sent in the Margin Type field of transmitted Control SKP ordered sets. The field is cleared when the Port goes DL_Down.
2:0	RECEIVER_NUMBER. Read-write. Reset: 0h. When Usage Model bit is clear, controls the value sent in the Receiver Number field of transmitted Control SKP ordered sets. The field is cleared when the Port goes DL_Down.

BXXD00F2x4[5A...96] (NBIFSWDSCFG::MARGINING_LANE_STATUS)

Read-only. Reset: 0000h.

Margining Lane Status register. There are 16 lanes (0 ~ 15); the lane number corresponds to "_n*" in the register instance. For example, dev*_instNBIF*_n15_* means "Lane 15 Margining Status register".

_dev0_instNBIF2SWDS_n[15:0]_nbio0_aliasHOST; BXXD00F2x4[96,92,[[8:6][E,A,6,2]],5E,5A];

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_n[15:0]_nbio1_aliasHOST; BXXD00F2x4[96,92,[[8:6][E,A,6,2]],5E,5A];

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_n[15:0]_nbio0_aliasSMN; NBIO0NBIF2SWDSCFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];

NBIO0NBIF2SWDSCFG=1050_0000h

_dev0_instNBIF2SWDS_n[15:0]_nbio1_aliasSMN; NBIO1NBIF2SWDSCFGx0000_04[96,92,8E,8A,86,82,7E,7A,76,72,6E,6A,66,62,5E,5A];

NBIO1NBIF2SWDSCFG=1070_0000h

Bits	Description
15:8	MARGIN_PAYLOAD_STATUS. Read-only. Reset: 00h. Captures the value from the Margin Payload field of received Control SKP ordered sets that have the Usage Model bit clear. The field is cleared when the Port goes DL_Down.
7	Reserved.
6	USAGE_MODEL_STATUS. Read-only. Reset: 0. 0=Lane Margining at Receiver. Captures the value from the Usage Model bit of received Control SKP ordered sets. The field is cleared when the Port goes DL_Down.
5:3	MARGIN_TYPE_STATUS. Read-only. Reset: 0h. Captures the value from the Margin Type field of received Control SKP ordered sets that have the Usage Model bit clear. The field is cleared when the Port goes DL_Down.
2:0	RECEIVER_NUMBER_STATUS. Read-only. Reset: 0h. Captures the value from the Receiver Number field of received Control SKP ordered sets that have the Usage Model bit clear. The field is cleared when the Port goes DL_Down.

BXXD00F2x500 (NBIFSWDSCFG::PCIE_PHY_32GT_ENH_CAP_LIST)

Read-only.

Physical Layer 32.0 [GT/s](#) Extended Capability header.`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x500;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000500; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 530h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,002Ah. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F2x504 (NBIFSWDSCFG::LINK_CAP_32GT)

Read-only.

The 32.0 [GT/s](#) Capabilities register identifies Physical Layer 32.0 GT/s specific capabilities.`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x504;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000504; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:16	Reserved.
15:11	MODIFIED_TS_RESERVED_USAGE_MODES. Read-only. Reset: Fixed,00h. Reserved.
10	MODIFIED_TS_USAGE_MODE2_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if this port supports negotiating to use alternate Training Set protocols.
9	MODIFIED_TS_USAGE_MODE1_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if this port supports sending and receiving vendor specific Training Set Messages.
8	MODIFIED_TS_USAGE_MODE0_SUPPORTED. Read-only. Reset: Fixed,1. 0=Not Supported. 1=Supported. Indicates if this port supports standard PCI Express Training Set usage mode.
7:2	Reserved.
1	NO_EQ_NEEDED_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Indicates if this port supports controlling if link equalization is needed.
0	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED. Read-only. Reset: 1. 0=Not Supported. 1=Supported. Indicates if this port supports controlling if link equalization for link speeds other than the highest common supported link speed are bypassed.

BXXD00F2x508 (NBIFSWDSCFG::LINK_CNTL_32GT)

Read-write. Reset: 0000_0000h.

The 32.0 [GT/s](#) Control register controls Physical Layer 32.0 GT/s specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x508;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000508; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:11	Reserved.
10:8	MODIFIED_TS_USAGE_MODE_SEL. Read-write. Reset: 0h. Description: (Downstream Ports only) Configures the Training Set usage mode by selecting one of the supported Training Set usage modes. This bit is sticky. For Upstream Ports, this bit is Reserved.
7:2	Reserved.
1	NO_EQ_NEEDED_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls a port's ability to advertise that link equalization is needed. This bit is sticky.
0	EQ_BYPASS_TO_HIGHEST_RATE_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Controls a port's ability to advertise that link equalization for link speeds other than the highest common supported link speed is bypassed. This bit is sticky.

BXXD00F2x50C (NBIFSWDSCFG::LINK_STATUS_32GT)Indicates if the 32.0 [GT/s](#) Transmitter Equalization procedure has completed. This bit is sticky.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x50C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000050C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:11	Reserved.
10	NO_EQ_NEEDED_RECEIVED. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Modified TS1 or Modified TS2 was received, containing the No Equalization Needed bit set. Also indicates if a non-modified TS1 or non-modified TS2 was received, containing the No Equalization Needed encoding.
9	TRANSMITTER_PRECODE_REQUEST. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if the Port will request the transmitter to use Precoding by setting the Precoding Request bit in TS1s/TS2s transmitted prior to entry to Recovery.Speed.
8	TRANSMITTER_PRECODING_ON. Read-only. Reset: 0. Indicates whether the receiver asked this transmitter to enable Precoding.
7:6	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL. Read-only. Reset: 0h. Contains the Enhanced Link Behavior Control bits from the most recent TS1 or TS2 received in the Polling or Configuration states.
5	MODIFIED_TS_RECEIVED. Read-only. Reset: 0. 0=Not Detected. 1=Detected. Indicates if a Modified TS1 or Modified TS2 was received.
4	LINK_EQUALIZATION_REQUEST_32GT. Read,Write-1-to-clear. 0=Not Detected. 1=Detected. Indicates if hardware requests 32.0 GT/s link equalization to be performed. This bit is sticky.
3	EQUALIZATION_PHASE3_SUCCESS_32GT. Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if Phase 3 of the 32.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
2	EQUALIZATION_PHASE2_SUCCESS_32GT. Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if Phase 2 of the 32.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
1	EQUALIZATION_PHASE1_SUCCESS_32GT. Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if Phase 1 of the 32.0 GT/s Transmitter Equalization procedure has successfully completed. This bit is sticky.
0	EQUALIZATION_COMPLETE_32GT. Read-only. Reset: 1. 0=Not Detected. 1=Detected. Indicates if the Transmitter Equalization procedure at 32.0 GT/s has completed. This bit is sticky.

BXXD00F2x510 (NBIFSWDSCFG::RECEIVED_MODIFIED_TS_DATA1)

Read-only. Reset: 0000_0000h.

The Received Modified TS Data 1 register reports the values received in Modified TS1 or Modified TS2.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x510;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000510; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:16	RECEIVED_MODIFIED_TS_VENDOR_ID. Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Training Set Message Vendor ID field or the Alternate Protocol Vendor ID field from the received Modified TS1 or Modified TS2.
15:3	RECEIVED_MODIFIED_TS_INFORMATION_1. Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 1 field from the received Modified TS1 or Modified TS2.
2:0	RECEIVED_MODIFIED_TS_USAGE_MODE. Read-only. Reset: 0h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Usage field from the received Modified TS1 or Modified TS2.

BXXD00F2x514 (NBIFSWDSCFG::RECEIVED_MODIFIED_TS_DATA2)

Read-only. Reset: 0000_0000h.

The Received Modified TS Data 2 register reports the values received in Modified TS1 or Modified TS2.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x514;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000514; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description										
31:26	Reserved.										
25:24	RECEIVED_ALTERNATE_PROTOCOL_NEGOTIATION_STATUS. Read-only. Reset: 0h. Indicates the status of the Alternate Protocol Negotiation. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Not Supported</td></tr> <tr> <td>1h</td><td>Disabled</td></tr> <tr> <td>2h</td><td>Failed</td></tr> <tr> <td>3h</td><td>Successful</td></tr> </table>	Value	Description	0h	Not Supported	1h	Disabled	2h	Failed	3h	Successful
Value	Description										
0h	Not Supported										
1h	Disabled										
2h	Failed										
3h	Successful										
23:0	RECEIVED_MODIFIED_TS_INFORMATION_2. Read-only. Reset: 00_0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 2 field from the received Modified TS1 or Modified TS2.										

BXXD00F2x518 (NBIFSWDSCFG::TRANSMITTED_MODIFIED_TS_DATA1)

Read-only. Reset: 0000_0000h.

The Transmitted Modified TS Data 1 register reports the values transmitted in Modified TS1 or Modified TS2.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x518;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000518; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:16	TRANSMITTED_MODIFIED_TS_VENDOR_ID. Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Training Set Message Vendor ID field or the Alternate Protocol Vendor ID field from the Modified TS2 transmitted in Configuration.Complete.
15:3	TRANSMITTED_MODIFIED_TS_INFORMATION_1. Read-only. Reset: 0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 1 field from the Modified TS2 transmitted in Configuration.Complete.
2:0	TRANSMITTED_MODIFIED_TS_USAGE_MODE. Read-only. Reset: 0h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Usage field from the Modified TS2 transmitted in Configuration.Complete.

BXXD00F2x51C (NBIFSWDSCFG::TRANSMITTED_MODIFIED_TS_DATA2)

Read-only. Reset: 0000_0000h.

The Transmitted Modified TS Data 2 register reports the values transmitted in Modified TS1 or Modified TS2.

`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x51C;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000051C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description										
31:26	Reserved.										
25:24	TRANSMITTED_ALTERNATE_PROTOCOL_NEGOTIATION_STATUS . Read-only. Reset: 0h. Indicates the status of the Alternate Protocol Negotiation. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Not Supported</td></tr> <tr> <td>1h</td><td>Disabled</td></tr> <tr> <td>2h</td><td>Failed</td></tr> <tr> <td>3h</td><td>Successful</td></tr> </table>	Value	Description	0h	Not Supported	1h	Disabled	2h	Failed	3h	Successful
Value	Description										
0h	Not Supported										
1h	Disabled										
2h	Failed										
3h	Successful										
23:0	TRANSMITTED_MODIFIED_TS_INFORMATION_2 . Read-only. Reset: 00_0000h. When MODIFIED_TS_RECEIVED bit is set, contains the Modified TS Information 2 field from the Modified TS2 transmitted in Configuration.Complete.										

BXXD00F2x52[0...F] (NBIFSWDSCFG::LANE_EQUALIZATION_CNTL_32GT)

Read-only. Reset: FFh.

32.0 [GT/s](#) Lane Equalization Control register. There are 16 lanes (0 ~ 15); the lane number corresponds to "_n*" in the register instance. For example, dev*_func*_instNBIF*_n15_* means "32.0 GT/s Lane 15 Equalization Control register".`_dev0_instNBIF2SWDS_n[15:0]_nbio0_aliasHOST; BXXD00F2x52[F:0];``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_n[15:0]_nbio1_aliasHOST; BXXD00F2x52[F:0];``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_n[15:0]_nbio0_aliasSMN; NBIO0NBIF2SWDSCFGx0000_052[F:0]; NBIO0NBIF2SWDSCFG=1050_0000h``_dev0_instNBIF2SWDS_n[15:0]_nbio1_aliasSMN; NBIO1NBIF2SWDSCFGx0000_052[F:0]; NBIO1NBIF2SWDSCFG=1070_0000h`

Bits	Description
7:4	LANE_USP_32GT_TX_PRESET . Read-only. Reset: Fh. Selects the transmitter preset value that the Downstream Port requests the other side to use for initial operation at 32.0 GT/s .
3:0	LANE_DSP_32GT_TX_PRESET . Read-only. Reset: Fh. Selects the Downstream Port's transmitter preset for initial operation at 32.0 GT/s .

BXXD00F2x530 (NBIFSWDSCFG::PCIE_AP_ENH_CAP_LIST)

Read-only.

Alternate Protocol Extended Capability header.

`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x530;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000530; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:20	NEXT_PTR . Read-only. Reset: 550h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER . Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID . Read-only. Reset: Fixed,002Bh. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F2x534 (NBIFSWDSCFG::AP_CAP)

Read-only. Reset: 0000_0001h.

The Alternate Protocol Capabilities register identifies Alternate Protocol specific capabilities.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x534;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000534; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:9	Reserved.
8	AP_SELECTIVE_ENABLE_SUPPORTED. Read-only. Reset: 0. 0=Not Supported. 1=Supported. Description: (Downstream Ports only) Indicates if the Port supports the Alternate Protocol Selective Enable Mask register. For Upstream Ports, this bit is Reserved.
7:0	AP_COUNT. Read-only. Reset: 01h. Indicates the number of Alternate Protocols supported by one or more lanes of the Port.

BXXD00F2x538 (NBIFSWDSCFG::AP_CNTL)

Read-write. Reset: 0000_0000h.

The Alternate Protocol Control register controls Alternate Protocol specific parameters.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x538;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000538; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:9	Reserved.
8	AP_NEGOTIATION_GLOBAL_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Controls a port's ability to perform Alternate Protocol negotiation.
7:0	AP_INDEX_SELECT. Read-write. Reset: 00h. Controls which lane and which Alternate Protocol for that lane is visible in the Alternate Protocol Data registers.

BXXD00F2x53C (NBIFSWDSCFG::AP_DATA1)

Read-only. Reset: 0000_0000h.

The Alternate Protocol Data 1 register reports the values associated with the selected Alternate Protocol.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x53C;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx0000053C; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:16	AP_VENDOR_ID. Read-only. Reset: 0000h. Captures the Vendor ID associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.
15:5	AP_DETAILS. Read-only. Reset: 000h. Captures the Alternate Protocol Details associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.
4:3	Reserved.
2:0	AP_USAGE_INFORMATION. Read-only. Reset: 0h. Captures the Modified TS Usage associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.

BXXD00F2x540 (NBIFSWDSCFG::AP_DATA2)

Read-only. Reset: 0000_0000h.

The Alternate Protocol Data 2 register reports the values associated with the selected Alternate Protocol.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x540;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000540; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:24	Reserved.
23:0	MODIFIED_TS_INFORMATION_2. Read-only. Reset: 00_0000h. Captures the Modified TS Information 2 associated with the Alternate Protocol for the lane of the Port specified by AP_INDEX_SELECT.

BXXD00F2x544 (NBIFSWDSCFG::AP_SELECTIVE_ENABLE_MASK)

Reset: 0000_0001h.

Alternate Protocol Selective Enable Mask register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x544;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000544; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:1	AP_SELECTIVE_ENABLE_MASK_31_1. Read-write. Reset: 0000_0000h. When Alternate Protocol Negotiation Global Enable bit is set, controls if the corresponding Alternate Protocol is permitted for the lane of the Port. This field is a bit vector that covers all other supported Alternate Protocol for the lanes of the Port. This field is sticky.
0	AP_SELECTIVE_ENABLE_MASK_0. Read-only. Reset: 1. When Alternate Protocol Negotiation Global Enable bit is set, controls if the corresponding Alternate Protocol is permitted for the lane of the Port. Bit 0 corresponds to the standard PCI Express protocol.

BXXD00F2x570 (NBIFSWDSCFG::PCIE_RTR_ENH_CAP_LIST)

Read-only.

Readiness Time Reporting Extended Capability header.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x570;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000570; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31:20	NEXT_PTR. Read-only. Reset: 580h. Contains the offset to the next PCI Express capability structure or 000h if no other items exist.
19:16	CAP_VER. Read-only. Reset: Fixed,1h. A PCI-SIG defined version number that indicates the version of the capability structure.
15:0	CAP_ID. Read-only. Reset: Fixed,0022h. A PCI-SIG defined ID number that indicates the nature and format of the extended capability.

BXXD00F2x574 (NBIFSWDSCFG::RTR_DATA1)

Read-only.

Readiness Time Reporting 1 register.

_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x574;

BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]

_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000574; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h

Bits	Description
31	VALID. Read-only. Reset: 0. 0=Values not Ready. 1=Values are Valid. Indicates if the time values reported in this capability structure are valid.
30:24	Reserved.
23:12	DLUP_TIME. Read-only. Reset: Fixed,000h. When Valid bit is set, indicates the time required for the function to be configuration ready, following the Downstream Port reporting Data Link Layer Active is set. Encodings are the same as for RESET_TIME.
11:0	RESET_TIME. Read-only. Reset: A1Eh. When Valid bit is set, indicates the time required for the function to be configuration ready, following a conventional reset. The lower nine bits indicate the value. The upper three bits indicate the scale used for the value, encoded as: 0 = 1 ns; 1 = 32 ns; 2 = 1024 ns; 3 = 32768 ns; 4 = 1048576 ns; 5 = 33554432 ns.

BXXD00F2x578 (NBIFSWDSCFG::RTR_DATA2)

Read-only.

Readiness Time Reporting 2 register.

`_dev0_instNBIF2SWDS_nbio[1:0]_aliasHOST; BXXD00F2x578;``BXX=PCIERCCFG::SUB_BUS_NUMBER_LATENCY_func0_instPCIE0_nbio0_aliasSMN[SECONDARY_BUS]``_dev0_instNBIF2SWDS_nbio[1:0]_aliasSMN; NBIO[1:0]NBIF2SWDSCFGx00000578; NBIO[1:0]NBIF2SWDSCFG=10[7,5]0_0000h`

Bits	Description
31:24	Reserved.
23:12	D3HOTD0_TIME . Read-only. Reset: 80Ah. When Valid bit is set and Immediate Readiness on Return to D0 bit is clear, indicates the time required for the function to be configuration ready, following a D3hot to D0 transition. Encodings are the same as for RESET_TIME.
11:0	FLR_TIME . Read-only. Reset: Fixed,000h. When Valid bit is set and Function Level Reset Capability is set, indicates the time required for the function to be configuration ready, following a FLR. Encodings are the same as for RESET_TIME.

13.8.4.5 NBIFMM Registers**NBIFMMx10[1...4]0D000 (NBIFMM::REMOTE_PORT_RST_INST0)**

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst0 NBIF.MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D000; NBIFMM=0000_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D000; NBIFMM=0000_0000h`

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST0 . Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst0 NBIF.

NBIFMMx10[1...4]0D004 (NBIFMM::REMOTE_PF_RST_INST0)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst0 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D004; NBIFMM=0000_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D004; NBIFMM=0000_0000h`

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST0 . Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst0 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D008 (NBIFMM::REMOTE_SOFT_PF_RST_INST0)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst0 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D008; NBIFMM=0000_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D008; NBIFMM=0000_0000h`

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST0 . Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst0 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D00C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST0)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst0 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D00C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D00C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST0. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst0 NBIF.

NBIFMMx10[1...4]0D080 (NBIFMM::REMOTE_PORT_RST_INST1)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst1 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D080; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D080; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST1. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst1 NBIF.

NBIFMMx10[1...4]0D084 (NBIFMM::REMOTE_PF_RST_INST1)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst1 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D084; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D084; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST1. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst1 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D088 (NBIFMM::REMOTE_SOFT_PF_RST_INST1)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst1 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D088; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D088; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST1. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst1 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D08C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST1)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst1 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D08C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D08C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST1. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst1 NBIF.

NBIFMMx10[1...4]0D100 (NBIFMM::REMOTE_PORT_RST_INST2)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst2 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D100; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D100; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST2. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst2 NBIF.

NBIFMMx10[1...4]0D104 (NBIFMM::REMOTE_PF_RST_INST2)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst2 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D104; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D104; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST2. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst2 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D108 (NBIFMM::REMOTE_SOFT_PF_RST_INST2)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst2 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D108; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D108; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST2. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst2 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D10C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST2)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst2 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D10C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D10C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST2. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst2 NBIF.

NBIFMMx10[1...4]0D180 (NBIFMM::REMOTE_PORT_RST_INST3)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst3 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D180; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D180; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST3. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst3 NBIF.

NBIFMMx10[1...4]0D184 (NBIFMM::REMOTE_PF_RST_INST3)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst3 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D184; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D184; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST3. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst3 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D188 (NBIFMM::REMOTE_SOFT_PF_RST_INST3)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst3 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D188; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D188; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST3. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst3 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D18C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST3)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst3 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D18C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D18C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST3. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst3 NBIF.

NBIFMMx10[1...4]0D200 (NBIFMM::REMOTE_PORT_RST_INST4)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst4 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D200; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D200; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST4. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst4 NBIF.

NBIFMMx10[1...4]0D204 (NBIFMM::REMOTE_PF_RST_INST4)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst4 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D204; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D204; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST4. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst4 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D208 (NBIFMM::REMOTE_SOFT_PF_RST_INST4)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst4 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D208; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D208; NBIFMM=0000_0000h

Bits Description

31:1 Reserved.

0 **REMOTE_SOFT_PF_FLR_INST4.** Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst4 NBIF. It impacts PF only, not impacts corresponding VF.**NBIFMMx10[1...4]0D20C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST4)**

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst4 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D20C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D20C; NBIFMM=0000_0000h

Bits Description

31:2 Reserved.

1:0 **REMOTE_DEVICE_POWER_STATE_INST4.** Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst4 NBIF.**NBIFMMx10[1...4]0D280 (NBIFMM::REMOTE_PORT_RST_INST5)**

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst5 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D280; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D280; NBIFMM=0000_0000h

Bits Description

31:1 Reserved.

0 **REMOTE_PORT_LINK_RST_INST5.** Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst5 NBIF.**NBIFMMx10[1...4]0D284 (NBIFMM::REMOTE_PF_RST_INST5)**

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst5 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D284; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D284; NBIFMM=0000_0000h

Bits Description

31:1 Reserved.

0 **REMOTE_PF_FLR_INST5.** Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst5 NBIF. It impacts both PF and corresponding VFs.**NBIFMMx10[1...4]0D288 (NBIFMM::REMOTE_SOFT_PF_RST_INST5)**

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst5 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D288; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D288; NBIFMM=0000_0000h

Bits Description

31:1 Reserved.

0 **REMOTE_SOFT_PF_FLR_INST5.** Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst5 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D28C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST5)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst5 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D28C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D28C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST5. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst5 NBIF.

NBIFMMx10[1...4]0D300 (NBIFMM::REMOTE_PORT_RST_INST6)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst6 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D300; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D300; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST6. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst6 NBIF.

NBIFMMx10[1...4]0D304 (NBIFMM::REMOTE_PF_RST_INST6)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst6 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D304; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D304; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST6. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst6 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D308 (NBIFMM::REMOTE_SOFT_PF_RST_INST6)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst6 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D308; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D308; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST6. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst6 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D30C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST6)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst6 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D30C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D30C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST6. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst6 NBIF.

NBIFMMx10[1...4]0D380 (NBIFMM::REMOTE_PORT_RST_INST7)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst7 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D380; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D380; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST7. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst7 NBIF.

NBIFMMx10[1...4]0D384 (NBIFMM::REMOTE_PF_RST_INST7)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst7 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D384; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D384; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST7. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst7 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D388 (NBIFMM::REMOTE_SOFT_PF_RST_INST7)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst7 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D388; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D388; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST7. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst7 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D38C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST7)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst7 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D38C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D38C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST7. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst7 NBIF.

NBIFMMx10[1...4]0D400 (NBIFMM::REMOTE_PORT_RST_INST8)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst8 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D400; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D400; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST8. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst8 NBIF.

NBIFMMx10[1...4]0D404 (NBIFMM::REMOTE_PF_RST_INST8)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst8 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D404; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D404; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST8. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst8 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D408 (NBIFMM::REMOTE_SOFT_PF_RST_INST8)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst8 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D408; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D408; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST8. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst8 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D40C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST8)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst8 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D40C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D40C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST8. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst8 NBIF.

NBIFMMx10[1...4]0D480 (NBIFMM::REMOTE_PORT_RST_INST9)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst9 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D480; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D480; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST9. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst9 NBIF.

NBIFMMx10[1...4]0D484 (NBIFMM::REMOTE_PF_RST_INST9)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst9 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D484; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D484; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST9. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst9 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D488 (NBIFMM::REMOTE_SOFT_PF_RST_INST9)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst9 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D488; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D488; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST9. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst9 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D48C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST9)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst9 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D48C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D48C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST9. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst9 NBIF.

NBIFMMx10[1...4]0D500 (NBIFMM::REMOTE_PORT_RST_INST10)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst10 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D500; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D500; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST10. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst10 NBIF.

NBIFMMx10[1...4]0D504 (NBIFMM::REMOTE_PF_RST_INST10)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst10 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D504; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D504; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST10. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst10 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D508 (NBIFMM::REMOTE_SOFT_PF_RST_INST10)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst10 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D508; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D508; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST10. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst10 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D50C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST10)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst10 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D50C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D50C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST10. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst10 NBIF.

NBIFMMx10[1...4]0D580 (NBIFMM::REMOTE_PORT_RST_INST11)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst11 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D580; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D580; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST11. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst11 NBIF.

NBIFMMx10[1...4]0D584 (NBIFMM::REMOTE_PF_RST_INST11)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst11 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D584; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D584; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST11. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst11 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D588 (NBIFMM::REMOTE_SOFT_PF_RST_INST11)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst11 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D588; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D588; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST11. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst11 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D58C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST11)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst11 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D58C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D58C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST11. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst11 NBIF.

NBIFMMx10[1...4]0D600 (NBIFMM::REMOTE_PORT_RST_INST12)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst12 NBIF.MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D600; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D600; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST12. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst12 NBIF.

NBIFMMx10[1...4]0D604 (NBIFMM::REMOTE_PF_RST_INST12)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst12 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D604; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D604; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST12. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst12 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D608 (NBIFMM::REMOTE_SOFT_PF_RST_INST12)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst12 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D608; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D608; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST12. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst12 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D60C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST12)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst12 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D60C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D60C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST12. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst12 NBIF.

NBIFMMx10[1...4]0D680 (NBIFMM::REMOTE_PORT_RST_INST13)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst13 NBIF.MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D680; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D680; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST13. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst13 NBIF.

NBIFMMx10[1...4]0D684 (NBIFMM::REMOTE_PF_RST_INST13)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst13 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D684; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D684; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST13. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst13 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D688 (NBIFMM::REMOTE_SOFT_PF_RST_INST13)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst13 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D688; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D688; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST13. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst13 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D68C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST13)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst13 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D68C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D68C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST13. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst13 NBIF.

NBIFMMx10[1...4]0D700 (NBIFMM::REMOTE_PORT_RST_INST14)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst14 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D700; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D700; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST14. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst14 NBIF.

NBIFMMx10[1...4]0D704 (NBIFMM::REMOTE_PF_RST_INST14)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst14 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D704; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D704; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST14. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst14 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D708 (NBIFMM::REMOTE_SOFT_PF_RST_INST14)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst14 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D708; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D708; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST14. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst14 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D70C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST14)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst14 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D70C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D70C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST14. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst14 NBIF.

NBIFMMx10[1...4]0D780 (NBIFMM::REMOTE_PORT_RST_INST15)

Read-write. Reset: 0000_0000h.

port0 reset-related control for inst15 NBIF. MP's FW knows all BIFs' reset events and makes this sync among different NBIFs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D780; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D780; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PORT_LINK_RST_INST15. Read-write. Reset: 0. MP's FW informs port0's link-reset event from inst15 NBIF.

NBIFMMx10[1...4]0D784 (NBIFMM::REMOTE_PF_RST_INST15)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst15 NBIF. It impacts both PF and corresponding VFs. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D784; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D784; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_PF_FLR_INST15. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst15 NBIF. It impacts both PF and corresponding VFs.

NBIFMMx10[1...4]0D788 (NBIFMM::REMOTE_SOFT_PF_RST_INST15)

Read-write. Reset: 0000_0000h.

port0-func1 reset-related control for inst15 NBIF, it impacts PF only, but not impacts corresponding VF. Now only support port0-func1(MPDMA).

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D788; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D788; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_SOFT_PF_FLR_INST15. Read-write. Reset: 0. MP's FW informs port0-func1's FLR event from inst15 NBIF. It impacts PF only, not impacts corresponding VF.

NBIFMMx10[1...4]0D78C (NBIFMM::REMOTE_DEVICE_POWER_CTRL_INST15)

Read-write. Reset: 0000_0000h.

port0 power-state-related control for inst15 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D78C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D78C; NBIFMM=0000_0000h

Bits	Description
31:2	Reserved.
1:0	REMOTE_DEVICE_POWER_STATE_INST15. Read-write. Reset: 0h. MP's FW informs port0's Device-power-state from inst15 NBIF.

NBIFMMx10[1...4]0D7F0 (NBIFMM::REMOTE_AER_STATUS)

Read-write. Reset: 0000_0000h.

remote-AER status for this certain NBIF, which is reported by other master-nodes' AER.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D7F0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D7F0; NBIFMM=0000_0000h

Bits	Description
31:16	Reserved.
15:0	REMOTE_AER_STATE_VECTOR. Read-write. Reset: 0000h. remote-AER-status. Bit7: 1-is VF ; 0-is PF. Bit6-0: when is VF, it is VFID; when is PF, it is meaningless.

NBIFMMx10[1...4]0D800 (NBIFMM::REMOTE_VF_RST_DW0_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D800; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D800; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D804 (NBIFMM::REMOTE_VF_RST_DW1_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D804; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D804; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D808 (NBIFMM::REMOTE_VF_RST_DW2_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D808; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D808; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D80C (NBIFMM::REMOTE_VF_RST_DW3_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D80C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D80C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D810 (NBIFMM::REMOTE_VF_RST_DW4_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D810; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D810; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D814 (NBIFMM::REMOTE_VF_RST_DW5_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D814; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D814; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D818 (NBIFMM::REMOTE_VF_RST_DW6_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D818; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D818; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D81C (NBIFMM::REMOTE_VF_RST_DW7_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D81C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D81C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D820 (NBIFMM::REMOTE_VF_RST_DW8_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D820; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D820; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D824 (NBIFMM::REMOTE_VF_RST_DW9_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D824; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D824; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D828 (NBIFMM::REMOTE_VF_RST_DW10_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D828; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D828; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D82C (NBIFMM::REMOTE_VF_RST_DW11_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D82C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D82C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D830 (NBIFMM::REMOTE_VF_RST_DW12_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D830; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D830; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D834 (NBIFMM::REMOTE_VF_RST_DW13_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D834; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D834; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D838 (NBIFMM::REMOTE_VF_RST_DW14_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D838; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D838; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D83C (NBIFMM::REMOTE_VF_RST_DW15_INST0)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst0 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D83C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D83C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst0 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst0 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst0 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST0. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst0 NBIF.

NBIFMMx10[1...4]0D880 (NBIFMM::REMOTE_VF_RST_DW0_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D880; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D880; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D884 (NBIFMM::REMOTE_VF_RST_DW1_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D884; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D884; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D888 (NBIFMM::REMOTE_VF_RST_DW2_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D888; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D888; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D88C (NBIFMM::REMOTE_VF_RST_DW3_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D88C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D88C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D890 (NBIFMM::REMOTE_VF_RST_DW4_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D890; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D890; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D894 (NBIFMM::REMOTE_VF_RST_DW5_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D894; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D894; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D898 (NBIFMM::REMOTE_VF_RST_DW6_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D898; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D898; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D89C (NBIFMM::REMOTE_VF_RST_DW7_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D89C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D89C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D8A0 (NBIFMM::REMOTE_VF_RST_DW8_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D8A0; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D8A0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D8A4 (NBIFMM::REMOTE_VF_RST_DW9_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D8A4; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D8A4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D8A8 (NBIFMM::REMOTE_VF_RST_DW10_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D8A8; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D8A8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D8AC (NBIFMM::REMOTE_VF_RST_DW11_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D8AC; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D8AC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D8B0 (NBIFMM::REMOTE_VF_RST_DW12_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D8B0; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D8B0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D8B4 (NBIFMM::REMOTE_VF_RST_DW13_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D8B4; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D8B4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D8B8 (NBIFMM::REMOTE_VF_RST_DW14_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D8B8; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D8B8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D8BC (NBIFMM::REMOTE_VF_RST_DW15_INST1)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst1 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D8BC; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D8BC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst1 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst1 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst1 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST1. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst1 NBIF.

NBIFMMx10[1...4]0D900 (NBIFMM::REMOTE_VF_RST_DW0_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D900; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D900; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D904 (NBIFMM::REMOTE_VF_RST_DW1_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D904; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D904; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D908 (NBIFMM::REMOTE_VF_RST_DW2_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D908; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D908; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D90C (NBIFMM::REMOTE_VF_RST_DW3_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D90C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D90C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D910 (NBIFMM::REMOTE_VF_RST_DW4_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D910; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D910; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D914 (NBIFMM::REMOTE_VF_RST_DW5_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D914; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D914; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D918 (NBIFMM::REMOTE_VF_RST_DW6_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D918; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D918; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D91C (NBIFMM::REMOTE_VF_RST_DW7_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D91C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D91C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D920 (NBIFMM::REMOTE_VF_RST_DW8_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D920; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D920; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D924 (NBIFMM::REMOTE_VF_RST_DW9_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D924; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D924; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D928 (NBIFMM::REMOTE_VF_RST_DW10_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D928; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D928; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D92C (NBIFMM::REMOTE_VF_RST_DW11_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D92C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D92C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D930 (NBIFMM::REMOTE_VF_RST_DW12_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D930; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D930; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D934 (NBIFMM::REMOTE_VF_RST_DW13_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D934; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D934; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D938 (NBIFMM::REMOTE_VF_RST_DW14_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D938; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D938; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D93C (NBIFMM::REMOTE_VF_RST_DW15_INST2)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst2 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D93C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D93C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst2 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst2 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst2 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST2. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst2 NBIF.

NBIFMMx10[1...4]0D980 (NBIFMM::REMOTE_VF_RST_DW0_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D980; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D980; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D984 (NBIFMM::REMOTE_VF_RST_DW1_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D984; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D984; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D988 (NBIFMM::REMOTE_VF_RST_DW2_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D988; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D988; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D98C (NBIFMM::REMOTE_VF_RST_DW3_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D98C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D98C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D990 (NBIFMM::REMOTE_VF_RST_DW4_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D990; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D990; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D994 (NBIFMM::REMOTE_VF_RST_DW5_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D994; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D994; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D998 (NBIFMM::REMOTE_VF_RST_DW6_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D998; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D998; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D99C (NBIFMM::REMOTE_VF_RST_DW7_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D99C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D99C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D9A0 (NBIFMM::REMOTE_VF_RST_DW8_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D9A0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D9A0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D9A4 (NBIFMM::REMOTE_VF_RST_DW9_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D9A4; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D9A4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D9A8 (NBIFMM::REMOTE_VF_RST_DW10_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D9A8; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D9A8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D9AC (NBIFMM::REMOTE_VF_RST_DW11_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D9AC; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D9AC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D9B0 (NBIFMM::REMOTE_VF_RST_DW12_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D9B0; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D9B0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D9B4 (NBIFMM::REMOTE_VF_RST_DW13_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D9B4; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D9B4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D9B8 (NBIFMM::REMOTE_VF_RST_DW14_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D9B8; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D9B8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0D9BC (NBIFMM::REMOTE_VF_RST_DW15_INST3)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst3 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_D9BC; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_D9BC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst3 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst3 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst3 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST3. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst3 NBIF.

NBIFMMx10[1...4]0DA00 (NBIFMM::REMOTE_VF_RST_DW0_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA00; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA00; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA04 (NBIFMM::REMOTE_VF_RST_DW1_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA04; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA04; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA08 (NBIFMM::REMOTE_VF_RST_DW2_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA08; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA08; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA0C (NBIFMM::REMOTE_VF_RST_DW3_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA0C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA0C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA10 (NBIFMM::REMOTE_VF_RST_DW4_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA10; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA10; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA14 (NBIFMM::REMOTE_VF_RST_DW5_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA14; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA14; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA18 (NBIFMM::REMOTE_VF_RST_DW6_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA18; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA18; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA1C (NBIFMM::REMOTE_VF_RST_DW7_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA1C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA1C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA20 (NBIFMM::REMOTE_VF_RST_DW8_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA20; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA20; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA24 (NBIFMM::REMOTE_VF_RST_DW9_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA24; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA24; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA28 (NBIFMM::REMOTE_VF_RST_DW10_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA28; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA28; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA2C (NBIFMM::REMOTE_VF_RST_DW11_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA2C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA2C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA30 (NBIFMM::REMOTE_VF_RST_DW12_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA30; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA30; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA34 (NBIFMM::REMOTE_VF_RST_DW13_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW13.

`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA34; NBIFMM=0000_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA34; NBIFMM=0000_0000h`

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA38 (NBIFMM::REMOTE_VF_RST_DW14_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW14.

`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA38; NBIFMM=0000_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA38; NBIFMM=0000_0000h`

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA3C (NBIFMM::REMOTE_VF_RST_DW15_INST4)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst4 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA3C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA3C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst4 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst4 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst4 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST4. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst4 NBIF.

NBIFMMx10[1...4]0DA80 (NBIFMM::REMOTE_VF_RST_DW0_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA80; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA80; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DA84 (NBIFMM::REMOTE_VF_RST_DW1_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA84; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA84; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DA88 (NBIFMM::REMOTE_VF_RST_DW2_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA88; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA88; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DA8C (NBIFMM::REMOTE_VF_RST_DW3_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW3.

`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA8C; NBIFMM=0000_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA8C; NBIFMM=0000_0000h`

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DA90 (NBIFMM::REMOTE_VF_RST_DW4_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW4.

`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA90; NBIFMM=0000_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA90; NBIFMM=0000_0000h`

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DA94 (NBIFMM::REMOTE_VF_RST_DW5_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA94; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA94; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DA98 (NBIFMM::REMOTE_VF_RST_DW6_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA98; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA98; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DA9C (NBIFMM::REMOTE_VF_RST_DW7_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DA9C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DA9C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DAA0 (NBIFMM::REMOTE_VF_RST_DW8_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DAA0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DAA0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DAA4 (NBIFMM::REMOTE_VF_RST_DW9_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DAA4; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DAA4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DAA8 (NBIFMM::REMOTE_VF_RST_DW10_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DAA8; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DAA8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DAAC (NBIFMM::REMOTE_VF_RST_DW11_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DAAC; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DAAC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DAB0 (NBIFMM::REMOTE_VF_RST_DW12_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DAB0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DAB0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DAB4 (NBIFMM::REMOTE_VF_RST_DW13_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DAB4; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DAB4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DAB8 (NBIFMM::REMOTE_VF_RST_DW14_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DAB8; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DAB8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DABC (NBIFMM::REMOTE_VF_RST_DW15_INST5)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst5 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DABC; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DABC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst5 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst5 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst5 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST5. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst5 NBIF.

NBIFMMx10[1...4]0DB00 (NBIFMM::REMOTE_VF_RST_DW0_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB00; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB00; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB04 (NBIFMM::REMOTE_VF_RST_DW1_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB04; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB04; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB08 (NBIFMM::REMOTE_VF_RST_DW2_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB08; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB08; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB0C (NBIFMM::REMOTE_VF_RST_DW3_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB0C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB0C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB10 (NBIFMM::REMOTE_VF_RST_DW4_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB10; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB10; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB14 (NBIFMM::REMOTE_VF_RST_DW5_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB14; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB14; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB18 (NBIFMM::REMOTE_VF_RST_DW6_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB18; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB18; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB1C (NBIFMM::REMOTE_VF_RST_DW7_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB1C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB1C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB20 (NBIFMM::REMOTE_VF_RST_DW8_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB20; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB20; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB24 (NBIFMM::REMOTE_VF_RST_DW9_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB24; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB24; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB28 (NBIFMM::REMOTE_VF_RST_DW10_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB28; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB28; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB2C (NBIFMM::REMOTE_VF_RST_DW11_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB2C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB2C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB30 (NBIFMM::REMOTE_VF_RST_DW12_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB30; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB30; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB34 (NBIFMM::REMOTE_VF_RST_DW13_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB34; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB34; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB38 (NBIFMM::REMOTE_VF_RST_DW14_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB38; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB38; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB3C (NBIFMM::REMOTE_VF_RST_DW15_INST6)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst6 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB3C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB3C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst6 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst6 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst6 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST6. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst6 NBIF.

NBIFMMx10[1...4]0DB80 (NBIFMM::REMOTE_VF_RST_DW0_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB80; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB80; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST7. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST7. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST7. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST7. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DB84 (NBIFMM::REMOTE_VF_RST_DW1_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB84; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB84; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DB88 (NBIFMM::REMOTE_VF_RST_DW2_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB88; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB88; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DB8C (NBIFMM::REMOTE_VF_RST_DW3_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB8C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB8C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DB90 (NBIFMM::REMOTE_VF_RST_DW4_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB90; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB90; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DB94 (NBIFMM::REMOTE_VF_RST_DW5_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB94; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB94; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DB98 (NBIFMM::REMOTE_VF_RST_DW6_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB98; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB98; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DB9C (NBIFMM::REMOTE_VF_RST_DW7_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DB9C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DB9C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DBA0 (NBIFMM::REMOTE_VF_RST_DW8_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DBA0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DBA0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DBA4 (NBIFMM::REMOTE_VF_RST_DW9_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DBA4; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DBA4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DBA8 (NBIFMM::REMOTE_VF_RST_DW10_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DBA8; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DBA8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DBAC (NBIFMM::REMOTE_VF_RST_DW11_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DBAC; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DBAC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DBB0 (NBIFMM::REMOTE_VF_RST_DW12_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DBB0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DBB0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DBB4 (NBIFMM::REMOTE_VF_RST_DW13_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DBB4; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DBB4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DBB8 (NBIFMM::REMOTE_VF_RST_DW14_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DBB8; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DBB8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST7 . Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DBBC (NBIFMM::REMOTE_VF_RST_DW15_INST7)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst7 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DBBC; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DBBC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST7. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst7 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST7. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst7 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST7. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst7 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST7. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst7 NBIF.

NBIFMMx10[1...4]0DC00 (NBIFMM::REMOTE_VF_RST_DW0_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC00; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC00; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC04 (NBIFMM::REMOTE_VF_RST_DW1_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC04; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC04; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC08 (NBIFMM::REMOTE_VF_RST_DW2_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC08; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC08; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC0C (NBIFMM::REMOTE_VF_RST_DW3_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC0C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC0C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC10 (NBIFMM::REMOTE_VF_RST_DW4_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC10; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC10; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC14 (NBIFMM::REMOTE_VF_RST_DW5_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC14; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC14; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC18 (NBIFMM::REMOTE_VF_RST_DW6_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC18; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC18; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC1C (NBIFMM::REMOTE_VF_RST_DW7_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC1C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC1C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC20 (NBIFMM::REMOTE_VF_RST_DW8_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC20; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC20; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC24 (NBIFMM::REMOTE_VF_RST_DW9_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC24; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC24; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC28 (NBIFMM::REMOTE_VF_RST_DW10_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC28; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC28; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC2C (NBIFMM::REMOTE_VF_RST_DW11_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC2C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC2C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC30 (NBIFMM::REMOTE_VF_RST_DW12_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC30; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC30; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC34 (NBIFMM::REMOTE_VF_RST_DW13_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC34; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC34; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC38 (NBIFMM::REMOTE_VF_RST_DW14_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC38; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC38; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC3C (NBIFMM::REMOTE_VF_RST_DW15_INST8)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst8 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC3C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC3C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst8 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst8 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst8 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST8. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst8 NBIF.

NBIFMMx10[1...4]0DC80 (NBIFMM::REMOTE_VF_RST_DW0_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC80; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC80; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DC84 (NBIFMM::REMOTE_VF_RST_DW1_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC84; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC84; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DC88 (NBIFMM::REMOTE_VF_RST_DW2_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC88; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC88; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DC8C (NBIFMM::REMOTE_VF_RST_DW3_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC8C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC8C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DC90 (NBIFMM::REMOTE_VF_RST_DW4_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC90; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC90; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DC94 (NBIFMM::REMOTE_VF_RST_DW5_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC94; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC94; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DC98 (NBIFMM::REMOTE_VF_RST_DW6_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC98; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC98; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DC9C (NBIFMM::REMOTE_VF_RST_DW7_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DC9C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DC9C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST9 . Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST9 . Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST9 . Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST9 . Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DCA0 (NBIFMM::REMOTE_VF_RST_DW8_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DCA0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DCA0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST9 . Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST9 . Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST9 . Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST9 . Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DCA4 (NBIFMM::REMOTE_VF_RST_DW9_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DCA4; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DCA4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DCA8 (NBIFMM::REMOTE_VF_RST_DW10_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DCA8; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DCA8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DCAC (NBIFMM::REMOTE_VF_RST_DW11_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DCAC; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DCAC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DCB0 (NBIFMM::REMOTE_VF_RST_DW12_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DCB0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DCB0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DCB4 (NBIFMM::REMOTE_VF_RST_DW13_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DCB4; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DCB4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DCB8 (NBIFMM::REMOTE_VF_RST_DW14_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DCB8; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DCB8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DCBC (NBIFMM::REMOTE_VF_RST_DW15_INST9)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst9 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DCBC; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DCBC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst9 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst9 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst9 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST9. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst9 NBIF.

NBIFMMx10[1...4]0DD00 (NBIFMM::REMOTE_VF_RST_DW0_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD00; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD00; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD04 (NBIFMM::REMOTE_VF_RST_DW1_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD04; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD04; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD08 (NBIFMM::REMOTE_VF_RST_DW2_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD08; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD08; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD0C (NBIFMM::REMOTE_VF_RST_DW3_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD0C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD0C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD10 (NBIFMM::REMOTE_VF_RST_DW4_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD10; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD10; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD14 (NBIFMM::REMOTE_VF_RST_DW5_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD14; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD14; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD18 (NBIFMM::REMOTE_VF_RST_DW6_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD18; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD18; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD1C (NBIFMM::REMOTE_VF_RST_DW7_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD1C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD1C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD20 (NBIFMM::REMOTE_VF_RST_DW8_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD20; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD20; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD24 (NBIFMM::REMOTE_VF_RST_DW9_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD24; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD24; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD28 (NBIFMM::REMOTE_VF_RST_DW10_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD28; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD28; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD2C (NBIFMM::REMOTE_VF_RST_DW11_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD2C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD2C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD30 (NBIFMM::REMOTE_VF_RST_DW12_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD30; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD30; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD34 (NBIFMM::REMOTE_VF_RST_DW13_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD34; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD34; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD38 (NBIFMM::REMOTE_VF_RST_DW14_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD38; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD38; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD3C (NBIFMM::REMOTE_VF_RST_DW15_INST10)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst10 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD3C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD3C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst10 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst10 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst10 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST10. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst10 NBIF.

NBIFMMx10[1...4]0DD80 (NBIFMM::REMOTE_VF_RST_DW0_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD80; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD80; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DD84 (NBIFMM::REMOTE_VF_RST_DW1_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD84; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD84; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DD88 (NBIFMM::REMOTE_VF_RST_DW2_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD88; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD88; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DD8C (NBIFMM::REMOTE_VF_RST_DW3_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD8C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD8C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DD90 (NBIFMM::REMOTE_VF_RST_DW4_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD90; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD90; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DD94 (NBIFMM::REMOTE_VF_RST_DW5_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD94; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD94; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DD98 (NBIFMM::REMOTE_VF_RST_DW6_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD98; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD98; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DD9C (NBIFMM::REMOTE_VF_RST_DW7_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DD9C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DD9C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DDA0 (NBIFMM::REMOTE_VF_RST_DW8_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DDA0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DDA0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DDA4 (NBIFMM::REMOTE_VF_RST_DW9_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DDA4; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DDA4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DDA8 (NBIFMM::REMOTE_VF_RST_DW10_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DDA8; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DDA8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DDAC (NBIFMM::REMOTE_VF_RST_DW11_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DDAC; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DDAC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DDB0 (NBIFMM::REMOTE_VF_RST_DW12_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DDB0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DDB0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DDB4 (NBIFMM::REMOTE_VF_RST_DW13_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DDB4; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DDB4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DDB8 (NBIFMM::REMOTE_VF_RST_DW14_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DDB8; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DDB8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DDBC (NBIFMM::REMOTE_VF_RST_DW15_INST11)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst11 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DDBC; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DDBC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst11 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst11 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst11 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST11. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst11 NBIF.

NBIFMMx10[1...4]0DE00 (NBIFMM::REMOTE_VF_RST_DW0_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE00; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE00; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE04 (NBIFMM::REMOTE_VF_RST_DW1_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE04; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE04; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE08 (NBIFMM::REMOTE_VF_RST_DW2_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE08; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE08; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE0C (NBIFMM::REMOTE_VF_RST_DW3_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE0C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE0C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE10 (NBIFMM::REMOTE_VF_RST_DW4_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE10; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE10; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE14 (NBIFMM::REMOTE_VF_RST_DW5_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE14; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE14; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE18 (NBIFMM::REMOTE_VF_RST_DW6_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE18; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE18; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE1C (NBIFMM::REMOTE_VF_RST_DW7_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE1C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE1C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE20 (NBIFMM::REMOTE_VF_RST_DW8_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE20; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE20; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE24 (NBIFMM::REMOTE_VF_RST_DW9_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE24; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE24; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE28 (NBIFMM::REMOTE_VF_RST_DW10_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE28; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE28; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE2C (NBIFMM::REMOTE_VF_RST_DW11_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE2C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE2C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE30 (NBIFMM::REMOTE_VF_RST_DW12_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE30; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE30; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE34 (NBIFMM::REMOTE_VF_RST_DW13_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE34; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE34; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE38 (NBIFMM::REMOTE_VF_RST_DW14_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE38; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE38; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE3C (NBIFMM::REMOTE_VF_RST_DW15_INST12)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst12 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE3C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE3C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst12 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst12 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst12 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST12. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst12 NBIF.

NBIFMMx10[1...4]0DE80 (NBIFMM::REMOTE_VF_RST_DW0_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE80; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE80; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DE84 (NBIFMM::REMOTE_VF_RST_DW1_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE84; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE84; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DE88 (NBIFMM::REMOTE_VF_RST_DW2_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE88; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE88; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DE8C (NBIFMM::REMOTE_VF_RST_DW3_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE8C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE8C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DE90 (NBIFMM::REMOTE_VF_RST_DW4_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE90; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE90; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DE94 (NBIFMM::REMOTE_VF_RST_DW5_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE94; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE94; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DE98 (NBIFMM::REMOTE_VF_RST_DW6_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE98; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE98; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DE9C (NBIFMM::REMOTE_VF_RST_DW7_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DE9C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DE9C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DEA0 (NBIFMM::REMOTE_VF_RST_DW8_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DEA0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DEA0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DEA4 (NBIFMM::REMOTE_VF_RST_DW9_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DEA4; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DEA4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DEA8 (NBIFMM::REMOTE_VF_RST_DW10_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DEA8; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DEA8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DEAC (NBIFMM::REMOTE_VF_RST_DW11_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DEAC; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DEAC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DEB0 (NBIFMM::REMOTE_VF_RST_DW12_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DEB0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DEB0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DEB4 (NBIFMM::REMOTE_VF_RST_DW13_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW13.

`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DEB4; NBIFMM=0000_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DEB4; NBIFMM=0000_0000h`

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DEB8 (NBIFMM::REMOTE_VF_RST_DW14_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW14.

`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DEB8; NBIFMM=0000_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DEB8; NBIFMM=0000_0000h`

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DEBC (NBIFMM::REMOTE_VF_RST_DW15_INST13)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst13 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DEBC; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DEBC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst13 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst13 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst13 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST13. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst13 NBIF.

NBIFMMx10[1...4]0DF00 (NBIFMM::REMOTE_VF_RST_DW0_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF00; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF00; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF04 (NBIFMM::REMOTE_VF_RST_DW1_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF04; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF04; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF08 (NBIFMM::REMOTE_VF_RST_DW2_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF08; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF08; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF0C (NBIFMM::REMOTE_VF_RST_DW3_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF0C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF0C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF10 (NBIFMM::REMOTE_VF_RST_DW4_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF10; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF10; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF14 (NBIFMM::REMOTE_VF_RST_DW5_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF14; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF14; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF18 (NBIFMM::REMOTE_VF_RST_DW6_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF18; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF18; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF1C (NBIFMM::REMOTE_VF_RST_DW7_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF1C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF1C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF20 (NBIFMM::REMOTE_VF_RST_DW8_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF20; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF20; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF24 (NBIFMM::REMOTE_VF_RST_DW9_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF24; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF24; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF28 (NBIFMM::REMOTE_VF_RST_DW10_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF28; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF28; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF2C (NBIFMM::REMOTE_VF_RST_DW11_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF2C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF2C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF30 (NBIFMM::REMOTE_VF_RST_DW12_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF30; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF30; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF34 (NBIFMM::REMOTE_VF_RST_DW13_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF34; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF34; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF38 (NBIFMM::REMOTE_VF_RST_DW14_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF38; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF38; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF3C (NBIFMM::REMOTE_VF_RST_DW15_INST14)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst14 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF3C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF3C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst14 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst14 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst14 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST14. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst14 NBIF.

NBIFMMx10[1...4]0DF80 (NBIFMM::REMOTE_VF_RST_DW0_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF80; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF80; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF3_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF3's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF2_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF2's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF1_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF1's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF0_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF0's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DF84 (NBIFMM::REMOTE_VF_RST_DW1_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF84; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF84; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF7_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF7's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF6_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF6's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF5_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF5's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF4_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF4's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DF88 (NBIFMM::REMOTE_VF_RST_DW2_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF88; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF88; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF11_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF11's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF10_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF10's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF9_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF9's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF8_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF8's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DF8C (NBIFMM::REMOTE_VF_RST_DW3_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF8C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF8C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF15_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF15's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF14_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF14's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF13_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF13's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF12_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF12's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DF90 (NBIFMM::REMOTE_VF_RST_DW4_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF90; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF90; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF19_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF19's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF18_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF18's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF17_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF17's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF16_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF16's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DF94 (NBIFMM::REMOTE_VF_RST_DW5_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF94; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF94; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF23_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF23's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF22_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF22's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF21_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF21's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF20_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF20's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DF98 (NBIFMM::REMOTE_VF_RST_DW6_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF98; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF98; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF27_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF27's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF26_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF26's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF25_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF25's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF24_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF24's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DF9C (NBIFMM::REMOTE_VF_RST_DW7_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DF9C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DF9C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF31_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF31's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF30_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF30's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF29_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF29's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF28_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF28's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DFA0 (NBIFMM::REMOTE_VF_RST_DW8_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DFA0; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DFA0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF35_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF35's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF34_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF34's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF33_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF33's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF32_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF32's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DFA4 (NBIFMM::REMOTE_VF_RST_DW9_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DFA4; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DFA4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF39_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF39's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF38_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF38's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF37_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF37's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF36_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF36's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DFA8 (NBIFMM::REMOTE_VF_RST_DW10_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DFA8; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DFA8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF43_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF43's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF42_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF42's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF41_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF41's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF40_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF40's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DFAC (NBIFMM::REMOTE_VF_RST_DW11_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DFAC; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DFAC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF47_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF47's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF46_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF46's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF45_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF45's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF44_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF44's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DFB0 (NBIFMM::REMOTE_VF_RST_DW12_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DFB0; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DFB0; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF51_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF51's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF50_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF50's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF49_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF49's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF48_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF48's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DFB4 (NBIFMM::REMOTE_VF_RST_DW13_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DFB4; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DFB4; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF55_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF55's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF54_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF54's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF53_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF53's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF52_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF52's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DFB8 (NBIFMM::REMOTE_VF_RST_DW14_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DFB8; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DFB8; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF59_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF59's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF58_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF58's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF57_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF57's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF56_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF56's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0DFBC (NBIFMM::REMOTE_VF_RST_DW15_INST15)

Read-write. Reset: 0000_0000h.

port0-func1's each VF's reset-related control for inst15 NBIF, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_DFBC; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_DFBC; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_VF63_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF63's FLR event from inst15 NBIF.
23:17	Reserved.
16	REMOTE_VF62_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF62's FLR event from inst15 NBIF.
15:9	Reserved.
8	REMOTE_VF61_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF61's FLR event from inst15 NBIF.
7:1	Reserved.
0	REMOTE_VF60_FLR_INST15. Read-write. Reset: 0. MP's FW informs port-func1's VF60's FLR event from inst15 NBIF.

NBIFMMx10[1...4]0E000 (NBIFMM::REMOTE_NONVF0_INST0)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst0 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E000; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E000; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST0_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst0 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST0_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst0 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST0_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst0 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E004 (NBIFMM::REMOTE_NONVF1_INST0)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst0 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E004; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E004; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST0_RCC_REGS_SRIOV_VF_STRIDE. Read-write. Reset: 0001h. shadow inst0 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST0_RCC_REGS_SRIOV_VF_OFFSET. Read-write. Reset: 0100h. shadow inst0 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E008 (NBIFMM::REMOTE_NONVF2_INST0)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst0 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E008; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E008; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST0_RCC_REGS_SECONDARY_BUS_DN. Read-write. Reset: 00h. shadow inst0 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST0_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN. Read-write. Reset: 0. shadow inst0 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST0_RCC_REGS_SRIOV_VF_ENABLE. Read-write. Reset: 0. shadow inst0 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E00C (NBIFMM::REMOTE_NONVF3_INST0)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst0 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E00C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E00C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST0_RCC_REGS_BUSMASTEREN_DN. Read-write. Reset: 0. shadow inst0 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST0_RCC_REGS_IDO_REQUEST_ENABLE. Read-write. Reset: 0. shadow inst0 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST0_RCC_REGS_SUB_BUS_NUM_DN. Read-write. Reset: 00h. shadow inst0 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST0_REGS_ATOMICOP_REQUEST_EN. Read-write. Reset: 0. shadow inst0 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E010 (NBIFMM::REMOTE_NONVF4_INST0)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst0 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E010; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E010; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST0_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST0_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst0 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST0_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst0 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST0_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst0 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E014 (NBIFMM::REMOTE_NONVF5_INST0)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst0 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E014; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E014; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST0_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst0 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST0_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst0 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST0_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst0 NBIF's RCC_REGS_LINK3_DOWN_BME

NBIFMMx10[1...4]0E018 (NBIFMM::REMOTE_NONVF6_INST0)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst0 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E018; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E018; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E01C (NBIFMM::REMOTE_NONVF7_INST0)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst0 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E01C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E01C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST0_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst0 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E080 (NBIFMM::REMOTE_NONVF0_INST1)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst1 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E080; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E080; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST1_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst1 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST1_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst1 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST1_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst1 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E084 (NBIFMM::REMOTE_NONVF1_INST1)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst1 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E084; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E084; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST1_RCC_REGS_SRIOV_VF_STRIDE. Read-write. Reset: 0001h. shadow inst1 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST1_RCC_REGS_SRIOV_VF_OFFSET. Read-write. Reset: 0100h. shadow inst1 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E088 (NBIFMM::REMOTE_NONVF2_INST1)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst1 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E088; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E088; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST1_RCC_REGS_SECONDARY_BUS_DN. Read-write. Reset: 00h. shadow inst1 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST1_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN. Read-write. Reset: 0. shadow inst1 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST1_RCC_REGS_SRIOV_VF_ENABLE. Read-write. Reset: 0. shadow inst1 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E08C (NBIFMM::REMOTE_NONVF3_INST1)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst1 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E08C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E08C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST1_RCC_REGS_BUSMASTEREN_DN. Read-write. Reset: 0. shadow inst1 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST1_RCC_REGS_IDO_REQUEST_ENABLE. Read-write. Reset: 0. shadow inst1 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST1_RCC_REGS_SUB_BUS_NUM_DN. Read-write. Reset: 00h. shadow inst1 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST1_REGS_ATOMICOP_REQUEST_EN. Read-write. Reset: 0. shadow inst1 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E090 (NBIFMM::REMOTE_NONVF4_INST1)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst1 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E090; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E090; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST1_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst1 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST1_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst1 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E094 (NBIFMM::REMOTE_NONVF5_INST1)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst1 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E094; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E094; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST1_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst1 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST1_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst1 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST1_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst1 NBIF's RCC_REGS_LINK3_DOWN_BME

NBIFMMx10[1...4]0E098 (NBIFMM::REMOTE_NONVF6_INST1)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst1 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E098; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E098; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E09C (NBIFMM::REMOTE_NONVF7_INST1)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst1 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E09C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E09C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST1_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst1 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E100 (NBIFMM::REMOTE_NONVF0_INST2)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst2 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E100; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E100; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST2_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst2 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST2_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst2 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST2_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst2 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E104 (NBIFMM::REMOTE_NONVF1_INST2)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst2 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E104; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E104; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST2_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst2 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST2_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst2 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E108 (NBIFMM::REMOTE_NONVF2_INST2)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst2 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E108; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E108; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST2_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst2 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST2_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst2 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST2_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst2 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST2_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst2 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E10C (NBIFMM::REMOTE_NONVF3_INST2)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst2 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E10C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E10C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST2_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst2 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST2_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst2 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST2_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst2 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST2_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst2 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E110 (NBIFMM::REMOTE_NONVF4_INST2)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst2 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E110; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E110; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST2_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST2_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst2 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST2_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst2 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST2_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst2 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E114 (NBIFMM::REMOTE_NONVF5_INST2)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst2 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E114; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E114; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST2_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst2 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST2_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst2 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST2_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst2 NBIF's RCC_REGS_LINK3_DOWN_BME.

NBIFMMx10[1...4]0E118 (NBIFMM::REMOTE_NONVF6_INST2)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst2 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E118; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E118; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E11C (NBIFMM::REMOTE_NONVF7_INST2)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst2 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E11C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E11C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST2_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst2 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E180 (NBIFMM::REMOTE_NONVF0_INST3)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst3 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E180; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E180; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST3_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst3 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST3_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst3 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST3_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst3 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E184 (NBIFMM::REMOTE_NONVF1_INST3)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst3 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E184; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E184; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST3_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst3 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST3_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst3 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E188 (NBIFMM::REMOTE_NONVF2_INST3)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst3 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E188; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E188; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST3_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst3 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST3_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst3 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST3_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst3 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST3_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst3 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E18C (NBIFMM::REMOTE_NONVF3_INST3)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst3 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E18C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E18C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST3_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst3 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST3_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst3 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST3_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst3 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST3_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst3 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E190 (NBIFMM::REMOTE_NONVF4_INST3)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst3 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E190; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E190; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST3_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST3_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst3 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST3_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst3 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST3_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst3 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E194 (NBIFMM::REMOTE_NONVF5_INST3)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst3 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E194; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E194; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST3_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst3 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST3_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst3 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST3_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst3 NBIF's RCC_REGS_LINK3_DOWN_BME

NBIFMMx10[1...4]0E198 (NBIFMM::REMOTE_NONVF6_INST3)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst3 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E198; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E198; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E19C (NBIFMM::REMOTE_NONVF7_INST3)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst3 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E19C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E19C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST3_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst3 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E200 (NBIFMM::REMOTE_NONVF0_INST4)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst4 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E200; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E200; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST4_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst4 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST4_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst4 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST4_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst4 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E204 (NBIFMM::REMOTE_NONVF1_INST4)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst4 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E204; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E204; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST4_RCC_REGS_SRIOV_VF_STRIDE. Read-write. Reset: 0001h. shadow inst4 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST4_RCC_REGS_SRIOV_VF_OFFSET. Read-write. Reset: 0100h. shadow inst4 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E208 (NBIFMM::REMOTE_NONVF2_INST4)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst4 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E208; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E208; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST4_RCC_REGS_SECONDARY_BUS_DN. Read-write. Reset: 00h. shadow inst4 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST4_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN. Read-write. Reset: 0. shadow inst4 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST4_RCC_REGS_SRIOV_VF_ENABLE. Read-write. Reset: 0. shadow inst4 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E20C (NBIFMM::REMOTE_NONVF3_INST4)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst4 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E20C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E20C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST4_RCC_REGS_BUSMASTEREN_DN. Read-write. Reset: 0. shadow inst4 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST4_RCC_REGS_IDO_REQUEST_ENABLE. Read-write. Reset: 0. shadow inst4 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST4_RCC_REGS_SUB_BUS_NUM_DN. Read-write. Reset: 00h. shadow inst4 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST4_REGS_ATOMICOP_REQUEST_EN. Read-write. Reset: 0. shadow inst4 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E210 (NBIFMM::REMOTE_NONVF4_INST4)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst4 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E210; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E210; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST4_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst4 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST4_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst4 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E214 (NBIFMM::REMOTE_NONVF5_INST4)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst4 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E214; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E214; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST4_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst4 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST4_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst4 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST4_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst4 NBIF's RCC_REGS_LINK3_DOWN_BME

NBIFMMx10[1...4]0E218 (NBIFMM::REMOTE_NONVF6_INST4)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst4 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E218; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E218; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E21C (NBIFMM::REMOTE_NONVF7_INST4)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst4 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E21C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E21C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST4_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst4 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E280 (NBIFMM::REMOTE_NONVF0_INST5)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst5 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E280; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E280; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST5_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst5 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST5_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst5 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST5_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst5 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E284 (NBIFMM::REMOTE_NONVF1_INST5)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst5 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E284; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E284; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST5_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst5 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST5_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst5 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E288 (NBIFMM::REMOTE_NONVF2_INST5)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst5 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E288; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E288; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST5_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst5 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST5_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst5 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST5_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst5 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST5_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst5 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E28C (NBIFMM::REMOTE_NONVF3_INST5)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst5 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E28C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E28C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST5_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst5 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST5_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst5 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST5_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst5 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST5_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst5 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E290 (NBIFMM::REMOTE_NONVF4_INST5)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst5 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E290; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E290; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST5_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST5_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst5 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST5_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst5 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST5_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst5 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E294 (NBIFMM::REMOTE_NONVF5_INST5)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst5 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E294; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E294; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST5_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst5 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST5_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst5 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST5_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst5 NBIF's RCC_REGS_LINK3_DOWN_BME.

NBIFMMx10[1...4]0E298 (NBIFMM::REMOTE_NONVF6_INST5)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst5 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E298; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E298; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E29C (NBIFMM::REMOTE_NONVF7_INST5)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst5 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E29C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E29C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST5_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst5 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E300 (NBIFMM::REMOTE_NONVF0_INST6)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst6 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E300; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E300; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST6_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst6 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST6_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst6 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST6_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst6 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E304 (NBIFMM::REMOTE_NONVF1_INST6)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst6 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E304; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E304; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST6_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst6 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST6_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst6 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E308 (NBIFMM::REMOTE_NONVF2_INST6)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst6 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E308; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E308; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST6_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst6 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST6_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst6 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST6_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst6 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST6_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst6 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E30C (NBIFMM::REMOTE_NONVF3_INST6)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst6 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E30C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E30C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST6_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst6 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST6_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst6 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST6_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst6 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST6_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst6 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E310 (NBIFMM::REMOTE_NONVF4_INST6)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst6 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E310; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E310; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST6_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST6_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst6 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST6_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst6 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST6_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst6 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E314 (NBIFMM::REMOTE_NONVF5_INST6)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst6 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E314; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E314; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST6_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst6 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST6_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst6 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST6_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst6 NBIF's RCC_REGS_LINK3_DOWN_BME.

NBIFMMx10[1...4]0E318 (NBIFMM::REMOTE_NONVF6_INST6)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst6 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E318; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E318; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E31C (NBIFMM::REMOTE_NONVF7_INST6)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst6 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E31C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E31C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST6_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst6 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E380 (NBIFMM::REMOTE_NONVF0_INST7)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst7 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E380; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E380; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST7_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst7 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST7_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst7 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST7_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst7 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E384 (NBIFMM::REMOTE_NONVF1_INST7)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst7 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E384; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E384; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST7_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst7 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST7_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst7 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E388 (NBIFMM::REMOTE_NONVF2_INST7)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst7 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E388; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E388; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST7_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst7 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST7_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst7 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST7_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst7 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST7_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst7 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E38C (NBIFMM::REMOTE_NONVF3_INST7)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst7 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E38C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E38C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST7_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst7 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST7_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst7 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST7_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst7 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST7_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst7 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E390 (NBIFMM::REMOTE_NONVF4_INST7)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst7 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E390; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E390; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST7_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST7_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst7 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST7_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst7 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST7_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst7 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E394 (NBIFMM::REMOTE_NONVF5_INST7)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst7 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E394; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E394; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST7_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst7 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST7_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst7 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST7_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst7 NBIF's RCC_REGS_LINK3_DOWN_BME.

NBIFMMx10[1...4]0E398 (NBIFMM::REMOTE_NONVF6_INST7)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst7 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E398; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E398; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E39C (NBIFMM::REMOTE_NONVF7_INST7)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst7 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E39C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E39C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST7_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst7 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E400 (NBIFMM::REMOTE_NONVF0_INST8)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst8 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E400; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E400; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST8_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst8 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST8_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst8 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST8_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst8 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E404 (NBIFMM::REMOTE_NONVF1_INST8)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst8 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E404; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E404; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST8_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst8 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST8_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst8 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E408 (NBIFMM::REMOTE_NONVF2_INST8)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst8 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E408; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E408; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST8_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst8 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST8_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst8 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST8_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst8 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST8_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst8 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E40C (NBIFMM::REMOTE_NONVF3_INST8)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst8 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E40C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E40C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST8_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst8 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST8_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst8 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST8_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst8 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST8_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst8 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E410 (NBIFMM::REMOTE_NONVF4_INST8)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst8 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E410; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E410; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST8_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST8_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst8 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST8_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst8 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST8_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst8 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E414 (NBIFMM::REMOTE_NONVF5_INST8)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst8 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E414; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E414; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST8_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst8 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST8_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst8 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST8_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst8 NBIF's RCC_REGS_LINK3_DOWN_BME

NBIFMMx10[1...4]0E418 (NBIFMM::REMOTE_NONVF6_INST8)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst8 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E418; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E418; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E41C (NBIFMM::REMOTE_NONVF7_INST8)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst8 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E41C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E41C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST8_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst8 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E480 (NBIFMM::REMOTE_NONVF0_INST9)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst9 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E480; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E480; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST9_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst9 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST9_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst9 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST9_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst9 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E484 (NBIFMM::REMOTE_NONVF1_INST9)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst9 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E484; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E484; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST9_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst9 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST9_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst9 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E488 (NBIFMM::REMOTE_NONVF2_INST9)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst9 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E488; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E488; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST9_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst9 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST9_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst9 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST9_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst9 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST9_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst9 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E48C (NBIFMM::REMOTE_NONVF3_INST9)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst9 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E48C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E48C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST9_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst9 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST9_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst9 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST9_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst9 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST9_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst9 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E490 (NBIFMM::REMOTE_NONVF4_INST9)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst9 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E490; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E490; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST9_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst9 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST9_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst9 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E494 (NBIFMM::REMOTE_NONVF5_INST9)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst9 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E494; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E494; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST9_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst9 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST9_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst9 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST9_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst9 NBIF's RCC_REGS_LINK3_DOWN_BME.

NBIFMMx10[1...4]0E498 (NBIFMM::REMOTE_NONVF6_INST9)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst9 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E498; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E498; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E49C (NBIFMM::REMOTE_NONVF7_INST9)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst9 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E49C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E49C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST9_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst9 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E500 (NBIFMM::REMOTE_NONVF0_INST10)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst10 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E500; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E500; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST10_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst10 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST10_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst10 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST10_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst10 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E504 (NBIFMM::REMOTE_NONVF1_INST10)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst10 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E504; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E504; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST10_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst10 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST10_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst10 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E508 (NBIFMM::REMOTE_NONVF2_INST10)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst10 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E508; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E508; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST10_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst10 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST10_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst10 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST10_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst10 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST10_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst10 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E50C (NBIFMM::REMOTE_NONVF3_INST10)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst10 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E50C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E50C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST10_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst10 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST10_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst10 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST10_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst10 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST10_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst10 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E510 (NBIFMM::REMOTE_NONVF4_INST10)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst10 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E510; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E510; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST10_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst10 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST10_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst10 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E514 (NBIFMM::REMOTE_NONVF5_INST10)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst10 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E514; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E514; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST10_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst10 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST10_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst10 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST10_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst10 NBIF's RCC_REGS_LINK3_DOWN_BME

NBIFMMx10[1...4]0E518 (NBIFMM::REMOTE_NONVF6_INST10)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst10 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E518; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E518; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E51C (NBIFMM::REMOTE_NONVF7_INST10)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst10 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E51C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E51C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST10_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst10 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E580 (NBIFMM::REMOTE_NONVF0_INST11)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst11 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E580; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E580; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST11_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst11 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST11_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst11 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST11_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst11 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E584 (NBIFMM::REMOTE_NONVF1_INST11)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst11 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E584; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E584; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST11_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst11 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST11_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst11 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E588 (NBIFMM::REMOTE_NONVF2_INST11)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst11 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E588; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E588; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST11_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst11 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST11_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst11 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST11_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst11 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST11_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst11 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E58C (NBIFMM::REMOTE_NONVF3_INST11)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst11 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E58C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E58C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST11_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst11 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST11_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst11 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST11_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst11 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST11_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst11 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E590 (NBIFMM::REMOTE_NONVF4_INST11)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst11 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E590; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E590; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST11_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst11 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST11_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst11 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E594 (NBIFMM::REMOTE_NONVF5_INST11)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst11 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E594; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E594; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST11_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst11 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST11_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst11 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST11_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst11 NBIF's RCC_REGS_LINK3_DOWN_BME

NBIFMMx10[1...4]0E598 (NBIFMM::REMOTE_NONVF6_INST11)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst11 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E598; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E598; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E59C (NBIFMM::REMOTE_NONVF7_INST11)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst11 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E59C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E59C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST11_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst11 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E600 (NBIFMM::REMOTE_NONVF0_INST12)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst12 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E600; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E600; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST12_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst12 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST12_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst12 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST12_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst12 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E604 (NBIFMM::REMOTE_NONVF1_INST12)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst12 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E604; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E604; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST12_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst12 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST12_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst12 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E608 (NBIFMM::REMOTE_NONVF2_INST12)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst12 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E608; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E608; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST12_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst12 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST12_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst12 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST12_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst12 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST12_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst12 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E60C (NBIFMM::REMOTE_NONVF3_INST12)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst12 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E60C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E60C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST12_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst12 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST12_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst12 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST12_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst12 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST12_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst12 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E610 (NBIFMM::REMOTE_NONVF4_INST12)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst12 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E610; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E610; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST12_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst12 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST12_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst12 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E614 (NBIFMM::REMOTE_NONVF5_INST12)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst12 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E614; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E614; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST12_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst12 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST12_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst12 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST12_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst12 NBIF's RCC_REGS_LINK3_DOWN_BME

NBIFMMx10[1...4]0E618 (NBIFMM::REMOTE_NONVF6_INST12)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst12 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E618; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E618; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E61C (NBIFMM::REMOTE_NONVF7_INST12)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst12 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E61C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E61C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST12_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst12 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E680 (NBIFMM::REMOTE_NONVF0_INST13)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst13 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E680; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E680; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST13_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst13 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST13_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst13 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST13_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst13 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E684 (NBIFMM::REMOTE_NONVF1_INST13)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst13 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E684; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E684; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST13_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst13 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST13_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst13 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E688 (NBIFMM::REMOTE_NONVF2_INST13)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst13 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E688; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E688; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST13_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst13 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST13_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst13 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST13_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst13 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST13_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst13 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E68C (NBIFMM::REMOTE_NONVF3_INST13)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst13 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E68C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E68C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST13_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst13 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST13_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst13 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST13_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst13 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST13_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst13 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E690 (NBIFMM::REMOTE_NONVF4_INST13)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst13 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E690; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E690; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST13_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst13 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST13_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst13 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E694 (NBIFMM::REMOTE_NONVF5_INST13)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst13 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E694; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E694; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST13_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst13 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST13_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst13 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST13_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst13 NBIF's RCC_REGS_LINK3_DOWN_BME

NBIFMMx10[1...4]0E698 (NBIFMM::REMOTE_NONVF6_INST13)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst13 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E698; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E698; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E69C (NBIFMM::REMOTE_NONVF7_INST13)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst13 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E69C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E69C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST13_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst13 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E700 (NBIFMM::REMOTE_NONVF0_INST14)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst14 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E700; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E700; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST14_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst14 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST14_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst14 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST14_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst14 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E704 (NBIFMM::REMOTE_NONVF1_INST14)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst14 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E704; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E704; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST14_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst14 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST14_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst14 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E708 (NBIFMM::REMOTE_NONVF2_INST14)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst14 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E708; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E708; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST14_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst14 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST14_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst14 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST14_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst14 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST14_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst14 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E70C (NBIFMM::REMOTE_NONVF3_INST14)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst14 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E70C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E70C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST14_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst14 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST14_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst14 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST14_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst14 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST14_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst14 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E710 (NBIFMM::REMOTE_NONVF4_INST14)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst14 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E710; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E710; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST14_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst14 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST14_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst14 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E714 (NBIFMM::REMOTE_NONVF5_INST14)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst14 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E714; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E714; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST14_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst14 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST14_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst14 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST14_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst14 NBIF's RCC_REGS_LINK3_DOWN_BME

NBIFMMx10[1...4]0E718 (NBIFMM::REMOTE_NONVF6_INST14)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst14 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E718; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E718; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E71C (NBIFMM::REMOTE_NONVF7_INST14)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst14 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E71C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E71C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST14_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst14 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0E780 (NBIFMM::REMOTE_NONVF0_INST15)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst15 NBIF, Register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E780; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E780; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF0_INST15_RCC_REGS_ACS_SOURCE_VALIDATION_EN. Read-write. Reset: 0. shadow inst15 NBIF's RCC_REGS_ACS_SOURCE_VALIDATION_EN.
23:21	Reserved.
20:8	REMOTE_NONVF0_INST15_AD_REGS_COMPLETER_ID. Read-write. Reset: 0000h. shadow inst15 NBIF's AD_REGS_COMPLETER_ID.
7:0	REMOTE_NONVF0_INST15_AD_BX_CAPTURED_EP_BUSNUM. Read-write. Reset: 00h. shadow inst15 NBIF's AD_BX_CAPTURED_EP_BUSNUM.

NBIFMMx10[1...4]0E784 (NBIFMM::REMOTE_NONVF1_INST15)

Read-write. Reset: 0001_0100h.

shadowed non-vf bits for inst15 NBIF, Register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E784; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E784; NBIFMM=0000_0000h

Bits	Description
31:16	REMOTE_NONVF1_INST15_RCC_REGS_SRIOV_VF_STRIDE . Read-write. Reset: 0001h. shadow inst15 NBIF's RCC_REGS_SRIOV_VF_STRIDE.
15:0	REMOTE_NONVF1_INST15_RCC_REGS_SRIOV_VF_OFFSET . Read-write. Reset: 0100h. shadow inst15 NBIF's RCC_REGS_SRIOV_VF_OFFSET.

NBIFMMx10[1...4]0E788 (NBIFMM::REMOTE_NONVF2_INST15)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst15 NBIF, Register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E788; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E788; NBIFMM=0000_0000h

Bits	Description
31:24	REMOTE_NONVF2_INST15_RCC_REGS_SECONDARY_BUS_DN . Read-write. Reset: 00h. shadow inst15 NBIF's RCC_REGS_SECONDARY_BUS_DN.
23:17	Reserved.
16	REMOTE_NONVF2_INST15_RCC_REGS_BUSMASTEREN . Read-write. Reset: 0. shadow inst15 NBIF's RCC_REGS_BUSMASTEREN.
15:9	Reserved.
8	REMOTE_NONVF2_INST15_RCC_REGS_ACS_TRANSLATION_BLOCKING_EN . Read-write. Reset: 0. shadow inst15 NBIF's RCC_REGS_ACS_TRANSLATION_BLOCKING_EN.
7:1	Reserved.
0	REMOTE_NONVF2_INST15_RCC_REGS_SRIOV_VF_ENABLE . Read-write. Reset: 0. shadow inst15 NBIF's RCC_REGS_SRIOV_VF_ENABLE.

NBIFMMx10[1...4]0E78C (NBIFMM::REMOTE_NONVF3_INST15)

Read-write. Reset: 0000_0000h.

shadowed non-vf bits for inst15 NBIF, Register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E78C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E78C; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF3_INST15_RCC_REGS_BUSMASTEREN_DN . Read-write. Reset: 0. shadow inst15 NBIF's RCC_REGS_BUSMASTEREN_DN.
23:17	Reserved.
16	REMOTE_NONVF3_INST15_RCC_REGS_IDO_REQUEST_ENABLE . Read-write. Reset: 0. shadow inst15 NBIF's RCC_REGS_IDO_REQUEST_ENABLE.
15:8	REMOTE_NONVF3_INST15_RCC_REGS_SUB_BUS_NUM_DN . Read-write. Reset: 00h. shadow inst15 NBIF's RCC_REGS_SUB_BUS_NUM_DN.
7:1	Reserved.
0	REMOTE_NONVF3_INST15_REGS_ATOMICOP_REQUEST_EN . Read-write. Reset: 0. shadow inst15 NBIF's REGS_ATOMICOP_REQUEST_EN.

NBIFMMx10[1...4]0E790 (NBIFMM::REMOTE_NONVF4_INST15)

Read-write. Reset: 0000_0101h.

shadowed non-vf bits for inst15 NBIF, Register 4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E790; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E790; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26:24	REMOTE_NONVF4_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF's RCC_REGS_TPH_REQR_ST_MODE_SEL.
23:18	Reserved.
17:16	REMOTE_NONVF4_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF's RCC_REGS_TPH_REQR_EN.
15:9	Reserved.
8	REMOTE_NONVF4_INST15_RCC_REGS_RELAXED_ORD_EN. Read-write. Reset: 1. shadow inst15 NBIF's RCC_REGS_RELAXED_ORD_EN.
7:1	Reserved.
0	REMOTE_NONVF4_INST15_RCC_REGS_NO_SNOOP_EN. Read-write. Reset: 1. shadow inst15 NBIF's RCC_REGS_NO_SNOOP_EN.

NBIFMMx10[1...4]0E794 (NBIFMM::REMOTE_NONVF5_INST15)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst15 NBIF, Register 5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E794; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E794; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF5_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF's RCC_REGS_MSI_EN.
23:17	Reserved.
16	REMOTE_NONVF5_INST15_RCC_REGS_MSI_EN_DN. Read-write. Reset: 0. shadow inst15 NBIF's RCC_REGS_MSI_EN_DN.
15:9	Reserved.
8	REMOTE_NONVF5_INST15_REGS_PASID_ENABLE. Read-write. Reset: 0. shadow inst15 NBIF's REGS_PASID_ENABLE.
7:1	Reserved.
0	REMOTE_NONVF5_INST15_RCC_REGS_LINK3_DOWN_BME. Read-write. Reset: 1. shadow inst15 NBIF's RCC_REGS_LINK3_DOWN_BME

NBIFMMx10[1...4]0E798 (NBIFMM::REMOTE_NONVF6_INST15)

Read-write. Reset: 0100_0000h.

shadowed non-vf bits for inst15 NBIF, Register 6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E798; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E798; NBIFMM=0000_0000h

Bits	Description
31:25	Reserved.
24	REMOTE_NONVF6_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF's REGS_FLR_BME.
23:17	Reserved.
16	REMOTE_NONVF6_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF's REGS_MSI_EXT_MSG_DATA_EN.
15:9	Reserved.
8	REMOTE_NONVF6_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF's REGS_MSIX_FUNC_MASK.
7:1	Reserved.
0	REMOTE_NONVF6_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF's RCC_REGS_MSIX_EN.

NBIFMMx10[1...4]0E79C (NBIFMM::REMOTE_NONVF7_INST15)

Read-write. Reset: 0000_0001h.

shadowed non-vf bits for inst15 NBIF, Register 7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_E79C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_E79C; NBIFMM=0000_0000h

Bits	Description
31:1	Reserved.
0	REMOTE_NONVF7_INST15_REGS_LINKRST_BME. Read-write. Reset: 1. shadow inst15 NBIF's REGS_LINKRST_BME.

NBIFMMx10[1...4]0F000 (NBIFMM::REMOTE_VF_DW0_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F000; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F000; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST0_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF1's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF1_INST0_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF1's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF1_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST0_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF0's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF0_INST0_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF0's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF0_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F004 (NBIFMM::REMOTE_VF_DW1_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F004; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F004; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST0_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF3's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF3_INST0_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF3's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF3_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST0_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF2's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF2_INST0_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF2's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF2_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F008 (NBIFMM::REMOTE_VF_DW2_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F008; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F008; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST0_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF5's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF5_INST0_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF5's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF5_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST0_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF4's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF4_INST0_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF4's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF4_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F00C (NBIFMM::REMOTE_VF_DW3_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F00C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F00C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST0_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF7's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF7_INST0_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF7's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF7_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST0_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF6's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF6_INST0_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF6's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF6_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F010 (NBIFMM::REMOTE_VF_DW4_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F010; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F010; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST0_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF9's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF9_INST0_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF9's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF9_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST0_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF8's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF8_INST0_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF8's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF8_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F014 (NBIFMM::REMOTE_VF_DW5_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F014; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F014; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF11's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF11_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF11's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF11_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF10's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF10_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF10's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF10_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F018 (NBIFMM::REMOTE_VF_DW6_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F018; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F018; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF13's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF13_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF13's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF13_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF12's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF12_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF12's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF12_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F01C (NBIFMM::REMOTE_VF_DW7_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F01C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F01C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF15's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF15_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF15's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF15_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF14's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF14_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF14's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF14_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F020 (NBIFMM::REMOTE_VF_DW8_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F020; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F020; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF17's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF17_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF17's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF17_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF16's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF16_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF16's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF16_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F024 (NBIFMM::REMOTE_VF_DW9_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F024; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F024; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF19's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF19_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF19's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF19_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF18's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF18_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF18's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF18_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F028 (NBIFMM::REMOTE_VF_DW10_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F028; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F028; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF21's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF21_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF21's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF21_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF20's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF20_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF20's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF20_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F02C (NBIFMM::REMOTE_VF_DW11_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F02C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F02C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF23's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF23_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF23's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF23_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF22's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF22_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF22's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF22_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F030 (NBIFMM::REMOTE_VF_DW12_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F030; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F030; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF25's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF25_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF25's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF25_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF24's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF24_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF24's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF24_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F034 (NBIFMM::REMOTE_VF_DW13_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F034; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F034; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF27's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF27_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF27's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF27_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF26's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF26_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF26's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF26_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F038 (NBIFMM::REMOTE_VF_DW14_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F038; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F038; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF29's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF29_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF29's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF29_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF28's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF28_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF28's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF28_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F03C (NBIFMM::REMOTE_VF_DW15_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F03C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F03C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F040 (NBIFMM::REMOTE_VF_DW16_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F040; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F040; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF33's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF33_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF33's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF33_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF32's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF32_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF32's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF32_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F044 (NBIFMM::REMOTE_VF_DW17_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F044; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F044; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF35's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF35_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF35's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF35_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF34's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF34_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF34's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF34_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F048 (NBIFMM::REMOTE_VF_DW18_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F048; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F048; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF37's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF37_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF37's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF37_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF36's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF36_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF36's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF36_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F04C (NBIFMM::REMOTE_VF_DW19_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F04C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F04C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F050 (NBIFMM::REMOTE_VF_DW20_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F050; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F050; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF41's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF41_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF41's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF41_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF40's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF40_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF40's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF40_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F054 (NBIFMM::REMOTE_VF_DW21_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F054; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F054; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF43's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF43_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF43's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF43_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF42's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF42_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF42's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF42_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F058 (NBIFMM::REMOTE_VF_DW22_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F058; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F058; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF45's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF45_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF45's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF45_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF44's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF44_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF44's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF44_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F05C (NBIFMM::REMOTE_VF_DW23_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F05C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F05C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF47's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF47_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF47's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF47_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF46's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF46_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF46's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF46_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F060 (NBIFMM::REMOTE_VF_DW24_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F060; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F060; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF49's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF49_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF49's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF49_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF48's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF48_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF48's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF48_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F064 (NBIFMM::REMOTE_VF_DW25_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F064; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F064; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F068 (NBIFMM::REMOTE_VF_DW26_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F068; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F068; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF53's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF53_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF53's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF53_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF52's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF52_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF52's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF52_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F06C (NBIFMM::REMOTE_VF_DW27_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F06C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F06C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F070 (NBIFMM::REMOTE_VF_DW28_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F070; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F070; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F074 (NBIFMM::REMOTE_VF_DW29_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F074; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F074; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF59's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF59_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF59's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF59_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF58's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF58_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF58's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF58_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F078 (NBIFMM::REMOTE_VF_DW30_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F078; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F078; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF61's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF61_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF61's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF61_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF60's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF60_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF60's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF60_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F07C (NBIFMM::REMOTE_VF_DW31_INST0)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst0 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F07C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F07C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST0_REGS_FLR_BME. Read-write. Reset: 1. shadow inst0 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST0_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst0 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST0_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst0 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST0_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst0 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST0_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst0 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST0_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst0 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST0_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst0 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST0_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst0 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F100 (NBIFMM::REMOTE_VF_DW0_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F100; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F100; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF1's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF1_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF1's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF1_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF0's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF0_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF0's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF0_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F104 (NBIFMM::REMOTE_VF_DW1_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F104; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F104; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF3's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF3_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF3's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF3_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF2's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF2_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF2's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF2_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F108 (NBIFMM::REMOTE_VF_DW2_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F108; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F108; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF5's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF5_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF5's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF5_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF4's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF4_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF4's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF4_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F10C (NBIFMM::REMOTE_VF_DW3_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F10C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F10C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF7's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF7_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF7's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF7_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF6's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF6_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF6's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF6_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F110 (NBIFMM::REMOTE_VF_DW4_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F110; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F110; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF9's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF9_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF9's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF9_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF8's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF8_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF8's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF8_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F114 (NBIFMM::REMOTE_VF_DW5_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F114; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F114; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF11's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF11_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF11's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF11_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF10's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF10_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF10's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF10_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F118 (NBIFMM::REMOTE_VF_DW6_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F118; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F118; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF13's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF13_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF13's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF13_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF12's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF12_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF12's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF12_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F11C (NBIFMM::REMOTE_VF_DW7_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F11C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F11C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF15's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF15_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF15's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF15_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF14's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF14_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF14's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF14_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F120 (NBIFMM::REMOTE_VF_DW8_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F120; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F120; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF17's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF17_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF17's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF17_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF16's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF16_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF16's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF16_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F124 (NBIFMM::REMOTE_VF_DW9_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F124; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F124; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF19's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF19_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF19's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF19_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF18's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF18_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF18's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF18_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F128 (NBIFMM::REMOTE_VF_DW10_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F128; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F128; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF21's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF21_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF21's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF21_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF20's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF20_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF20's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF20_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F12C (NBIFMM::REMOTE_VF_DW11_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F12C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F12C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF23's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF23_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF23's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF23_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF22's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF22_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF22's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF22_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F130 (NBIFMM::REMOTE_VF_DW12_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F130; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F130; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF25's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF25_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF25's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF25_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF24's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF24_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF24's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF24_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F134 (NBIFMM::REMOTE_VF_DW13_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F134; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F134; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF27's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF27_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF27's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF27_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF26's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF26_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF26's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF26_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F138 (NBIFMM::REMOTE_VF_DW14_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F138; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F138; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF29's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF29_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF29's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF29_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF28's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF28_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF28's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF28_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F13C (NBIFMM::REMOTE_VF_DW15_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F13C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F13C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F140 (NBIFMM::REMOTE_VF_DW16_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F140; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F140; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF33's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF33_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF33's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF33_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF32's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF32_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF32's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF32_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F144 (NBIFMM::REMOTE_VF_DW17_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F144; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F144; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF35's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF35_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF35's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF35_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST1_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF34's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF34_INST1_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF34's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF34_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F148 (NBIFMM::REMOTE_VF_DW18_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F148; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F148; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF37's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF37_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF37's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF37_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF36's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF36_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF36's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF36_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F14C (NBIFMM::REMOTE_VF_DW19_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F14C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F14C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F150 (NBIFMM::REMOTE_VF_DW20_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F150; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F150; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF41's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF41_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF41's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF41_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF40's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF40_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF40's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF40_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F154 (NBIFMM::REMOTE_VF_DW21_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F154; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F154; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF43's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF43_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF43's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF43_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF42's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF42_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF42's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF42_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F158 (NBIFMM::REMOTE_VF_DW22_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F158; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F158; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF45's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF45_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF45's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF45_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF44's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF44_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF44's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF44_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F15C (NBIFMM::REMOTE_VF_DW23_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F15C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F15C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF47's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF47_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF47's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF47_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF46's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF46_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF46's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF46_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F160 (NBIFMM::REMOTE_VF_DW24_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F160; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F160; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF49's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF49_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF49's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF49_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF48's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF48_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF48's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF48_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F164 (NBIFMM::REMOTE_VF_DW25_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F164; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F164; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F168 (NBIFMM::REMOTE_VF_DW26_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F168; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F168; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF53's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF53_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF53's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF53_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF52's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF52_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF52's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF52_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F16C (NBIFMM::REMOTE_VF_DW27_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F16C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F16C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F170 (NBIFMM::REMOTE_VF_DW28_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F170; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F170; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F174 (NBIFMM::REMOTE_VF_DW29_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F174; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F174; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF59's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF59_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF59's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF59_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF58's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF58_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF58's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF58_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F178 (NBIFMM::REMOTE_VF_DW30_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F178; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F178; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF61's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF61_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF61's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF61_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF60's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF60_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF60's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF60_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F17C (NBIFMM::REMOTE_VF_DW31_INST1)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst1 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F17C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F17C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST1_REGS_FLR_BME. Read-write. Reset: 1. shadow inst1 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST1_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst1 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST1_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst1 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST1_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst1 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST1_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst1 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST1_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst1 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST1_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst1 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST1_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst1 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F200 (NBIFMM::REMOTE_VF_DW0_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F200; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F200; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF1's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF1_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF1's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF1_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF0's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF0_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF0's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF0_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F204 (NBIFMM::REMOTE_VF_DW1_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F204; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F204; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST2_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF3's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF3_INST2_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF3's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF3_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST2_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF2's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF2_INST2_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF2's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF2_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F208 (NBIFMM::REMOTE_VF_DW2_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F208; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F208; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST2_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF5's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF5_INST2_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF5's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF5_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST2_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF4's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF4_INST2_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF4's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF4_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F20C (NBIFMM::REMOTE_VF_DW3_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F20C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F20C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF7's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF7_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF7's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF7_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF6's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF6_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF6's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF6_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F210 (NBIFMM::REMOTE_VF_DW4_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F210; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F210; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST2_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF9's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF9_INST2_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF9's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF9_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST2_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF8's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF8_INST2_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF8's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF8_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F214 (NBIFMM::REMOTE_VF_DW5_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F214; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F214; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF11's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF11_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF11's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF11_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF10's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF10_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF10's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF10_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F218 (NBIFMM::REMOTE_VF_DW6_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F218; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F218; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF13's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF13_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF13's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF13_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF12's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF12_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF12's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF12_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F21C (NBIFMM::REMOTE_VF_DW7_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F21C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F21C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF15's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF15_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF15's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF15_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF14's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF14_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF14's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF14_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F220 (NBIFMM::REMOTE_VF_DW8_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F220; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F220; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF17's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF17_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF17's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF17_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF16's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF16_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF16's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF16_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F224 (NBIFMM::REMOTE_VF_DW9_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F224; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F224; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF19's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF19_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF19's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF19_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF18's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF18_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF18's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF18_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F228 (NBIFMM::REMOTE_VF_DW10_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F228; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F228; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF21's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF21_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF21's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF21_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF20's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF20_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF20's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF20_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F22C (NBIFMM::REMOTE_VF_DW11_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F22C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F22C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF23's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF23_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF23's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF23_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF22's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF22_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF22's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF22_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F230 (NBIFMM::REMOTE_VF_DW12_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F230; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F230; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF25's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF25_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF25's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF25_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF24's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF24_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF24's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF24_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F234 (NBIFMM::REMOTE_VF_DW13_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F234; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F234; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF27's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF27_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF27's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF27_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF26's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF26_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF26's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF26_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F238 (NBIFMM::REMOTE_VF_DW14_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F238; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F238; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF29's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF29_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF29's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF29_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF28's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF28_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF28's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF28_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F23C (NBIFMM::REMOTE_VF_DW15_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F23C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F23C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F240 (NBIFMM::REMOTE_VF_DW16_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F240; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F240; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF33's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF33_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF33's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF33_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF32's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF32_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF32's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF32_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F244 (NBIFMM::REMOTE_VF_DW17_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F244; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F244; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF35's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF35_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF35's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF35_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF34's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF34_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF34's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF34_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F248 (NBIFMM::REMOTE_VF_DW18_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F248; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F248; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF37's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF37_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF37's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF37_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF36's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF36_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF36's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF36_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F24C (NBIFMM::REMOTE_VF_DW19_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F24C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F24C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F250 (NBIFMM::REMOTE_VF_DW20_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F250; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F250; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF41's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF41_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF41's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF41_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF40's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF40_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF40's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF40_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F254 (NBIFMM::REMOTE_VF_DW21_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F254; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F254; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF43's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF43_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF43's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF43_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF42's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF42_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF42's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF42_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F258 (NBIFMM::REMOTE_VF_DW22_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F258; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F258; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF45's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF45_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF45's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF45_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF44's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF44_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF44's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF44_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F25C (NBIFMM::REMOTE_VF_DW23_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F25C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F25C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF47's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF47_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF47's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF47_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF46's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF46_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF46's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF46_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F260 (NBIFMM::REMOTE_VF_DW24_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F260; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F260; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF49's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF49_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF49's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF49_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF48's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF48_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF48's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF48_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F264 (NBIFMM::REMOTE_VF_DW25_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F264; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F264; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F268 (NBIFMM::REMOTE_VF_DW26_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F268; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F268; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF53's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF53_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF53's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF53_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF52's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF52_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF52's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF52_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F26C (NBIFMM::REMOTE_VF_DW27_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F26C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F26C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F270 (NBIFMM::REMOTE_VF_DW28_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F270; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F270; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F274 (NBIFMM::REMOTE_VF_DW29_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F274; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F274; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF59's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF59_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF59's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF59_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF58's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF58_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF58's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF58_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F278 (NBIFMM::REMOTE_VF_DW30_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F278; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F278; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF61's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF61_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF61's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF61_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF60's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF60_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF60's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF60_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F27C (NBIFMM::REMOTE_VF_DW31_INST2)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst2 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F27C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F27C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST2_REGS_FLR_BME. Read-write. Reset: 1. shadow inst2 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST2_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst2 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST2_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst2 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST2_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst2 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST2_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst2 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST2_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst2 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST2_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst2 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST2_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst2 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F300 (NBIFMM::REMOTE_VF_DW0_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F300; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F300; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST3_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF1's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF1_INST3_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF1's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF1_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST3_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF0's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF0_INST3_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF0's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF0_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F304 (NBIFMM::REMOTE_VF_DW1_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F304; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F304; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST3_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF3's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF3_INST3_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF3's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF3_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST3_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF2's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF2_INST3_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF2's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF2_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F308 (NBIFMM::REMOTE_VF_DW2_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F308; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F308; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST3_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF5's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF5_INST3_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF5's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF5_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST3_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF4's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF4_INST3_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF4's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF4_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F30C (NBIFMM::REMOTE_VF_DW3_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F30C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F30C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST3_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF7's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF7_INST3_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF7's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF7_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST3_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF6's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF6_INST3_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF6's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF6_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F310 (NBIFMM::REMOTE_VF_DW4_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F310; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F310; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST3_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF9's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF9_INST3_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF9's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF9_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST3_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF8's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF8_INST3_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF8's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF8_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F314 (NBIFMM::REMOTE_VF_DW5_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F314; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F314; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF11's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF11_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF11's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF11_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF10's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF10_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF10's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF10_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F318 (NBIFMM::REMOTE_VF_DW6_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F318; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F318; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF13's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF13_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF13's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF13_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF12's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF12_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF12's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF12_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F31C (NBIFMM::REMOTE_VF_DW7_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F31C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F31C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF15's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF15_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF15's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF15_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF14's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF14_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF14's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF14_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F320 (NBIFMM::REMOTE_VF_DW8_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F320; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F320; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF17's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF17_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF17's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF17_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF16's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF16_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF16's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF16_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F324 (NBIFMM::REMOTE_VF_DW9_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F324; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F324; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF19's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF19_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF19's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF19_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF18's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF18_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF18's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF18_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F328 (NBIFMM::REMOTE_VF_DW10_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F328; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F328; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF21's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF21_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF21's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF21_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF20's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF20_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF20's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF20_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F32C (NBIFMM::REMOTE_VF_DW11_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F32C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F32C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF23's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF23_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF23's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF23_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF22's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF22_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF22's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF22_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F330 (NBIFMM::REMOTE_VF_DW12_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F330; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F330; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF25's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF25_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF25's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF25_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF24's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF24_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF24's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF24_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F334 (NBIFMM::REMOTE_VF_DW13_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F334; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F334; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF27's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF27_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF27's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF27_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF26's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF26_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF26's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF26_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F338 (NBIFMM::REMOTE_VF_DW14_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F338; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F338; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF29's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF29_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF29's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF29_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF28's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF28_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF28's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF28_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F33C (NBIFMM::REMOTE_VF_DW15_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F33C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F33C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F340 (NBIFMM::REMOTE_VF_DW16_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F340; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F340; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF33's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF33_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF33's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF33_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF32's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF32_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF32's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF32_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F344 (NBIFMM::REMOTE_VF_DW17_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F344; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F344; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF35's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF35_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF35's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF35_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF34's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF34_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF34's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF34_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F348 (NBIFMM::REMOTE_VF_DW18_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F348; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F348; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF37's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF37_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF37's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF37_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF36's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF36_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF36's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF36_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F34C (NBIFMM::REMOTE_VF_DW19_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F34C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F34C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F350 (NBIFMM::REMOTE_VF_DW20_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F350; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F350; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF41's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF41_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF41's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF41_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF40's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF40_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF40's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF40_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F354 (NBIFMM::REMOTE_VF_DW21_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F354; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F354; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF43's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF43_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF43's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF43_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF42's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF42_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF42's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF42_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F358 (NBIFMM::REMOTE_VF_DW22_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F358; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F358; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF45's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF45_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF45's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF45_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF44's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF44_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF44's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF44_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F35C (NBIFMM::REMOTE_VF_DW23_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F35C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F35C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF47's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF47_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF47's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF47_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF46's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF46_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF46's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF46_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F360 (NBIFMM::REMOTE_VF_DW24_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F360; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F360; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF49's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF49_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF49's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF49_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF48's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF48_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF48's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF48_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F364 (NBIFMM::REMOTE_VF_DW25_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F364; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F364; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F368 (NBIFMM::REMOTE_VF_DW26_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F368; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F368; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF53's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF53_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF53's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF53_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF52's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF52_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF52's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF52_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F36C (NBIFMM::REMOTE_VF_DW27_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F36C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F36C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F370 (NBIFMM::REMOTE_VF_DW28_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F370; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F370; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F374 (NBIFMM::REMOTE_VF_DW29_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F374; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F374; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF59's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF59_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF59's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF59_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF58's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF58_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF58's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF58_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F378 (NBIFMM::REMOTE_VF_DW30_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F378; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F378; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF61's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF61_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF61's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF61_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF60's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF60_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF60's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF60_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F37C (NBIFMM::REMOTE_VF_DW31_INST3)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst3 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F37C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F37C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST3_REGS_FLR_BME. Read-write. Reset: 1. shadow inst3 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST3_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst3 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST3_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst3 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST3_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst3 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST3_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst3 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST3_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst3 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST3_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst3 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST3_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst3 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F400 (NBIFMM::REMOTE_VF_DW0_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F400; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F400; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF1's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF1_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF1's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF1_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF0's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF0_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF0's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF0_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F404 (NBIFMM::REMOTE_VF_DW1_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F404; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F404; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF3's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF3_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF3's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF3_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF2's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF2_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF2's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF2_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F408 (NBIFMM::REMOTE_VF_DW2_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F408; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F408; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF5's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF5_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF5's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF5_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF4's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF4_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF4's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF4_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F40C (NBIFMM::REMOTE_VF_DW3_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F40C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F40C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF7's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF7_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF7's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF7_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF6's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF6_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF6's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF6_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F410 (NBIFMM::REMOTE_VF_DW4_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F410; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F410; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF9's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF9_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF9's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF9_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF8's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF8_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF8's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF8_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F414 (NBIFMM::REMOTE_VF_DW5_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F414; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F414; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF11's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF11_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF11's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF11_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF10's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF10_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF10's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF10_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F418 (NBIFMM::REMOTE_VF_DW6_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F418; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F418; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF13's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF13_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF13's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF13_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF12's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF12_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF12's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF12_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F41C (NBIFMM::REMOTE_VF_DW7_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F41C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F41C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF15's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF15_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF15's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF15_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF14's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF14_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF14's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF14_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F420 (NBIFMM::REMOTE_VF_DW8_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F420; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F420; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF17's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF17_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF17's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF17_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF16's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF16_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF16's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF16_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F424 (NBIFMM::REMOTE_VF_DW9_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F424; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F424; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF19's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF19_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF19's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF19_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF18's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF18_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF18's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF18_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F428 (NBIFMM::REMOTE_VF_DW10_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F428; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F428; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF21's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF21_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF21's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF21_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF20's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF20_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF20's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF20_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F42C (NBIFMM::REMOTE_VF_DW11_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F42C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F42C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF23's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF23_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF23's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF23_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF22's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF22_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF22's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF22_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F430 (NBIFMM::REMOTE_VF_DW12_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F430; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F430; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF25's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF25_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF25's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF25_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF24's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF24_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF24's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF24_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F434 (NBIFMM::REMOTE_VF_DW13_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F434; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F434; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF27's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF27_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF27's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF27_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF26's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF26_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF26's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF26_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F438 (NBIFMM::REMOTE_VF_DW14_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F438; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F438; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF29's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF29_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF29's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF29_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF28's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF28_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF28's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF28_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F43C (NBIFMM::REMOTE_VF_DW15_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F43C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F43C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F440 (NBIFMM::REMOTE_VF_DW16_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F440; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F440; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF33's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF33_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF33's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF33_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF32's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF32_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF32's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF32_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F444 (NBIFMM::REMOTE_VF_DW17_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F444; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F444; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF35's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF35_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF35's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF35_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF34's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF34_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF34's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF34_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F448 (NBIFMM::REMOTE_VF_DW18_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F448; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F448; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF37's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF37_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF37's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF37_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF36's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF36_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF36's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF36_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F44C (NBIFMM::REMOTE_VF_DW19_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F44C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F44C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F450 (NBIFMM::REMOTE_VF_DW20_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F450; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F450; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF41's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF41_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF41's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF41_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF40's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF40_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF40's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF40_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F454 (NBIFMM::REMOTE_VF_DW21_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F454; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F454; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF43's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF43_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF43's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF43_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF42's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF42_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF42's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF42_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F458 (NBIFMM::REMOTE_VF_DW22_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F458; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F458; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF45's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF45_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF45's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF45_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF44's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF44_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF44's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF44_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F45C (NBIFMM::REMOTE_VF_DW23_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F45C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F45C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF47's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF47_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF47's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF47_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF46's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF46_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF46's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF46_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F460 (NBIFMM::REMOTE_VF_DW24_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F460; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F460; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF49's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF49_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF49's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF49_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF48's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF48_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF48's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF48_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F464 (NBIFMM::REMOTE_VF_DW25_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F464; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F464; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F468 (NBIFMM::REMOTE_VF_DW26_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F468; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F468; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF53's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF53_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF53's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF53_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF52's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF52_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF52's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF52_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F46C (NBIFMM::REMOTE_VF_DW27_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F46C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F46C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF55's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF55_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF55's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF55_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST4_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF54's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF54_INST4_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF54's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF54_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F470 (NBIFMM::REMOTE_VF_DW28_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F470; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F470; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F474 (NBIFMM::REMOTE_VF_DW29_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F474; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F474; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF59's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF59_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF59's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF59_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF58's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF58_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF58's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF58_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F478 (NBIFMM::REMOTE_VF_DW30_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F478; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F478; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF61's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF61_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF61's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF61_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF60's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF60_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF60's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF60_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F47C (NBIFMM::REMOTE_VF_DW31_INST4)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst4 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F47C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F47C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST4_REGS_FLR_BME. Read-write. Reset: 1. shadow inst4 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST4_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst4 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST4_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst4 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST4_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst4 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST4_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst4 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST4_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst4 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST4_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst4 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST4_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst4 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F500 (NBIFMM::REMOTE_VF_DW0_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F500; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F500; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST5_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF1's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF1_INST5_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF1's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF1_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST5_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF0's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF0_INST5_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF0's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF0_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F504 (NBIFMM::REMOTE_VF_DW1_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F504; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F504; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST5_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF3's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF3_INST5_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF3's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF3_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST5_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF2's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF2_INST5_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF2's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF2_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F508 (NBIFMM::REMOTE_VF_DW2_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F508; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F508; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST5_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF5's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF5_INST5_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF5's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF5_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST5_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF4's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF4_INST5_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF4's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF4_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F50C (NBIFMM::REMOTE_VF_DW3_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F50C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F50C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF7's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF7_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF7's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF7_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF6's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF6_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF6's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF6_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F510 (NBIFMM::REMOTE_VF_DW4_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F510; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F510; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST5_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF9's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF9_INST5_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF9's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF9_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST5_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF8's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF8_INST5_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF8's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF8_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F514 (NBIFMM::REMOTE_VF_DW5_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F514; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F514; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST5_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF11's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF11_INST5_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF11's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF11_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST5_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF10's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF10_INST5_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF10's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF10_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F518 (NBIFMM::REMOTE_VF_DW6_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F518; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F518; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF13's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF13_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF13's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF13_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF12's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF12_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF12's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF12_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F51C (NBIFMM::REMOTE_VF_DW7_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F51C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F51C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF15's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF15_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF15's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF15_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF14's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF14_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF14's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF14_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F520 (NBIFMM::REMOTE_VF_DW8_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F520; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F520; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF17's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF17_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF17's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF17_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF16's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF16_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF16's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF16_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F524 (NBIFMM::REMOTE_VF_DW9_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F524; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F524; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF19's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF19_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF19's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF19_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF18's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF18_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF18's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF18_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F528 (NBIFMM::REMOTE_VF_DW10_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F528; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F528; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF21's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF21_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF21's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF21_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF20's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF20_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF20's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF20_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F52C (NBIFMM::REMOTE_VF_DW11_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F52C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F52C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF23's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF23_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF23's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF23_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF22's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF22_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF22's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF22_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F530 (NBIFMM::REMOTE_VF_DW12_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F530; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F530; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF25's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF25_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF25's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF25_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF24's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF24_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF24's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF24_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F534 (NBIFMM::REMOTE_VF_DW13_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F534; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F534; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF27's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF27_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF27's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF27_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF26's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF26_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF26's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF26_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F538 (NBIFMM::REMOTE_VF_DW14_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F538; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F538; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF29's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF29_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF29's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF29_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF28's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF28_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF28's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF28_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F53C (NBIFMM::REMOTE_VF_DW15_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F53C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F53C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F540 (NBIFMM::REMOTE_VF_DW16_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F540; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F540; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF33's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF33_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF33's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF33_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF32's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF32_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF32's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF32_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F544 (NBIFMM::REMOTE_VF_DW17_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F544; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F544; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF35's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF35_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF35's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF35_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF34's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF34_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF34's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF34_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F548 (NBIFMM::REMOTE_VF_DW18_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F548; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F548; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF37's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF37_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF37's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF37_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF36's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF36_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF36's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF36_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F54C (NBIFMM::REMOTE_VF_DW19_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F54C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F54C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F550 (NBIFMM::REMOTE_VF_DW20_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F550; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F550; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF41's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF41_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF41's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF41_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF40's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF40_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF40's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF40_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F554 (NBIFMM::REMOTE_VF_DW21_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F554; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F554; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF43's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF43_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF43's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF43_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF42's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF42_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF42's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF42_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F558 (NBIFMM::REMOTE_VF_DW22_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F558; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F558; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF45's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF45_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF45's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF45_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF44's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF44_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF44's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF44_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F55C (NBIFMM::REMOTE_VF_DW23_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F55C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F55C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF47's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF47_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF47's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF47_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF46's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF46_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF46's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF46_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F560 (NBIFMM::REMOTE_VF_DW24_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F560; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F560; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF49's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF49_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF49's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF49_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF48's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF48_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF48's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF48_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F564 (NBIFMM::REMOTE_VF_DW25_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F564; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F564; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F568 (NBIFMM::REMOTE_VF_DW26_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F568; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F568; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF53's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF53_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF53's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF53_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF52's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF52_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF52's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF52_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F56C (NBIFMM::REMOTE_VF_DW27_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F56C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F56C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F570 (NBIFMM::REMOTE_VF_DW28_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F570; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F570; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F574 (NBIFMM::REMOTE_VF_DW29_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F574; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F574; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF59's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF59_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF59's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF59_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF58's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF58_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF58's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF58_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F578 (NBIFMM::REMOTE_VF_DW30_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F578; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F578; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF61's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF61_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF61's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF61_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF60's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF60_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF60's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF60_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F57C (NBIFMM::REMOTE_VF_DW31_INST5)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst5 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F57C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F57C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST5_REGS_FLR_BME. Read-write. Reset: 1. shadow inst5 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST5_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst5 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST5_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst5 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST5_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst5 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST5_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst5 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST5_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst5 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST5_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst5 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST5_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst5 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F600 (NBIFMM::REMOTE_VF_DW0_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F600; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F600; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST6_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF1's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF1_INST6_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF1's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF1_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST6_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF0's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF0_INST6_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF0's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF0_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F604 (NBIFMM::REMOTE_VF_DW1_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F604; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F604; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST6_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF3's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF3_INST6_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF3's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF3_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST6_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF2's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF2_INST6_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF2's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF2_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F608 (NBIFMM::REMOTE_VF_DW2_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F608; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F608; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST6_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF5's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF5_INST6_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF5's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF5_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST6_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF4's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF4_INST6_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF4's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF4_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F60C (NBIFMM::REMOTE_VF_DW3_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F60C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F60C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF7's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF7_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF7's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF7_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF6's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF6_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF6's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF6_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F610 (NBIFMM::REMOTE_VF_DW4_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F610; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F610; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST6_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF9's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF9_INST6_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF9's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF9_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST6_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF8's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF8_INST6_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF8's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF8_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F614 (NBIFMM::REMOTE_VF_DW5_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F614; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F614; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF11's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF11_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF11's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF11_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF10's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF10_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF10's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF10_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F618 (NBIFMM::REMOTE_VF_DW6_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F618; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F618; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF13's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF13_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF13's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF13_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF12's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF12_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF12's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF12_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F61C (NBIFMM::REMOTE_VF_DW7_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F61C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F61C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF15's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF15_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF15's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF15_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF14's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF14_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF14's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF14_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F620 (NBIFMM::REMOTE_VF_DW8_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F620; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F620; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF17's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF17_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF17's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF17_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF16's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF16_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF16's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF16_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F624 (NBIFMM::REMOTE_VF_DW9_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F624; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F624; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF19's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF19_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF19's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF19_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF18's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF18_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF18's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF18_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F628 (NBIFMM::REMOTE_VF_DW10_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F628; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F628; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF21's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF21_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF21's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF21_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF20's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF20_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF20's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF20_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F62C (NBIFMM::REMOTE_VF_DW11_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F62C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F62C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF23's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF23_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF23's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF23_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF22's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF22_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF22's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF22_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F630 (NBIFMM::REMOTE_VF_DW12_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F630; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F630; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF25's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF25_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF25's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF25_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF24's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF24_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF24's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF24_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F634 (NBIFMM::REMOTE_VF_DW13_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F634; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F634; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF27's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF27_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF27's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF27_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF26's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF26_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF26's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF26_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F638 (NBIFMM::REMOTE_VF_DW14_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F638; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F638; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF29's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF29_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF29's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF29_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF28's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF28_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF28's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF28_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F63C (NBIFMM::REMOTE_VF_DW15_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F63C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F63C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F640 (NBIFMM::REMOTE_VF_DW16_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F640; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F640; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF33's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF33_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF33's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF33_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF32's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF32_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF32's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF32_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F644 (NBIFMM::REMOTE_VF_DW17_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F644; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F644; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF35's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF35_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF35's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF35_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF34's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF34_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF34's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF34_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F648 (NBIFMM::REMOTE_VF_DW18_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F648; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F648; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF37's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF37_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF37's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF37_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF36's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF36_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF36's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF36_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F64C (NBIFMM::REMOTE_VF_DW19_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F64C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F64C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F650 (NBIFMM::REMOTE_VF_DW20_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F650; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F650; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF41's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF41_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF41's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF41_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF40's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF40_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF40's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF40_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F654 (NBIFMM::REMOTE_VF_DW21_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F654; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F654; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF43's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF43_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF43's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF43_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF42's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF42_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF42's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF42_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F658 (NBIFMM::REMOTE_VF_DW22_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F658; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F658; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF45's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF45_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF45's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF45_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF44's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF44_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF44's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF44_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F65C (NBIFMM::REMOTE_VF_DW23_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F65C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F65C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF47's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF47_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF47's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF47_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF46's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF46_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF46's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF46_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F660 (NBIFMM::REMOTE_VF_DW24_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F660; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F660; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF49's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF49_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF49's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF49_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF48's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF48_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF48's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF48_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F664 (NBIFMM::REMOTE_VF_DW25_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F664; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F664; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F668 (NBIFMM::REMOTE_VF_DW26_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F668; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F668; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF53's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF53_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF53's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF53_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF52's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF52_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF52's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF52_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F66C (NBIFMM::REMOTE_VF_DW27_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F66C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F66C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F670 (NBIFMM::REMOTE_VF_DW28_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F670; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F670; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F674 (NBIFMM::REMOTE_VF_DW29_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F674; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F674; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF59's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF59_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF59's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF59_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF58's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF58_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF58's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF58_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F678 (NBIFMM::REMOTE_VF_DW30_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F678; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F678; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF61's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF61_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF61's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF61_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF60's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF60_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF60's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF60_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F67C (NBIFMM::REMOTE_VF_DW31_INST6)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst6 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F67C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F67C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST6_REGS_FLR_BME. Read-write. Reset: 1. shadow inst6 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST6_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst6 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST6_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst6 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST6_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst6 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST6_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst6 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST6_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst6 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST6_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst6 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST6_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst6 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F700 (NBIFMM::REMOTE_VF_DW0_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F700; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F700; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST7_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF1's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF1_INST7_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF1's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF1_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST7_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF0's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF0_INST7_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF0's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF0_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F704 (NBIFMM::REMOTE_VF_DW1_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F704; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F704; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF3's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF3_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF3's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF3_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF2's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF2_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF2's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF2_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F708 (NBIFMM::REMOTE_VF_DW2_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F708; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F708; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST7_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF5's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF5_INST7_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF5's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF5_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST7_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF4's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF4_INST7_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF4's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF4_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F70C (NBIFMM::REMOTE_VF_DW3_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F70C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F70C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST7_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF7's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF7_INST7_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF7's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF7_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST7_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF6's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF6_INST7_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF6's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF6_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F710 (NBIFMM::REMOTE_VF_DW4_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F710; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F710; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST7_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF9's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF9_INST7_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF9's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF9_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST7_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF8's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF8_INST7_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF8's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF8_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F714 (NBIFMM::REMOTE_VF_DW5_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F714; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F714; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF11's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF11_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF11's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF11_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF10's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF10_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF10's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF10_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F718 (NBIFMM::REMOTE_VF_DW6_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F718; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F718; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF13's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF13_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF13's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF13_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF12's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF12_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF12's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF12_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F71C (NBIFMM::REMOTE_VF_DW7_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F71C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F71C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF15's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF15_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF15's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF15_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF14's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF14_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF14's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF14_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F720 (NBIFMM::REMOTE_VF_DW8_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F720; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F720; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF17's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF17_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF17's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF17_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF16's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF16_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF16's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF16_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F724 (NBIFMM::REMOTE_VF_DW9_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F724; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F724; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF19's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF19_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF19's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF19_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF18's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF18_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF18's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF18_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F728 (NBIFMM::REMOTE_VF_DW10_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F728; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F728; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF21's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF21_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF21's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF21_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF20's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF20_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF20's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF20_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F72C (NBIFMM::REMOTE_VF_DW11_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F72C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F72C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF23's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF23_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF23's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF23_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF22's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF22_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF22's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF22_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F730 (NBIFMM::REMOTE_VF_DW12_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F730; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F730; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF25's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF25_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF25's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF25_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF24's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF24_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF24's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF24_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F734 (NBIFMM::REMOTE_VF_DW13_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F734; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F734; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF27's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF27_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF27's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF27_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF26's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF26_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF26's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF26_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F738 (NBIFMM::REMOTE_VF_DW14_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F738; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F738; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF29's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF29_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF29's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF29_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF28's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF28_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF28's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF28_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F73C (NBIFMM::REMOTE_VF_DW15_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F73C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F73C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F740 (NBIFMM::REMOTE_VF_DW16_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F740; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F740; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF33's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF33_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF33's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF33_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF32's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF32_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF32's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF32_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F744 (NBIFMM::REMOTE_VF_DW17_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F744; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F744; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF35's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF35_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF35's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF35_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF34's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF34_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF34's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF34_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F748 (NBIFMM::REMOTE_VF_DW18_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F748; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F748; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF37's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF37_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF37's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF37_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF36's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF36_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF36's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF36_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F74C (NBIFMM::REMOTE_VF_DW19_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F74C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F74C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F750 (NBIFMM::REMOTE_VF_DW20_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F750; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F750; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF41's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF41_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF41's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF41_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF40's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF40_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF40's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF40_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F754 (NBIFMM::REMOTE_VF_DW21_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F754; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F754; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF43's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF43_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF43's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF43_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF42's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF42_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF42's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF42_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F758 (NBIFMM::REMOTE_VF_DW22_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F758; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F758; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF45's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF45_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF45's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF45_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF44's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF44_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF44's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF44_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F75C (NBIFMM::REMOTE_VF_DW23_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F75C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F75C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF47's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF47_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF47's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF47_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF46's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF46_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF46's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF46_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F760 (NBIFMM::REMOTE_VF_DW24_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F760; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F760; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF49's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF49_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF49's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF49_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF48's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF48_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF48's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF48_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F764 (NBIFMM::REMOTE_VF_DW25_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F764; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F764; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F768 (NBIFMM::REMOTE_VF_DW26_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F768; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F768; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF53's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF53_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF53's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF53_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF52's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF52_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF52's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF52_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F76C (NBIFMM::REMOTE_VF_DW27_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F76C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F76C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F770 (NBIFMM::REMOTE_VF_DW28_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F770; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F770; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F774 (NBIFMM::REMOTE_VF_DW29_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F774; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F774; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF59's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF59_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF59's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF59_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF58's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF58_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF58's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF58_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F778 (NBIFMM::REMOTE_VF_DW30_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F778; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F778; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF61's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF61_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF61's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF61_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF60's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF60_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF60's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF60_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F77C (NBIFMM::REMOTE_VF_DW31_INST7)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst7 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F77C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F77C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST7_REGS_FLR_BME. Read-write. Reset: 1. shadow inst7 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST7_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst7 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST7_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst7 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST7_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst7 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST7_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst7 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST7_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst7 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST7_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst7 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST7_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst7 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F800 (NBIFMM::REMOTE_VF_DW0_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F800; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F800; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST8_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF1's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF1_INST8_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF1's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF1_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST8_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF0's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF0_INST8_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF0's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF0_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F804 (NBIFMM::REMOTE_VF_DW1_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F804; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F804; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST8_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF3's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF3_INST8_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF3's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF3_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST8_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF2's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF2_INST8_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF2's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF2_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F808 (NBIFMM::REMOTE_VF_DW2_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F808; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F808; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST8_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF5's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF5_INST8_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF5's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF5_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST8_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF4's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF4_INST8_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF4's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF4_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F80C (NBIFMM::REMOTE_VF_DW3_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F80C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F80C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST8_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF7's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF7_INST8_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF7's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF7_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST8_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF6's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF6_INST8_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF6's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF6_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F810 (NBIFMM::REMOTE_VF_DW4_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F810; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F810; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST8_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF9's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF9_INST8_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF9's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF9_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST8_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF8's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF8_INST8_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF8's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF8_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F814 (NBIFMM::REMOTE_VF_DW5_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F814; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F814; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF11's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF11_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF11's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF11_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF10's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF10_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF10's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF10_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F818 (NBIFMM::REMOTE_VF_DW6_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F818; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F818; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF13's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF13_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF13's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF13_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF12's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF12_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF12's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF12_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F81C (NBIFMM::REMOTE_VF_DW7_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F81C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F81C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF15's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF15_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF15's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF15_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF14's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF14_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF14's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF14_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F820 (NBIFMM::REMOTE_VF_DW8_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F820; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F820; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF17's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF17_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF17's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF17_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF16's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF16_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF16's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF16_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F824 (NBIFMM::REMOTE_VF_DW9_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F824; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F824; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF19's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF19_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF19's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF19_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF18's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF18_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF18's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF18_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F828 (NBIFMM::REMOTE_VF_DW10_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F828; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F828; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF21's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF21_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF21's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF21_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF20's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF20_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF20's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF20_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F82C (NBIFMM::REMOTE_VF_DW11_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F82C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F82C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF23's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF23_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF23's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF23_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF22's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF22_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF22's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF22_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F830 (NBIFMM::REMOTE_VF_DW12_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F830; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F830; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF25's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF25_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF25's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF25_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF24's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF24_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF24's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF24_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F834 (NBIFMM::REMOTE_VF_DW13_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F834; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F834; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF27's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF27_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF27's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF27_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF26's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF26_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF26's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF26_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F838 (NBIFMM::REMOTE_VF_DW14_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F838; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F838; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF29's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF29_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF29's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF29_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF28's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF28_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF28's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF28_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F83C (NBIFMM::REMOTE_VF_DW15_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F83C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F83C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F840 (NBIFMM::REMOTE_VF_DW16_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F840; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F840; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF33's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF33_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF33's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF33_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF32's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF32_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF32's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF32_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F844 (NBIFMM::REMOTE_VF_DW17_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F844; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F844; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF35's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF35_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF35's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF35_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF34's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF34_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF34's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF34_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F848 (NBIFMM::REMOTE_VF_DW18_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F848; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F848; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF37's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF37_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF37's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF37_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF36's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF36_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF36's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF36_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F84C (NBIFMM::REMOTE_VF_DW19_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F84C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F84C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F850 (NBIFMM::REMOTE_VF_DW20_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F850; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F850; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF41's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF41_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF41's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF41_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF40's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF40_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF40's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF40_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F854 (NBIFMM::REMOTE_VF_DW21_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F854; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F854; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF43's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF43_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF43's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF43_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF42's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF42_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF42's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF42_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F858 (NBIFMM::REMOTE_VF_DW22_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F858; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F858; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF45's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF45_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF45's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF45_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF44's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF44_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF44's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF44_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F85C (NBIFMM::REMOTE_VF_DW23_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F85C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F85C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF47's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF47_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF47's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF47_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF46's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF46_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF46's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF46_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F860 (NBIFMM::REMOTE_VF_DW24_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F860; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F860; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF49's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF49_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF49's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF49_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF48's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF48_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF48's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF48_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F864 (NBIFMM::REMOTE_VF_DW25_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F864; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F864; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F868 (NBIFMM::REMOTE_VF_DW26_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F868; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F868; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF53's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF53_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF53's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF53_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF52's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF52_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF52's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF52_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F86C (NBIFMM::REMOTE_VF_DW27_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F86C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F86C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F870 (NBIFMM::REMOTE_VF_DW28_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F870; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F870; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F874 (NBIFMM::REMOTE_VF_DW29_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F874; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F874; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF59's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF59_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF59's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF59_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF58's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF58_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF58's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF58_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F878 (NBIFMM::REMOTE_VF_DW30_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F878; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F878; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF61's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF61_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF61's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF61_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF60's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF60_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF60's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF60_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F87C (NBIFMM::REMOTE_VF_DW31_INST8)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst8 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F87C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F87C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST8_REGS_FLR_BME. Read-write. Reset: 1. shadow inst8 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST8_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst8 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST8_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst8 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST8_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst8 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST8_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst8 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST8_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst8 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST8_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst8 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST8_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst8 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F900 (NBIFMM::REMOTE_VF_DW0_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F900; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F900; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF1's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF1_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF1's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF1_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF0's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF0_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF0's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF0_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F904 (NBIFMM::REMOTE_VF_DW1_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F904; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F904; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF3's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF3_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF3's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF3_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF2's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF2_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF2's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF2_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F908 (NBIFMM::REMOTE_VF_DW2_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F908; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F908; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF5's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF5_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF5's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF5_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF4's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF4_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF4's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF4_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F90C (NBIFMM::REMOTE_VF_DW3_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F90C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F90C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF7's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF7_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF7's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF7_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF6's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF6_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF6's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF6_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F910 (NBIFMM::REMOTE_VF_DW4_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F910; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F910; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF9's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF9_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF9's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF9_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF8's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF8_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF8's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF8_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F914 (NBIFMM::REMOTE_VF_DW5_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F914; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F914; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF11's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF11_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF11's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF11_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF10's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF10_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF10's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF10_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F918 (NBIFMM::REMOTE_VF_DW6_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F918; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F918; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF13's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF13_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF13's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF13_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF12's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF12_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF12's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF12_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F91C (NBIFMM::REMOTE_VF_DW7_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F91C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F91C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF15's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF15_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF15's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF15_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF14's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF14_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF14's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF14_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F920 (NBIFMM::REMOTE_VF_DW8_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F920; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F920; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF17's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF17_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF17's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF17_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF16's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF16_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF16's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF16_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F924 (NBIFMM::REMOTE_VF_DW9_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F924; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F924; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF19's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF19_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF19's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF19_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF18's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF18_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF18's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF18_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F928 (NBIFMM::REMOTE_VF_DW10_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F928; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F928; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF21's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF21_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF21's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF21_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF20's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF20_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF20's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF20_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F92C (NBIFMM::REMOTE_VF_DW11_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F92C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F92C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF23's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF23_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF23's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF23_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST9_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF22's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF22_INST9_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF22's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF22_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F930 (NBIFMM::REMOTE_VF_DW12_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F930; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F930; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF25's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF25_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF25's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF25_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF24's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF24_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF24's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF24_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F934 (NBIFMM::REMOTE_VF_DW13_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F934; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F934; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF27's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF27_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF27's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF27_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF26's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF26_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF26's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF26_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F938 (NBIFMM::REMOTE_VF_DW14_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F938; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F938; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF29's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF29_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF29's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF29_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF28's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF28_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF28's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF28_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F93C (NBIFMM::REMOTE_VF_DW15_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F93C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F93C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F940 (NBIFMM::REMOTE_VF_DW16_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F940; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F940; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF33's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF33_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF33's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF33_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF32's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF32_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF32's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF32_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F944 (NBIFMM::REMOTE_VF_DW17_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F944; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F944; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF35's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF35_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF35's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF35_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF34's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF34_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF34's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF34_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F948 (NBIFMM::REMOTE_VF_DW18_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F948; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F948; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF37's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF37_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF37's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF37_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF36's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF36_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF36's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF36_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F94C (NBIFMM::REMOTE_VF_DW19_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F94C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F94C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F950 (NBIFMM::REMOTE_VF_DW20_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F950; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F950; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF41's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF41_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF41's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF41_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF40's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF40_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF40's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF40_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F954 (NBIFMM::REMOTE_VF_DW21_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F954; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F954; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF43's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF43_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF43's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF43_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF42's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF42_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF42's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF42_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F958 (NBIFMM::REMOTE_VF_DW22_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F958; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F958; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF45's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF45_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF45's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF45_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF44's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF44_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF44's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF44_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F95C (NBIFMM::REMOTE_VF_DW23_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F95C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F95C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF47's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF47_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF47's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF47_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF46's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF46_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF46's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF46_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F960 (NBIFMM::REMOTE_VF_DW24_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F960; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F960; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF49's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF49_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF49's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF49_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF48's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF48_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF48's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF48_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F964 (NBIFMM::REMOTE_VF_DW25_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F964; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F964; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F968 (NBIFMM::REMOTE_VF_DW26_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F968; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F968; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF53's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF53_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF53's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF53_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF52's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF52_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF52's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF52_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F96C (NBIFMM::REMOTE_VF_DW27_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F96C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F96C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F970 (NBIFMM::REMOTE_VF_DW28_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F970; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F970; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F974 (NBIFMM::REMOTE_VF_DW29_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F974; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F974; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF59's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF59_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF59's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF59_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF58's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF58_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF58's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF58_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F978 (NBIFMM::REMOTE_VF_DW30_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F978; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F978; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF61's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF61_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF61's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF61_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF60's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF60_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF60's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF60_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0F97C (NBIFMM::REMOTE_VF_DW31_INST9)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst9 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_F97C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_F97C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST9_REGS_FLR_BME. Read-write. Reset: 1. shadow inst9 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST9_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst9 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST9_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst9 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST9_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst9 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST9_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst9 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST9_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst9 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST9_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst9 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST9_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst9 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA00 (NBIFMM::REMOTE_VF_DW0_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA00; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA00; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF1's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF1_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF1's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF1_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF0's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF0_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF0's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF0_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA04 (NBIFMM::REMOTE_VF_DW1_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA04; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA04; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF3's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF3_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF3's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF3_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF2's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF2_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF2's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF2_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA08 (NBIFMM::REMOTE_VF_DW2_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA08; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA08; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF5's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF5_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF5's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF5_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF4's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF4_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF4's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF4_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA0C (NBIFMM::REMOTE_VF_DW3_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA0C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA0C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF7's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF7_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF7's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF7_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF6's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF6_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF6's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF6_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA10 (NBIFMM::REMOTE_VF_DW4_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA10; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA10; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF9's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF9_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF9's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF9_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF8's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF8_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF8's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF8_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA14 (NBIFMM::REMOTE_VF_DW5_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA14; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA14; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF11's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF11_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF11's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF11_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF10's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF10_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF10's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF10_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA18 (NBIFMM::REMOTE_VF_DW6_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA18; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA18; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF13's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF13_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF13's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF13_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF12's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF12_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF12's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF12_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA1C (NBIFMM::REMOTE_VF_DW7_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA1C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA1C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF15's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF15_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF15's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF15_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF14's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF14_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF14's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF14_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA20 (NBIFMM::REMOTE_VF_DW8_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA20; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA20; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF17's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF17_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF17's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF17_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF16's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF16_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF16's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF16_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA24 (NBIFMM::REMOTE_VF_DW9_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA24; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA24; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF19's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF19_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF19's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF19_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF18's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF18_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF18's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF18_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA28 (NBIFMM::REMOTE_VF_DW10_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA28; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA28; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF21's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF21_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF21's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF21_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF20's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF20_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF20's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF20_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA2C (NBIFMM::REMOTE_VF_DW11_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA2C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA2C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF23's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF23_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF23's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF23_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF22's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF22_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF22's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF22_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA30 (NBIFMM::REMOTE_VF_DW12_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA30; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA30; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF25's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF25_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF25's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF25_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF24's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF24_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF24's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF24_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA34 (NBIFMM::REMOTE_VF_DW13_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA34; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA34; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF27's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF27_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF27's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF27_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF26's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF26_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF26's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF26_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA38 (NBIFMM::REMOTE_VF_DW14_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA38; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA38; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF29's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF29_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF29's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF29_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF28's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF28_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF28's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF28_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA3C (NBIFMM::REMOTE_VF_DW15_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA3C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA3C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF31's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF31_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF31's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF31_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF30's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF30_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF30's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF30_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA40 (NBIFMM::REMOTE_VF_DW16_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA40; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA40; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF33's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF33_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF33's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF33_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF32's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF32_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF32's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF32_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA44 (NBIFMM::REMOTE_VF_DW17_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA44; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA44; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF35's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF35_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF35's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF35_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF34's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF34_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF34's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF34_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA48 (NBIFMM::REMOTE_VF_DW18_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA48; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA48; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF37's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF37_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF37's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF37_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF36's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF36_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF36's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF36_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA4C (NBIFMM::REMOTE_VF_DW19_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA4C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA4C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA50 (NBIFMM::REMOTE_VF_DW20_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA50; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA50; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF41's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF41_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF41's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF41_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF40's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF40_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF40's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF40_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA54 (NBIFMM::REMOTE_VF_DW21_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA54; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA54; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF43's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF43_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF43's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF43_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF42's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF42_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF42's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF42_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA58 (NBIFMM::REMOTE_VF_DW22_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA58; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA58; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF45's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF45_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF45's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF45_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF44's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF44_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF44's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF44_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA5C (NBIFMM::REMOTE_VF_DW23_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA5C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA5C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF47's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF47_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF47's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF47_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF46's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF46_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF46's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF46_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA60 (NBIFMM::REMOTE_VF_DW24_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA60; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA60; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF49's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF49_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF49's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF49_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF48's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF48_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF48's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF48_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA64 (NBIFMM::REMOTE_VF_DW25_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA64; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA64; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA68 (NBIFMM::REMOTE_VF_DW26_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA68; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA68; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF53's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF53_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF53's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF53_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF52's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF52_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF52's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF52_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA6C (NBIFMM::REMOTE_VF_DW27_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA6C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA6C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF55's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF55_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF55's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF55_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF54's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF54_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF54's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF54_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA70 (NBIFMM::REMOTE_VF_DW28_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA70; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA70; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF57's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF57_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF57's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF57_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF56's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF56_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF56's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF56_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA74 (NBIFMM::REMOTE_VF_DW29_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA74; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA74; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF59's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF59_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF59's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF59_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF58's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF58_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF58's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF58_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA78 (NBIFMM::REMOTE_VF_DW30_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA78; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA78; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF61's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF61_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF61's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF61_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST10_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF60's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF60_INST10_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF60's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF60_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FA7C (NBIFMM::REMOTE_VF_DW31_INST10)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst10 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FA7C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FA7C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST10_REGS_FLR_BME. Read-write. Reset: 1. shadow inst10 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST10_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst10 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST10_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst10 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST10_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst10 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST10_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst10 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST10_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst10 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST10_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst10 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST10_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst10 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB00 (NBIFMM::REMOTE_VF_DW0_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB00; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB00; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF1's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF1_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF1's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF1_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF0's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF0_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF0's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF0_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB04 (NBIFMM::REMOTE_VF_DW1_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB04; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB04; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF3's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF3_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF3's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF3_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF2's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF2_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF2's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF2_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB08 (NBIFMM::REMOTE_VF_DW2_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB08; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB08; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF5's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF5_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF5's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF5_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF4's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF4_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF4's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF4_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB0C (NBIFMM::REMOTE_VF_DW3_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB0C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB0C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF7's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF7_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF7's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF7_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF6's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF6_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF6's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF6_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB10 (NBIFMM::REMOTE_VF_DW4_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB10; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB10; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF9's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF9_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF9's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF9_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF8's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF8_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF8's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF8_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB14 (NBIFMM::REMOTE_VF_DW5_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB14; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB14; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF11's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF11_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF11's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF11_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF10's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF10_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF10's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF10_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB18 (NBIFMM::REMOTE_VF_DW6_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB18; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB18; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF13's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF13_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF13's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF13_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF12's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF12_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF12's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF12_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB1C (NBIFMM::REMOTE_VF_DW7_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB1C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB1C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF15's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF15_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF15's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF15_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF14's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF14_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF14's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF14_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB20 (NBIFMM::REMOTE_VF_DW8_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB20; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB20; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF17's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF17_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF17's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF17_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF16's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF16_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF16's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF16_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB24 (NBIFMM::REMOTE_VF_DW9_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB24; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB24; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF19's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF19_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF19's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF19_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF18's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF18_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF18's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF18_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB28 (NBIFMM::REMOTE_VF_DW10_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB28; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB28; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF21's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF21_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF21's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF21_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF20's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF20_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF20's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF20_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB2C (NBIFMM::REMOTE_VF_DW11_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB2C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB2C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF23's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF23_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF23's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF23_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF22's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF22_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF22's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF22_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB30 (NBIFMM::REMOTE_VF_DW12_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB30; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB30; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF25's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF25_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF25's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF25_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF24's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF24_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF24's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF24_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB34 (NBIFMM::REMOTE_VF_DW13_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB34; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB34; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF27's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF27_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF27's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF27_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF26's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF26_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF26's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF26_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB38 (NBIFMM::REMOTE_VF_DW14_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB38; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB38; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF29's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF29_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF29's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF29_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF28's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF28_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF28's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF28_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB3C (NBIFMM::REMOTE_VF_DW15_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB3C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB3C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB40 (NBIFMM::REMOTE_VF_DW16_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB40; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB40; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF33's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF33_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF33's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF33_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF32's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF32_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF32's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF32_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB44 (NBIFMM::REMOTE_VF_DW17_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB44; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB44; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF35's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF35_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF35's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF35_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF34's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF34_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF34's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF34_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB48 (NBIFMM::REMOTE_VF_DW18_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB48; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB48; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF37's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF37_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF37's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF37_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF36's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF36_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF36's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF36_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB4C (NBIFMM::REMOTE_VF_DW19_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB4C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB4C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB50 (NBIFMM::REMOTE_VF_DW20_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB50; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB50; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF41's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF41_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF41's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF41_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF40's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF40_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF40's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF40_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB54 (NBIFMM::REMOTE_VF_DW21_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB54; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB54; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF43's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF43_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF43's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF43_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF42's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF42_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF42's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF42_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB58 (NBIFMM::REMOTE_VF_DW22_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB58; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB58; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF45's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF45_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF45's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF45_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF44's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF44_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF44's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF44_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB5C (NBIFMM::REMOTE_VF_DW23_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB5C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB5C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF47's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF47_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF47's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF47_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF46's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF46_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF46's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF46_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB60 (NBIFMM::REMOTE_VF_DW24_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB60; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB60; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF49's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF49_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF49's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF49_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF48's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF48_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF48's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF48_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB64 (NBIFMM::REMOTE_VF_DW25_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB64; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB64; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF51's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF51_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF51's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF51_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF50's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF50_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF50's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF50_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB68 (NBIFMM::REMOTE_VF_DW26_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB68; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB68; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF53's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF53_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF53's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF53_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF52's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF52_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF52's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF52_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB6C (NBIFMM::REMOTE_VF_DW27_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB6C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB6C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST11_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST11_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB70 (NBIFMM::REMOTE_VF_DW28_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB70; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB70; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF57's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF57_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF57's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF57_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF56's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF56_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF56's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF56_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB74 (NBIFMM::REMOTE_VF_DW29_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB74; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB74; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF59's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF59_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF59's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF59_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF58's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF58_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF58's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF58_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB78 (NBIFMM::REMOTE_VF_DW30_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB78; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB78; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF61's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF61_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF61's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF61_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF60's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF60_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF60's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF60_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FB7C (NBIFMM::REMOTE_VF_DW31_INST11)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst11 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FB7C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FB7C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF63's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF63_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF63's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF63_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST11_REGS_FLR_BME. Read-write. Reset: 1. shadow inst11 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST11_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst11 NBIF VF62's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF62_INST11_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst11 NBIF VF62's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF62_INST11_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst11 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST11_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst11 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST11_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst11 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST11_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst11 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST11_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst11 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC00 (NBIFMM::REMOTE_VF_DW0_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC00; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC00; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF1's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF1_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF1's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF1_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF0's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF0_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF0's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF0_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC04 (NBIFMM::REMOTE_VF_DW1_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC04; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC04; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF3's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF3_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF3's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF3_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF2's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF2_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF2's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF2_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC08 (NBIFMM::REMOTE_VF_DW2_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC08; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC08; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF5's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF5_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF5's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF5_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF4's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF4_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF4's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF4_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC0C (NBIFMM::REMOTE_VF_DW3_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC0C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC0C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF7's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF7_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF7's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF7_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF6's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF6_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF6's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF6_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC10 (NBIFMM::REMOTE_VF_DW4_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC10; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC10; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF9's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF9_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF9's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF9_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF8's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF8_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF8's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF8_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC14 (NBIFMM::REMOTE_VF_DW5_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC14; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC14; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF11's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF11_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF11's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF11_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF10's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF10_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF10's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF10_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC18 (NBIFMM::REMOTE_VF_DW6_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC18; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC18; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF13's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF13_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF13's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF13_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF12's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF12_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF12's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF12_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC1C (NBIFMM::REMOTE_VF_DW7_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC1C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC1C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF15's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF15_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF15's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF15_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF14's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF14_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF14's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF14_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC20 (NBIFMM::REMOTE_VF_DW8_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC20; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC20; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF17's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF17_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF17's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF17_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF16's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF16_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF16's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF16_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC24 (NBIFMM::REMOTE_VF_DW9_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC24; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC24; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF19's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF19_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF19's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF19_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF18's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF18_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF18's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF18_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC28 (NBIFMM::REMOTE_VF_DW10_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC28; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC28; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF21's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF21_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF21's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF21_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF20's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF20_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF20's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF20_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC2C (NBIFMM::REMOTE_VF_DW11_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC2C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC2C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF23's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF23_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF23's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF23_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF22's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF22_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF22's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF22_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC30 (NBIFMM::REMOTE_VF_DW12_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC30; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC30; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF25's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF25_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF25's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF25_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF24's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF24_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF24's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF24_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC34 (NBIFMM::REMOTE_VF_DW13_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC34; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC34; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF27's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF27_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF27's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF27_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF26's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF26_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF26's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF26_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC38 (NBIFMM::REMOTE_VF_DW14_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC38; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC38; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF29's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF29_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF29's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF29_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF28's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF28_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF28's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF28_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC3C (NBIFMM::REMOTE_VF_DW15_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC3C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC3C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC40 (NBIFMM::REMOTE_VF_DW16_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC40; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC40; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF33's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF33_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF33's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF33_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF32's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF32_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF32's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF32_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC44 (NBIFMM::REMOTE_VF_DW17_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC44; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC44; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF35's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF35_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF35's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF35_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF34's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF34_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF34's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF34_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC48 (NBIFMM::REMOTE_VF_DW18_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC48; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC48; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF37's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF37_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF37's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF37_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF36's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF36_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF36's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF36_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC4C (NBIFMM::REMOTE_VF_DW19_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC4C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC4C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF39's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF39_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF39's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF39_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF38's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF38_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF38's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF38_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC50 (NBIFMM::REMOTE_VF_DW20_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC50; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC50; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF41's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF41_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF41's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF41_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF40's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF40_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF40's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF40_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC54 (NBIFMM::REMOTE_VF_DW21_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC54; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC54; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF43's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF43_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF43's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF43_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF42's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF42_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF42's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF42_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC58 (NBIFMM::REMOTE_VF_DW22_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC58; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC58; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF45's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF45_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF45's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF45_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF44's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF44_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF44's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF44_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC5C (NBIFMM::REMOTE_VF_DW23_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC5C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC5C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF47's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF47_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF47's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF47_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF46's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF46_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF46's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF46_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC60 (NBIFMM::REMOTE_VF_DW24_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC60; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC60; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF49's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF49_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF49's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF49_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF48's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF48_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF48's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF48_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC64 (NBIFMM::REMOTE_VF_DW25_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC64; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC64; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF51's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF51_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF51's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF51_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF50's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF50_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF50's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF50_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC68 (NBIFMM::REMOTE_VF_DW26_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC68; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC68; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF53's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF53_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF53's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF53_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF52's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF52_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF52's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF52_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC6C (NBIFMM::REMOTE_VF_DW27_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC6C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC6C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC70 (NBIFMM::REMOTE_VF_DW28_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC70; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC70; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF57's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF57_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF57's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF57_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF56's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF56_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF56's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF56_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC74 (NBIFMM::REMOTE_VF_DW29_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC74; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC74; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF59's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF59_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF59's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF59_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF58's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF58_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF58's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF58_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC78 (NBIFMM::REMOTE_VF_DW30_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC78; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC78; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF61's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF61_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF61's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF61_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST12_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF60's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF60_INST12_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF60's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF60_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FC7C (NBIFMM::REMOTE_VF_DW31_INST12)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst12 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FC7C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FC7C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST12_REGS_FLR_BME. Read-write. Reset: 1. shadow inst12 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST12_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst12 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST12_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst12 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST12_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst12 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST12_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst12 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST12_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst12 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST12_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst12 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST12_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst12 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD00 (NBIFMM::REMOTE_VF_DW0_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD00; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD00; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF1's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF1_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF1's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF1_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF0's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF0_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF0's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF0_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD04 (NBIFMM::REMOTE_VF_DW1_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD04; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD04; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF3's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF3_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF3's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF3_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF2's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF2_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF2's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF2_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD08 (NBIFMM::REMOTE_VF_DW2_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD08; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD08; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF5's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF5_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF5's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF5_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF4's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF4_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF4's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF4_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD0C (NBIFMM::REMOTE_VF_DW3_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD0C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD0C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF7's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF7_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF7's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF7_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF6's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF6_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF6's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF6_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD10 (NBIFMM::REMOTE_VF_DW4_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD10; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD10; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF9's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF9_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF9's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF9_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF8's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF8_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF8's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF8_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD14 (NBIFMM::REMOTE_VF_DW5_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD14; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD14; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF11's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF11_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF11's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF11_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF10's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF10_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF10's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF10_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD18 (NBIFMM::REMOTE_VF_DW6_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD18; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD18; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF13's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF13_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF13's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF13_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF12's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF12_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF12's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF12_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD1C (NBIFMM::REMOTE_VF_DW7_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD1C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD1C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF15's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF15_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF15's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF15_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF14's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF14_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF14's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF14_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD20 (NBIFMM::REMOTE_VF_DW8_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD20; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD20; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF17's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF17_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF17's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF17_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF16's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF16_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF16's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF16_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD24 (NBIFMM::REMOTE_VF_DW9_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD24; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD24; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF19's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF19_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF19's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF19_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF18's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF18_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF18's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF18_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD28 (NBIFMM::REMOTE_VF_DW10_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD28; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD28; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF21's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF21_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF21's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF21_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF20's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF20_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF20's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF20_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD2C (NBIFMM::REMOTE_VF_DW11_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD2C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD2C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF23's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF23_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF23's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF23_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF22's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF22_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF22's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF22_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD30 (NBIFMM::REMOTE_VF_DW12_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD30; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD30; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF25's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF25_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF25's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF25_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF24's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF24_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF24's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF24_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD34 (NBIFMM::REMOTE_VF_DW13_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD34; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD34; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF27's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF27_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF27's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF27_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF26's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF26_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF26's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF26_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD38 (NBIFMM::REMOTE_VF_DW14_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD38; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD38; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF29's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF29_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF29's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF29_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF28's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF28_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF28's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF28_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD3C (NBIFMM::REMOTE_VF_DW15_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD3C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD3C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF31's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF31_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF31's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF31_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF30's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF30_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF30's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF30_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD40 (NBIFMM::REMOTE_VF_DW16_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD40; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD40; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF33's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF33_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF33's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF33_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF32's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF32_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF32's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF32_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD44 (NBIFMM::REMOTE_VF_DW17_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD44; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD44; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF35's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF35_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF35's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF35_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF34's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF34_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF34's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF34_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD48 (NBIFMM::REMOTE_VF_DW18_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD48; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD48; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF37's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF37_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF37's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF37_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF36's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF36_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF36's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF36_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD4C (NBIFMM::REMOTE_VF_DW19_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD4C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD4C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF39's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF39_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF39's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF39_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF38's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF38_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF38's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF38_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD50 (NBIFMM::REMOTE_VF_DW20_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD50; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD50; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF41's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF41_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF41's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF41_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF40's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF40_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF40's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF40_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD54 (NBIFMM::REMOTE_VF_DW21_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD54; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD54; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF43's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF43_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF43's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF43_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF42's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF42_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF42's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF42_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD58 (NBIFMM::REMOTE_VF_DW22_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD58; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD58; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF45's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF45_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF45's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF45_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF44's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF44_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF44's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF44_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD5C (NBIFMM::REMOTE_VF_DW23_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD5C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD5C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF47's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF47_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF47's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF47_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF46's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF46_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF46's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF46_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD60 (NBIFMM::REMOTE_VF_DW24_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD60; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD60; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF49's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF49_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF49's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF49_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF48's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF48_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF48's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF48_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD64 (NBIFMM::REMOTE_VF_DW25_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD64; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD64; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD68 (NBIFMM::REMOTE_VF_DW26_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD68; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD68; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF53's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF53_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF53's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF53_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF52's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF52_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF52's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF52_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD6C (NBIFMM::REMOTE_VF_DW27_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD6C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD6C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD70 (NBIFMM::REMOTE_VF_DW28_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD70; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD70; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD74 (NBIFMM::REMOTE_VF_DW29_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD74; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD74; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF59's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF59_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF59's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF59_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF58's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF58_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF58's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF58_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD78 (NBIFMM::REMOTE_VF_DW30_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD78; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD78; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF61's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF61_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF61's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF61_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST13_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF60's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF60_INST13_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF60's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF60_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FD7C (NBIFMM::REMOTE_VF_DW31_INST13)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst13 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FD7C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FD7C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST13_REGS_FLR_BME. Read-write. Reset: 1. shadow inst13 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST13_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst13 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST13_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst13 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST13_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst13 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST13_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst13 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST13_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst13 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST13_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst13 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST13_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst13 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE00 (NBIFMM::REMOTE_VF_DW0_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE00; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE00; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF1's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF1_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF1's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF1_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF0's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF0_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF0's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF0_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE04 (NBIFMM::REMOTE_VF_DW1_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE04; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE04; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF3's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF3_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF3's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF3_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF2's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF2_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF2's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF2_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE08 (NBIFMM::REMOTE_VF_DW2_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE08; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE08; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF5's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF5_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF5's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF5_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF4's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF4_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF4's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF4_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE0C (NBIFMM::REMOTE_VF_DW3_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE0C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE0C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF7's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF7_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF7's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF7_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF6's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF6_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF6's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF6_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE10 (NBIFMM::REMOTE_VF_DW4_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE10; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE10; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF9's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF9_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF9's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF9_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF8's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF8_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF8's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF8_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE14 (NBIFMM::REMOTE_VF_DW5_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE14; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE14; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF11's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF11_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF11's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF11_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF10's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF10_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF10's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF10_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE18 (NBIFMM::REMOTE_VF_DW6_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE18; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE18; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF13's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF13_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF13's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF13_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF12's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF12_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF12's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF12_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE1C (NBIFMM::REMOTE_VF_DW7_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE1C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE1C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF15's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF15_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF15's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF15_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF14's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF14_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF14's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF14_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE20 (NBIFMM::REMOTE_VF_DW8_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE20; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE20; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF17's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF17_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF17's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF17_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF16's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF16_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF16's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF16_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE24 (NBIFMM::REMOTE_VF_DW9_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE24; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE24; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF19's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF19_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF19's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF19_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF18's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF18_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF18's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF18_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE28 (NBIFMM::REMOTE_VF_DW10_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE28; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE28; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF21's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF21_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF21's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF21_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF20's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF20_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF20's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF20_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE2C (NBIFMM::REMOTE_VF_DW11_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE2C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE2C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF23's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF23_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF23's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF23_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF22's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF22_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF22's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF22_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE30 (NBIFMM::REMOTE_VF_DW12_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE30; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE30; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF25's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF25_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF25's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF25_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF24's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF24_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF24's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF24_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE34 (NBIFMM::REMOTE_VF_DW13_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE34; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE34; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF27's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF27_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF27's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF27_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF26's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF26_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF26's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF26_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE38 (NBIFMM::REMOTE_VF_DW14_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE38; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE38; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF29's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF29_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF29's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF29_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF28's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF28_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF28's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF28_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE3C (NBIFMM::REMOTE_VF_DW15_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE3C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE3C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF31's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF31_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF31's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF31_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF30's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF30_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF30's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF30_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE40 (NBIFMM::REMOTE_VF_DW16_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE40; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE40; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF33's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF33_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF33's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF33_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF32's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF32_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF32's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF32_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE44 (NBIFMM::REMOTE_VF_DW17_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE44; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE44; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF35's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF35_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF35's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF35_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF34's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF34_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF34's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF34_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE48 (NBIFMM::REMOTE_VF_DW18_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE48; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE48; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF37's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF37_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF37's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF37_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF36's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF36_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF36's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF36_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE4C (NBIFMM::REMOTE_VF_DW19_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE4C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE4C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF39's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF39_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF39's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF39_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF38's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF38_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF38's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF38_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE50 (NBIFMM::REMOTE_VF_DW20_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE50; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE50; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF41's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF41_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF41's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF41_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF40's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF40_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF40's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF40_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE54 (NBIFMM::REMOTE_VF_DW21_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE54; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE54; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF43's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF43_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF43's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF43_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF42's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF42_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF42's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF42_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE58 (NBIFMM::REMOTE_VF_DW22_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE58; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE58; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF45's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF45_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF45's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF45_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF44's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF44_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF44's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF44_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE5C (NBIFMM::REMOTE_VF_DW23_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE5C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE5C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF47's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF47_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF47's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF47_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF46's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF46_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF46's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF46_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE60 (NBIFMM::REMOTE_VF_DW24_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE60; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE60; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF49's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF49_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF49's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF49_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF48's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF48_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF48's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF48_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE64 (NBIFMM::REMOTE_VF_DW25_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE64; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE64; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF51's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF51_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF51's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF51_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF50's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF50_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF50's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF50_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE68 (NBIFMM::REMOTE_VF_DW26_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE68; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE68; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF53's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF53_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF53's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF53_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST14_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF52's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF52_INST14_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF52's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF52_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE6C (NBIFMM::REMOTE_VF_DW27_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE6C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE6C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF55's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF55_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF55's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF55_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF54's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF54_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF54's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF54_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE70 (NBIFMM::REMOTE_VF_DW28_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE70; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE70; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE74 (NBIFMM::REMOTE_VF_DW29_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE74; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE74; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF59's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF59_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF59's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF59_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF58's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF58_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF58's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF58_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE78 (NBIFMM::REMOTE_VF_DW30_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE78; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE78; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF61's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF61_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF61's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF61_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF60's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF60_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF60's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF60_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FE7C (NBIFMM::REMOTE_VF_DW31_INST14)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst14 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FE7C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FE7C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST14_REGS_FLR_BME. Read-write. Reset: 1. shadow inst14 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST14_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst14 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST14_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst14 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST14_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst14 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST14_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst14 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST14_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst14 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST14_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst14 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST14_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst14 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF00 (NBIFMM::REMOTE_VF_DW0_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF00; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF00; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF1_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF1's REGS_FLR_BME.
25:23	REMOTE_VF1_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF1's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF1_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF1's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF1_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF1's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF1_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF1's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF1_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF1's RCC_REGS_MSIX_EN.
17	REMOTE_VF1_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF1's RCC_REGS_MSI_EN.
16	REMOTE_VF1_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF1's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF0_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF0's REGS_FLR_BME.
9:7	REMOTE_VF0_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF0's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF0_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF0's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF0_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF0's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF0_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF0's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF0_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF0's RCC_REGS_MSIX_EN.
1	REMOTE_VF0_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF0's RCC_REGS_MSI_EN.
0	REMOTE_VF0_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF0's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF04 (NBIFMM::REMOTE_VF_DW1_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF04; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF04; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF3_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF3's REGS_FLR_BME.
25:23	REMOTE_VF3_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF3's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF3_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF3's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF3_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF3's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF3_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF3's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF3_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF3's RCC_REGS_MSIX_EN.
17	REMOTE_VF3_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF3's RCC_REGS_MSI_EN.
16	REMOTE_VF3_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF3's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF2_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF2's REGS_FLR_BME.
9:7	REMOTE_VF2_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF2's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF2_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF2's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF2_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF2's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF2_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF2's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF2_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF2's RCC_REGS_MSIX_EN.
1	REMOTE_VF2_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF2's RCC_REGS_MSI_EN.
0	REMOTE_VF2_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF2's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF08 (NBIFMM::REMOTE_VF_DW2_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF08; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF08; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF5_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF5's REGS_FLR_BME.
25:23	REMOTE_VF5_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF5's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF5_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF5's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF5_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF5's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF5_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF5's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF5_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF5's RCC_REGS_MSIX_EN.
17	REMOTE_VF5_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF5's RCC_REGS_MSI_EN.
16	REMOTE_VF5_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF5's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF4_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF4's REGS_FLR_BME.
9:7	REMOTE_VF4_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF4's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF4_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF4's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF4_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF4's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF4_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF4's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF4_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF4's RCC_REGS_MSIX_EN.
1	REMOTE_VF4_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF4's RCC_REGS_MSI_EN.
0	REMOTE_VF4_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF4's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF0C (NBIFMM::REMOTE_VF_DW3_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF0C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF0C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF7_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF7's REGS_FLR_BME.
25:23	REMOTE_VF7_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF7's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF7_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF7's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF7_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF7's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF7_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF7's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF7_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF7's RCC_REGS_MSIX_EN.
17	REMOTE_VF7_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF7's RCC_REGS_MSI_EN.
16	REMOTE_VF7_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF7's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF6_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF6's REGS_FLR_BME.
9:7	REMOTE_VF6_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF6's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF6_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF6's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF6_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF6's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF6_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF6's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF6_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF6's RCC_REGS_MSIX_EN.
1	REMOTE_VF6_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF6's RCC_REGS_MSI_EN.
0	REMOTE_VF6_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF6's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF10 (NBIFMM::REMOTE_VF_DW4_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW4.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF10; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF10; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF9_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF9's REGS_FLR_BME.
25:23	REMOTE_VF9_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF9's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF9_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF9's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF9_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF9's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF9_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF9's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF9_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF9's RCC_REGS_MSIX_EN.
17	REMOTE_VF9_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF9's RCC_REGS_MSI_EN.
16	REMOTE_VF9_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF9's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF8_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF8's REGS_FLR_BME.
9:7	REMOTE_VF8_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF8's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF8_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF8's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF8_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF8's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF8_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF8's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF8_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF8's RCC_REGS_MSIX_EN.
1	REMOTE_VF8_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF8's RCC_REGS_MSI_EN.
0	REMOTE_VF8_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF8's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF14 (NBIFMM::REMOTE_VF_DW5_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW5.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF14; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF14; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF11_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF11's REGS_FLR_BME.
25:23	REMOTE_VF11_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF11's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF11_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF11's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF11_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF11's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF11_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF11's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF11_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF11's RCC_REGS_MSIX_EN.
17	REMOTE_VF11_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF11's RCC_REGS_MSI_EN.
16	REMOTE_VF11_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF11's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF10_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF10's REGS_FLR_BME.
9:7	REMOTE_VF10_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF10's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF10_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF10's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF10_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF10's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF10_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF10's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF10_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF10's RCC_REGS_MSIX_EN.
1	REMOTE_VF10_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF10's RCC_REGS_MSI_EN.
0	REMOTE_VF10_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF10's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF18 (NBIFMM::REMOTE_VF_DW6_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW6.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF18; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF18; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF13_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF13's REGS_FLR_BME.
25:23	REMOTE_VF13_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF13's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF13_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF13's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF13_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF13's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF13_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF13's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF13_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF13's RCC_REGS_MSIX_EN.
17	REMOTE_VF13_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF13's RCC_REGS_MSI_EN.
16	REMOTE_VF13_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF13's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF12_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF12's REGS_FLR_BME.
9:7	REMOTE_VF12_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF12's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF12_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF12's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF12_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF12's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF12_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF12's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF12_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF12's RCC_REGS_MSIX_EN.
1	REMOTE_VF12_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF12's RCC_REGS_MSI_EN.
0	REMOTE_VF12_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF12's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF1C (NBIFMM::REMOTE_VF_DW7_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW7.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF1C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF1C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF15_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF15's REGS_FLR_BME.
25:23	REMOTE_VF15_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF15's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF15_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF15's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF15_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF15's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF15_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF15's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF15_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF15's RCC_REGS_MSIX_EN.
17	REMOTE_VF15_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF15's RCC_REGS_MSI_EN.
16	REMOTE_VF15_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF15's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF14_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF14's REGS_FLR_BME.
9:7	REMOTE_VF14_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF14's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF14_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF14's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF14_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF14's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF14_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF14's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF14_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF14's RCC_REGS_MSIX_EN.
1	REMOTE_VF14_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF14's RCC_REGS_MSI_EN.
0	REMOTE_VF14_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF14's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF20 (NBIFMM::REMOTE_VF_DW8_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW8.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF20; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF20; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF17_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF17's REGS_FLR_BME.
25:23	REMOTE_VF17_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF17's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF17_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF17's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF17_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF17's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF17_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF17's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF17_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF17's RCC_REGS_MSIX_EN.
17	REMOTE_VF17_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF17's RCC_REGS_MSI_EN.
16	REMOTE_VF17_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF17's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF16_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF16's REGS_FLR_BME.
9:7	REMOTE_VF16_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF16's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF16_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF16's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF16_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF16's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF16_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF16's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF16_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF16's RCC_REGS_MSIX_EN.
1	REMOTE_VF16_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF16's RCC_REGS_MSI_EN.
0	REMOTE_VF16_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF16's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF24 (NBIFMM::REMOTE_VF_DW9_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW9.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF24; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF24; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF19_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF19's REGS_FLR_BME.
25:23	REMOTE_VF19_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF19's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF19_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF19's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF19_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF19's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF19_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF19's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF19_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF19's RCC_REGS_MSIX_EN.
17	REMOTE_VF19_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF19's RCC_REGS_MSI_EN.
16	REMOTE_VF19_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF19's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF18_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF18's REGS_FLR_BME.
9:7	REMOTE_VF18_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF18's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF18_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF18's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF18_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF18's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF18_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF18's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF18_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF18's RCC_REGS_MSIX_EN.
1	REMOTE_VF18_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF18's RCC_REGS_MSI_EN.
0	REMOTE_VF18_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF18's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF28 (NBIFMM::REMOTE_VF_DW10_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW10.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF28; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF28; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF21_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF21's REGS_FLR_BME.
25:23	REMOTE_VF21_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF21's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF21_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF21's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF21_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF21's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF21_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF21's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF21_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF21's RCC_REGS_MSIX_EN.
17	REMOTE_VF21_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF21's RCC_REGS_MSI_EN.
16	REMOTE_VF21_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF21's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF20_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF20's REGS_FLR_BME.
9:7	REMOTE_VF20_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF20's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF20_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF20's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF20_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF20's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF20_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF20's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF20_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF20's RCC_REGS_MSIX_EN.
1	REMOTE_VF20_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF20's RCC_REGS_MSI_EN.
0	REMOTE_VF20_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF20's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF2C (NBIFMM::REMOTE_VF_DW11_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW11.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF2C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF2C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF23_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF23's REGS_FLR_BME.
25:23	REMOTE_VF23_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF23's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF23_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF23's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF23_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF23's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF23_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF23's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF23_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF23's RCC_REGS_MSIX_EN.
17	REMOTE_VF23_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF23's RCC_REGS_MSI_EN.
16	REMOTE_VF23_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF23's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF22_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF22's REGS_FLR_BME.
9:7	REMOTE_VF22_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF22's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF22_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF22's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF22_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF22's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF22_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF22's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF22_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF22's RCC_REGS_MSIX_EN.
1	REMOTE_VF22_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF22's RCC_REGS_MSI_EN.
0	REMOTE_VF22_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF22's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF30 (NBIFMM::REMOTE_VF_DW12_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW12.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF30; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF30; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF25_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF25's REGS_FLR_BME.
25:23	REMOTE_VF25_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF25's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF25_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF25's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF25_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF25's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF25_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF25's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF25_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF25's RCC_REGS_MSIX_EN.
17	REMOTE_VF25_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF25's RCC_REGS_MSI_EN.
16	REMOTE_VF25_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF25's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF24_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF24's REGS_FLR_BME.
9:7	REMOTE_VF24_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF24's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF24_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF24's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF24_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF24's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF24_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF24's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF24_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF24's RCC_REGS_MSIX_EN.
1	REMOTE_VF24_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF24's RCC_REGS_MSI_EN.
0	REMOTE_VF24_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF24's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF34 (NBIFMM::REMOTE_VF_DW13_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW13.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF34; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF34; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF27_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF27's REGS_FLR_BME.
25:23	REMOTE_VF27_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF27's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF27_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF27's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF27_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF27's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF27_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF27's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF27_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF27's RCC_REGS_MSIX_EN.
17	REMOTE_VF27_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF27's RCC_REGS_MSI_EN.
16	REMOTE_VF27_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF27's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF26_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF26's REGS_FLR_BME.
9:7	REMOTE_VF26_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF26's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF26_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF26's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF26_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF26's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF26_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF26's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF26_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF26's RCC_REGS_MSIX_EN.
1	REMOTE_VF26_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF26's RCC_REGS_MSI_EN.
0	REMOTE_VF26_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF26's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF38 (NBIFMM::REMOTE_VF_DW14_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW14.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF38; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF38; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF29_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF29's REGS_FLR_BME.
25:23	REMOTE_VF29_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF29's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF29_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF29's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF29_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF29's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF29_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF29's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF29_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF29's RCC_REGS_MSIX_EN.
17	REMOTE_VF29_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF29's RCC_REGS_MSI_EN.
16	REMOTE_VF29_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF29's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF28_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF28's REGS_FLR_BME.
9:7	REMOTE_VF28_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF28's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF28_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF28's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF28_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF28's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF28_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF28's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF28_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF28's RCC_REGS_MSIX_EN.
1	REMOTE_VF28_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF28's RCC_REGS_MSI_EN.
0	REMOTE_VF28_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF28's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF3C (NBIFMM::REMOTE_VF_DW15_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW15.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF3C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF3C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF31_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF31's REGS_FLR_BME.
25:23	REMOTE_VF31_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF31's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF31_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF31's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF31_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF31's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF31_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF31's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF31_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF31's RCC_REGS_MSIX_EN.
17	REMOTE_VF31_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF31's RCC_REGS_MSI_EN.
16	REMOTE_VF31_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF31's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF30_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF30's REGS_FLR_BME.
9:7	REMOTE_VF30_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF30's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF30_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF30's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF30_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF30's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF30_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF30's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF30_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF30's RCC_REGS_MSIX_EN.
1	REMOTE_VF30_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF30's RCC_REGS_MSI_EN.
0	REMOTE_VF30_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF30's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF40 (NBIFMM::REMOTE_VF_DW16_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW16.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF40; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF40; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF33_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF33's REGS_FLR_BME.
25:23	REMOTE_VF33_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF33's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF33_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF33's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF33_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF33's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF33_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF33's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF33_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF33's RCC_REGS_MSIX_EN.
17	REMOTE_VF33_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF33's RCC_REGS_MSI_EN.
16	REMOTE_VF33_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF33's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF32_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF32's REGS_FLR_BME.
9:7	REMOTE_VF32_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF32's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF32_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF32's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF32_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF32's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF32_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF32's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF32_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF32's RCC_REGS_MSIX_EN.
1	REMOTE_VF32_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF32's RCC_REGS_MSI_EN.
0	REMOTE_VF32_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF32's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF44 (NBIFMM::REMOTE_VF_DW17_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW17.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF44; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF44; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF35_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF35's REGS_FLR_BME.
25:23	REMOTE_VF35_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF35's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF35_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF35's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF35_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF35's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF35_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF35's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF35_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF35's RCC_REGS_MSIX_EN.
17	REMOTE_VF35_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF35's RCC_REGS_MSI_EN.
16	REMOTE_VF35_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF35's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF34_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF34's REGS_FLR_BME.
9:7	REMOTE_VF34_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF34's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF34_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF34's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF34_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF34's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF34_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF34's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF34_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF34's RCC_REGS_MSIX_EN.
1	REMOTE_VF34_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF34's RCC_REGS_MSI_EN.
0	REMOTE_VF34_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF34's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF48 (NBIFMM::REMOTE_VF_DW18_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW18.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF48; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF48; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF37_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF37's REGS_FLR_BME.
25:23	REMOTE_VF37_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF37's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF37_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF37's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF37_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF37's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF37_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF37's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF37_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF37's RCC_REGS_MSIX_EN.
17	REMOTE_VF37_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF37's RCC_REGS_MSI_EN.
16	REMOTE_VF37_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF37's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF36_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF36's REGS_FLR_BME.
9:7	REMOTE_VF36_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF36's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF36_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF36's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF36_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF36's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF36_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF36's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF36_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF36's RCC_REGS_MSIX_EN.
1	REMOTE_VF36_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF36's RCC_REGS_MSI_EN.
0	REMOTE_VF36_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF36's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF4C (NBIFMM::REMOTE_VF_DW19_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW19.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF4C; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF4C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF39_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF39's REGS_FLR_BME.
25:23	REMOTE_VF39_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF39's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF39_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF39's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF39_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF39's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF39_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF39's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF39_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF39's RCC_REGS_MSIX_EN.
17	REMOTE_VF39_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF39's RCC_REGS_MSI_EN.
16	REMOTE_VF39_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF39's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF38_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF38's REGS_FLR_BME.
9:7	REMOTE_VF38_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF38's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF38_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF38's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF38_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF38's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF38_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF38's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF38_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF38's RCC_REGS_MSIX_EN.
1	REMOTE_VF38_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF38's RCC_REGS_MSI_EN.
0	REMOTE_VF38_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF38's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF50 (NBIFMM::REMOTE_VF_DW20_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW20.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF50; NBIFMM=0000_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF50; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF41_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF41's REGS_FLR_BME.
25:23	REMOTE_VF41_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF41's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF41_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF41's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF41_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF41's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF41_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF41's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF41_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF41's RCC_REGS_MSIX_EN.
17	REMOTE_VF41_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF41's RCC_REGS_MSI_EN.
16	REMOTE_VF41_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF41's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF40_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF40's REGS_FLR_BME.
9:7	REMOTE_VF40_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF40's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF40_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF40's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF40_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF40's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF40_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF40's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF40_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF40's RCC_REGS_MSIX_EN.
1	REMOTE_VF40_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF40's RCC_REGS_MSI_EN.
0	REMOTE_VF40_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF40's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF54 (NBIFMM::REMOTE_VF_DW21_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW21.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF54; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF54; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF43_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF43's REGS_FLR_BME.
25:23	REMOTE_VF43_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF43's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF43_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF43's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF43_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF43's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF43_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF43's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF43_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF43's RCC_REGS_MSIX_EN.
17	REMOTE_VF43_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF43's RCC_REGS_MSI_EN.
16	REMOTE_VF43_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF43's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF42_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF42's REGS_FLR_BME.
9:7	REMOTE_VF42_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF42's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF42_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF42's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF42_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF42's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF42_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF42's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF42_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF42's RCC_REGS_MSIX_EN.
1	REMOTE_VF42_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF42's RCC_REGS_MSI_EN.
0	REMOTE_VF42_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF42's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF58 (NBIFMM::REMOTE_VF_DW22_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW22.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF58; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF58; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF45_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF45's REGS_FLR_BME.
25:23	REMOTE_VF45_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF45's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF45_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF45's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF45_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF45's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF45_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF45's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF45_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF45's RCC_REGS_MSIX_EN.
17	REMOTE_VF45_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF45's RCC_REGS_MSI_EN.
16	REMOTE_VF45_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF45's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF44_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF44's REGS_FLR_BME.
9:7	REMOTE_VF44_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF44's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF44_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF44's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF44_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF44's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF44_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF44's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF44_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF44's RCC_REGS_MSIX_EN.
1	REMOTE_VF44_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF44's RCC_REGS_MSI_EN.
0	REMOTE_VF44_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF44's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF5C (NBIFMM::REMOTE_VF_DW23_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW23.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF5C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF5C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF47_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF47's REGS_FLR_BME.
25:23	REMOTE_VF47_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF47's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF47_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF47's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF47_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF47's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF47_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF47's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF47_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF47's RCC_REGS_MSIX_EN.
17	REMOTE_VF47_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF47's RCC_REGS_MSI_EN.
16	REMOTE_VF47_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF47's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF46_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF46's REGS_FLR_BME.
9:7	REMOTE_VF46_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF46's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF46_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF46's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF46_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF46's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF46_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF46's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF46_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF46's RCC_REGS_MSIX_EN.
1	REMOTE_VF46_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF46's RCC_REGS_MSI_EN.
0	REMOTE_VF46_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF46's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF60 (NBIFMM::REMOTE_VF_DW24_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW24.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF60; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF60; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF49_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF49's REGS_FLR_BME.
25:23	REMOTE_VF49_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF49's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF49_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF49's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF49_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF49's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF49_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF49's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF49_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF49's RCC_REGS_MSIX_EN.
17	REMOTE_VF49_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF49's RCC_REGS_MSI_EN.
16	REMOTE_VF49_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF49's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF48_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF48's REGS_FLR_BME.
9:7	REMOTE_VF48_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF48's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF48_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF48's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF48_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF48's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF48_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF48's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF48_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF48's RCC_REGS_MSIX_EN.
1	REMOTE_VF48_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF48's RCC_REGS_MSI_EN.
0	REMOTE_VF48_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF48's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF64 (NBIFMM::REMOTE_VF_DW25_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW25.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF64; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF64; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF51_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF51's REGS_FLR_BME.
25:23	REMOTE_VF51_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF51's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF51_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF51's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF51_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF51's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF51_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF51's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF51_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF51's RCC_REGS_MSIX_EN.
17	REMOTE_VF51_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF51's RCC_REGS_MSI_EN.
16	REMOTE_VF51_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF51's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF50_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF50's REGS_FLR_BME.
9:7	REMOTE_VF50_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF50's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF50_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF50's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF50_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF50's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF50_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF50's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF50_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF50's RCC_REGS_MSIX_EN.
1	REMOTE_VF50_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF50's RCC_REGS_MSI_EN.
0	REMOTE_VF50_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF50's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF68 (NBIFMM::REMOTE_VF_DW26_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW26.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF68; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF68; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF53_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF53's REGS_FLR_BME.
25:23	REMOTE_VF53_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF53's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF53_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF53's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF53_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF53's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF53_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF53's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF53_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF53's RCC_REGS_MSIX_EN.
17	REMOTE_VF53_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF53's RCC_REGS_MSI_EN.
16	REMOTE_VF53_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF53's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF52_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF52's REGS_FLR_BME.
9:7	REMOTE_VF52_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF52's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF52_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF52's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF52_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF52's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF52_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF52's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF52_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF52's RCC_REGS_MSIX_EN.
1	REMOTE_VF52_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF52's RCC_REGS_MSI_EN.
0	REMOTE_VF52_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF52's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF6C (NBIFMM::REMOTE_VF_DW27_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW27.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF6C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF6C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF55_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF55's REGS_FLR_BME.
25:23	REMOTE_VF55_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF55's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF55_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF55's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF55_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF55's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF55_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF55's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF55_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF55's RCC_REGS_MSIX_EN.
17	REMOTE_VF55_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF55's RCC_REGS_MSI_EN.
16	REMOTE_VF55_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF55's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF54_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF54's REGS_FLR_BME.
9:7	REMOTE_VF54_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF54's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF54_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF54's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF54_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF54's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF54_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF54's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF54_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF54's RCC_REGS_MSIX_EN.
1	REMOTE_VF54_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF54's RCC_REGS_MSI_EN.
0	REMOTE_VF54_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF54's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF70 (NBIFMM::REMOTE_VF_DW28_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW28.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF70; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF70; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF57_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF57's REGS_FLR_BME.
25:23	REMOTE_VF57_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF57's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF57_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF57's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF57_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF57's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF57_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF57's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF57_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF57's RCC_REGS_MSIX_EN.
17	REMOTE_VF57_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF57's RCC_REGS_MSI_EN.
16	REMOTE_VF57_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF57's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF56_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF56's REGS_FLR_BME.
9:7	REMOTE_VF56_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF56's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF56_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF56's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF56_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF56's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF56_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF56's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF56_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF56's RCC_REGS_MSIX_EN.
1	REMOTE_VF56_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF56's RCC_REGS_MSI_EN.
0	REMOTE_VF56_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF56's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF74 (NBIFMM::REMOTE_VF_DW29_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW29.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF74; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF74; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF59_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF59's REGS_FLR_BME.
25:23	REMOTE_VF59_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF59's RCC_REGS_TPH_REQR_ST_MODE_SEL.
22:21	REMOTE_VF59_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF59's RCC_REGS_TPH_REQR_EN.
20	REMOTE_VF59_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF59's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF59_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF59's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF59_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF59's RCC_REGS_MSIX_EN.
17	REMOTE_VF59_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF59's RCC_REGS_MSI_EN.
16	REMOTE_VF59_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF59's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF58_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF58's REGS_FLR_BME.
9:7	REMOTE_VF58_INST15_RCC_REGS_TPH_REQR_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF58's RCC_REGS_TPH_REQR_ST_MODE_SEL.
6:5	REMOTE_VF58_INST15_RCC_REGS_TPH_REQR_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF58's RCC_REGS_TPH_REQR_EN.
4	REMOTE_VF58_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF58's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF58_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF58's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF58_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF58's RCC_REGS_MSIX_EN.
1	REMOTE_VF58_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF58's RCC_REGS_MSI_EN.
0	REMOTE_VF58_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF58's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF78 (NBIFMM::REMOTE_VF_DW30_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW30.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF78; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF78; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF61_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF61's REGS_FLR_BME.
25:23	REMOTE_VF61_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF61's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF61_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF61's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF61_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF61's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF61_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF61's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF61_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF61's RCC_REGS_MSIX_EN.
17	REMOTE_VF61_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF61's RCC_REGS_MSI_EN.
16	REMOTE_VF61_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF61's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF60_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF60's REGS_FLR_BME.
9:7	REMOTE_VF60_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF60's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF60_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF60's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF60_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF60's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF60_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF60's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF60_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF60's RCC_REGS_MSIX_EN.
1	REMOTE_VF60_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF60's RCC_REGS_MSI_EN.
0	REMOTE_VF60_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF60's RCC_REGS_BUSMASTEREN.

NBIFMMx10[1...4]0FF7C (NBIFMM::REMOTE_VF_DW31_INST15)

Read-write. Reset: 0400_0400h.

shadowed vf bits for inst15 NBIF Register, DW31.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIFMMx10[2:1]0_FF7C; NBIFMM=0000_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIFMMx10[4:3]0_FF7C; NBIFMM=0000_0000h

Bits	Description
31:27	Reserved.
26	REMOTE_VF63_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF63's REGS_FLR_BME.
25:23	REMOTE_VF63_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF63's RCC_REGS_TPH_REQ_ST_MODE_SEL.
22:21	REMOTE_VF63_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF63's RCC_REGS_TPH_REQ_EN.
20	REMOTE_VF63_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF63's REGS_MSI_EXT_MSG_DATA_EN.
19	REMOTE_VF63_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF63's REGS_MSIX_FUNC_MASK.
18	REMOTE_VF63_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF63's RCC_REGS_MSIX_EN.
17	REMOTE_VF63_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF63's RCC_REGS_MSI_EN.
16	REMOTE_VF63_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF63's RCC_REGS_BUSMASTEREN.
15:11	Reserved.
10	REMOTE_VF62_INST15_REGS_FLR_BME. Read-write. Reset: 1. shadow inst15 NBIF VF62's REGS_FLR_BME.
9:7	REMOTE_VF62_INST15_RCC_REGS_TPH_REQ_ST_MODE_SEL. Read-write. Reset: 0h. shadow inst15 NBIF VF62's RCC_REGS_TPH_REQ_ST_MODE_SEL.
6:5	REMOTE_VF62_INST15_RCC_REGS_TPH_REQ_EN. Read-write. Reset: 0h. shadow inst15 NBIF VF62's RCC_REGS_TPH_REQ_EN.
4	REMOTE_VF62_INST15_REGS_MSI_EXT_MSG_DATA_EN. Read-write. Reset: 0. shadow inst15 NBIF VF62's REGS_MSI_EXT_MSG_DATA_EN.
3	REMOTE_VF62_INST15_REGS_MSIX_FUNC_MASK. Read-write. Reset: 0. shadow inst15 NBIF VF62's REGS_MSIX_FUNC_MASK.
2	REMOTE_VF62_INST15_RCC_REGS_MSIX_EN. Read-write. Reset: 0. shadow inst15 NBIF VF62's RCC_REGS_MSIX_EN.
1	REMOTE_VF62_INST15_RCC_REGS_MSI_EN. Read-write. Reset: 0. shadow inst15 NBIF VF62's RCC_REGS_MSI_EN.
0	REMOTE_VF62_INST15_RCC_REGS_BUSMASTEREN. Read-write. Reset: 0. shadow inst15 NBIF VF62's RCC_REGS_BUSMASTEREN.

NBIO0NBIFMISC0x00000000...NBIO1NBIFMISC2x00000000 (NBIFMM::MISC_SCRATCH)

Read-write. Reset: 0000_0000h.

misc scratch register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000000; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000000; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	MISC_SCRATCH0. Read-write. Reset: 0000_0000h. BIF MISC miscellaneous scratch reg0.

NBIO0NBIFMISC0x00000004...NBIO1NBIFMISC2x00000004 (NBIFMM::INTR_LINE_POLARITY)

BIF interrupt line polarity setting.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000004; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000004; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15:8	INTR_LINE_POLARITY_DEV1. each bit per func under port-1. 0: positive interrupt line; 1: negative interrupt line. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
7:0	INTR_LINE_POLARITY_DEV0. Read-write. Reset: 00h. each bit per func under port-0. 0: positive interrupt line; 1: negative interrupt line.

NBIO0NBIFMISC0x00000008...NBIO1NBIFMISC2x00000008 (NBIFMM::INTR_LINE_ENABLE)

BIF interrupt line edge detect enable/disable.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000008; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000008; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15:8	INTR_LINE_ENABLE_DEV1. each bit per func under port-1. 0: disable interrupt line toggle detector for this function; 1: enable interrupt line detector. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
7:0	INTR_LINE_ENABLE_DEV0. Read-write. Reset: 00h. each bit per func under port-0. 0: disable interrupt line toggle detector for this function; 1: enable interrupt line detector.

NBIO0NBIFMISC0x0000000C...NBIO1NBIFMISC2x0000000C (NBIFMM::OUTSTANDING_VC_ALLOC)

Read-write. Reset: 6F06_FFFFh.

BIF DMA outstanding allocation control.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000000C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000000C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:28	HST_OUTSTANDING_THRD . Read-write. Reset: 6h. generate almost_full for host outstanding. all VCs use same value. it cannot set bigger than VC?_ALLOC.
27:26	HST_OUTSTANDING_VC1_ALLOC . Read-write. Reset: 3h. 0: 1 reserved for VC1; 1: 2 reserved for VC1; 2: 4 reserved for VC1; 3: 8 reserved for VC1.
25:24	HST_OUTSTANDING_VC0_ALLOC . Read-write. Reset: 3h. 0: 1 reserved for VC0; 1: 2 reserved for VC0; 2: 4 reserved for VC0; 3: 8 reserved for VC0.
23:20	Reserved.
19:16	DMA_OUTSTANDING_THRD . Read-write. Reset: 6h. generate almost_full for host outstanding. all VCs use same value. it cannot set bigger than VC?_ALLOC.
15:14	DMA_OUTSTANDING_VC7_ALLOC . Read-write. Reset: 3h. 0: 1 reserved for VC7; 1: 2 reserved for VC7; 2: 4 reserved for VC7; 3: 8 reserved for VC7.
13:12	DMA_OUTSTANDING_VC6_ALLOC . Read-write. Reset: 3h. 0: 1 reserved for VC6; 1: 2 reserved for VC6; 2: 4 reserved for VC6; 3: 8 reserved for VC6.
11:10	DMA_OUTSTANDING_VC5_ALLOC . Read-write. Reset: 3h. 0: 1 reserved for VC5; 1: 2 reserved for VC5; 2: 4 reserved for VC5; 3: 8 reserved for VC5.
9:8	DMA_OUTSTANDING_VC4_ALLOC . Read-write. Reset: 3h. 0: 1 reserved for VC4; 1: 2 reserved for VC4; 2: 4 reserved for VC4; 3: 8 reserved for VC4.
7:6	DMA_OUTSTANDING_VC3_ALLOC . Read-write. Reset: 3h. 0: 1 reserved for VC3; 1: 2 reserved for VC3; 2: 4 reserved for VC3; 3: 8 reserved for VC3.
5:4	DMA_OUTSTANDING_VC2_ALLOC . Read-write. Reset: 3h. 0: 1 reserved for VC2; 1: 2 reserved for VC2; 2: 4 reserved for VC2; 3: 8 reserved for VC2.
3:2	DMA_OUTSTANDING_VC1_ALLOC . Read-write. Reset: 3h. 0: 1 reserved for VC1; 1: 2 reserved for VC1; 2: 4 reserved for VC1; 3: 8 reserved for VC1.
1:0	DMA_OUTSTANDING_VC0_ALLOC . Read-write. Reset: 3h. 0: 1 reserved for VC0; 1: 2 reserved for VC0; 2: 4 reserved for VC0; 3: 8 reserved for VC0.

NBIO0NBIFMISC0x00000010...NBIO1NBIFMISC2x00000010 (NBIFMM::BIFC_MISC_CTRL0)

Read-write. Reset: 4A68_0024h.

BIFC miscellaneous control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000010; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000010; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	PCIESWUS_SELECTION . Read-write. Reset: 0. Only used for SWDS in certain variants. 0: select PCIE0.SWUS; 1: select PCIE1.SWUS.
30	HDP_P2P_DIRECT_ADD_ADJUST . Read-write. Reset: 1. 1: change the address decode for hdp p2p write; 0: keep original design
29	DMA_ALL_RST_PROTECT_STS_SEL . Read-write. Reset: 0. 0: slvErr ; 1: DecErr.
28	PME_TURNOFF_MODE . Read-write. Reset: 0. PME_TURNOFF handling depend on FW. 0: bypass; 1: rely on FW.
27	PORT_DSTATE_BYPASS_MODE . Read-write. Reset: 1. 1: bypass FW for port's dstate change. 0: send RSMU interrupt for port's dstate change.
26	DMA_2ND_REQ_DIS . Read-write. Reset: 0. 1: disable 2nd ReqCmd send in the 1st ReqCmd's successive data sending cycle nBIF's DMA path.
25	ATS_MSG_BLOCK_IN_RST . Read-write. Reset: 1. 1: Enable the blocking for ATS message from ATHUB/NTB/MPDMATF_SDP when flr/linkrst in gmi.
24	PCIE_CAPABILITY_PROT_DIS . Read-write. Reset: 0. 1: disable PCIe cfg space access protection for those capability registers not enabled.
23	STFETCH_BLOCK_IN_RST . Read-write. Reset: 0. 1: Enable the blocking and flushing for stfetch trans from MPDMATF when flr/linkrst in gmi.
22	HST_FLUSH_CLR_LOCK_EN . Read-write. Reset: 1. 1: flush can clear the lock status of read-rsp-arbiter, 0: can't clear
21	HST_FLUSH_DEFER_EN . Read-write. Reset: 1. 1: defer flush behavior when there is pending trans in pipeline, 0: not defer
20	RCC_GMI_TD_FORCE_ZERO . Read-write. Reset: 0. 1: force-waive to use zero for TD (ECRC GEN) for all RCC generated requests.
19	DMA_ADDR_KEEP_PH . Read-write. Reset: 1. 1: force-waive to keep lowest addr[1:0] (PH) for DMA requests. 0: only maintain for Translation Request (NW bit).
18	DMA_FORCE_VF_AS_PF_SRIOVEN_LOW . Read-write. Reset: 0. 1: force-waive VF DMA request as PF when SRIOV_EN=0;
17	DMA_ATOMIC_FAILED_STS_SEL . Read-write. Reset: 0. 0: slvErr ; 1: DecErr.
16	DMA_ATOMIC_LENGTH_CHK_DIS . Read-write. Reset: 0. 1: disable atomic trans vector length/addr check in DMA direction.
15	HRP_CHAIN_DISABLE . Read-write. Reset: 0. 1: lock host arbiter if trans' Reqchain==1.
14	HST_ARB_CHAIN_LOCK_NP . Read-write. Reset: 0. 1: lock host arbiter if trans' Reqchain==1.
13	GSI_SET_PRECEEDINGWR_DIS . Read-write. Reset: 0. 0=Enable. 1=Disable. Disable setting rd_req_state_preceedingWrPresent to 1.
12	GSI_RD_SPLIT_STALL_NPWR_DIS . Read-write. Reset: 0. 0=Enable. 1=Disable. When read is in the process of splitting, 0 -- np-write will be stalled, 1 -- np-write will not be stalled.
11	GSI_RD_SPLIT_STALL_FLUSH_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. When read is in the process of splitting, 0 -- incoming flush will not be stalled, 1 -- incoming flush will be stalled.
10	GSI_SST_ARB_CHAIN_LOCK . Read-write. Reset: 0. 1: lock gsi's sst arbiter if trans' Reqchain==1.
9	HST_ARB_CHAIN_LOCK_P . Read-write. Reset: 0. 1: lock host arbiter if trans' Reqchain==1.
8	DMA_CHAIN_BREAK_IN_RCMODE . Read-write. Reset: 0. 1: break chain based on PCIe MPS in RC mode; 0: don't affect original chain.
7:4	DMA_VC4_NON_DVM_STS . Read-write. Reset: 2h. Select RspStatus returned when detecting transaction other DVMOpReq/DVMSyncReq received on VC-4.

3	Reserved.
2:1	VWIRE_SRC_UNITID_CHECK_EN . Read-write. Reset: 2h. 0: ignore target unitID check. 1: check source unitID be PCIE ports and ntb-alias. 2: only PCIE port-0 and ntb-alias unitID. 3: reserved.
0	VWIRE_TARG_UNITID_CHECK_EN . Read-write. Reset: 0. 1: check unitID field in virtual wire trans' address. 0: ignore target unitID check. swus to nbif is always p2p smn vwire, so should always be 0 with no unitid check

NBIO0NBIFMISC0x00000014...NBIO1NBIFMISC2x00000014 (NBIFMM::BIFC_MISC_CTRL1)

Read-write. Reset: 8090_8C04h.

BIFC miscellaneous control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000014; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000014; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:30	GMI_MSG_BLOCKLVL_SEL. Read-write. Reset: 2h. ReqBlockLevel setting for MSG sent from GMI.
29	GMI_CPLBUF_EN. Read-write. Reset: 0. 1: enable GMI's cpl buffer. only valid when cplbuf present.
28	GMI_FORCE_NOT_SEND_NON_BASEVC_RSPCREDIT. Read-write. Reset: 0. 1: force-waive not send NON-Base VCs (P/NP) WRRSP/RDRSP credits to upstream components.
27	GMI_WRSIZEDFL_REQATTR_MASK. Read-write. Reset: 0. 1: force-waive to clear ReqAttr for WrSizedFull
26	GMI_WRSIZED_REQATTR_MASK. Read-write. Reset: 0. 1: force-waive to clear ReqAttr for WrSized
25	GMI_RDSIZEDDW_REQATTR_MASK. Read-write. Reset: 0. 1: force-waive to clear ReqAttr for RdSizedDW
24	GMI_RDSIZED_REQATTR_MASK. Read-write. Reset: 0. 1: force-waive to clear ReqAttr for RdSized
23	GMI_ATOMIC_POISON_FOR_AERLOG. Read-write. Reset: 1. 1: log poisoned atomic request all the time; 0: log poisoned atomic request when request transfer to RC.
22	DMAWRREQ_HSTWRRSP_ORDER_FORCE_VALUE. Read-write. Reset: 0. 1: force-waive do check for all; 0: force-waive not do check for all.
21	DMAWRREQ_HSTWRRSP_ORDER_FORCE. Read-write. Reset: 0. force-waive to do order check for all DMAWr v.s VC0 HostWrRsp. 1: take FORCE_VALUE to do force-waive check (1) or not check(0)
20	GSI_SDP_RDRSP_DATA_FORCE0_FOR_ERROR. Read-write. Reset: 1. 1: force-waive to override rdata to all-0 for all rdrsp from downstream SDP rdrsp channel. ignored if GSI_SDP_RDRSP_DATA_FORCE1_FOR_ERROR==1.
19	GMI_BIH_EP_BME_DROP_DIS. Read-write. Reset: 0. 1: force-waive to disable GMI's endpoint bme check for BIH.
18	GMI_BIH_DN_BME_DROP_DIS. Read-write. Reset: 0. 1: force-waive to disable GMI's downstream port's bme check for BIH.
17	GMI_RCC_EP_BME_DROP_DIS. Read-write. Reset: 0. 1: force-waive to disable GMI's endpoint bme check for RCC
16	GMI_RCC_DN_BME_DROP_DIS. Read-write. Reset: 0. 1: force-waive to disable GMI's downstream port's bme check for RCC
15	UPS_SDP_RDY_TIE1. Read-write. Reset: 1. 1: force-waive all nBIF to upstream component's SDP *Rdy to 1.
14	DMAWRREQ_HSTRDRSP_ORDER_FORCE_VALUE. Read-write. Reset: 0. 1: force-waive do check for all; 0: force-waive not do check for all.
13	DMAWRREQ_HSTRDRSP_ORDER_FORCE. Read-write. Reset: 0. force-waive to do order check for all DMAWr v.s HostRdRsp. 1: take FORCE_VALUE to do force-waive check (1) or not check(0)
12	DROP_OTHER_HT_ADDR_REQ. Read-write. Reset: 0. drop DMA sdp req if address hit HT address range, but not io/cfg/msg.
11:10	HST_UNSUPPORT_SDPCMD_DATASTS. Read-write. Reset: 3h. sdp datastatus bits for unsupported SDP cmd need dataRsp. 0: NODATA ; 1: DATAERR ; 2: RETRANSMIT ; 3: VALID
9:8	HST_UNSUPPORT_SDPCMD_STS. Read-write. Reset: 0h. 0: SC; 1: UR; 2: CA; 3: reserved.
7	GMI_ATOMIC_POISON_DROP. Read-write. Reset: 0. 1: drop poisoned atomic request; 0: forward upstream.
6	GSI_RDWR_BALANCE_DIS. Read-write. Reset: 0. 1: disable GSI's read/write bandwidth balance, keep legacy wr always pass rd; 0: read/write request balanced.
5	GSI_SDP_RDRSP_DATA_FORCE1_FOR_ERROR. Read-write. Reset: 0. 1: force-waive to override rdata to all-1 for all rdrsp from downstream SDP rdrsp channel.
4	GSI_SMN_WORST_ERR_STSTATUS. Read-write. Reset: 0. 0: CA; 1: UR.

3	DMA_RSP_POISON_CPLD_REPORT . Read-write. Reset: 0. 1: report poisoned CPLD in DMA response path; 0: don't report it.
2	DMA_REQ_ACSVIO_REPORT . Read-write. Reset: 1. 1: report ACS violation in DMA request path; 0: don't report it.
1	DMA_REQ_POISON_REPORT . Read-write. Reset: 0. 1: report poisoned in DMA request path; 0: don't report it.
0	THT_HST_CPLD_POISON_REPORT . Read-write. Reset: 0. 1: report poisoned response for downstream port as passing; 0: don't report it.

NBIO0NBIFMISC0x00000018...NBIO1NBIFMISC2x00000018 (NBIFMM::BIFC_BME_ERR_LOG)

BIFC miscellaneous control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000018; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000018; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:26	Reserved.
25	CLEAR_DMA_ON_BME_LOW_DEV1_F1. Write 1 to clear DMA_ON_BME_LOW_F1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
24	CLEAR_DMA_ON_BME_LOW_DEV1_F0. Write 1 to clear DMA_ON_BME_LOW_F0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
23	CLEAR_DMA_ON_BME_LOW_DEV0_F7. Write 1 to clear DMA_ON_BME_LOW_F7. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
22	CLEAR_DMA_ON_BME_LOW_DEV0_F6. Write 1 to clear DMA_ON_BME_LOW_F6. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
21	CLEAR_DMA_ON_BME_LOW_DEV0_F5. Write 1 to clear DMA_ON_BME_LOW_F5. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
20	CLEAR_DMA_ON_BME_LOW_DEV0_F4. Write 1 to clear DMA_ON_BME_LOW_F4. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
19	CLEAR_DMA_ON_BME_LOW_DEV0_F3. Write 1 to clear DMA_ON_BME_LOW_F3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Write-only AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved
18	CLEAR_DMA_ON_BME_LOW_DEV0_F2. Write-only. Write 1 to clear DMA_ON_BME_LOW_F2.
17	CLEAR_DMA_ON_BME_LOW_DEV0_F1. Write-only. Write 1 to clear DMA_ON_BME_LOW_F1.
16	CLEAR_DMA_ON_BME_LOW_DEV0_F0. Write-only. Write 1 to clear DMA_ON_BME_LOW_F0.
15:10	Reserved.
9	DMA_ON_BME_LOW_DEV1_F1. 1: this function has DMA dropped when its BME==0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	DMA_ON_BME_LOW_DEV1_F0. 1: this function has DMA dropped when its BME==0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	DMA_ON_BME_LOW_DEV0_F7. 1: this function has DMA dropped when its BME==0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
6	DMA_ON_BME_LOW_DEV0_F6. 1: this function has DMA dropped when its BME==0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	DMA_ON_BME_LOW_DEV0_F5. 1: this function has DMA dropped when its BME==0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
4	DMA_ON_BME_LOW_DEV0_F4. 1: this function has DMA dropped when its BME==0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	DMA_ON_BME_LOW_DEV0_F3. 1: this function has DMA dropped when its BME==0. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-only

	AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
2	DMA_ON_BME_LOW_DEV0_F2. Read-only. Reset: 0. 1: this function has DMA dropped when its BME==0.
1	DMA_ON_BME_LOW_DEV0_F1. Read-only. Reset: 0. 1: this function has DMA dropped when its BME==0.
0	DMA_ON_BME_LOW_DEV0_F0. Read-only. Reset: 0. 1: this function has DMA dropped when its BME==0.

NBIO0NBIFMISC0x0000001C...NBIO1NBIFMISC2x0000001C (NBIFMM::BIFC_LC_TIMER_CTRL)

Read-write. Reset: 0000_0000h.

BIFC miscellaneous control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000001C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000001C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	L1_EXIT_TIMER_SCALE. Read-write. Reset: 0000h. timer scale for L1 exit timer. 0 means 1 time
15:0	ASPM_IDLE_TIMER_SCALE. Read-write. Reset: 0000h. timer scale for aspm idle timer. 0 means 1 time

NBIO0NBIFMISC0x00000020...NBIO1NBIFMISC2x00000020 (NBIFMM::BIFC_RCCBIH_BME_ERR_LOG0)

BIFC miscellaneous control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000020; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000020; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:26	Reserved.
25	CLEAR_RCCBIH_ON_BME_LOW_DEV1_F1. Write 1 to clear RCCBIH_ON_BME_LOW_DEV1_F1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
24	CLEAR_RCCBIH_ON_BME_LOW_DEV1_F0. Write 1 to clear RCCBIH_ON_BME_LOW_DEV1_F0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
23	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F7. Write 1 to clear RCCBIH_ON_BME_LOW_DEV0_F7. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
22	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F6. Write 1 to clear RCCBIH_ON_BME_LOW_DEV0_F6. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
21	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F5. Write 1 to clear RCCBIH_ON_BME_LOW_DEV0_F5. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
20	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F4. Write 1 to clear RCCBIH_ON_BME_LOW_DEV0_F4. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
19	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F3. Write 1 to clear RCCBIH_ON_BME_LOW_DEV0_F3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Write-only AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved
18	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F2. Write-only. Write 1 to clear RCCBIH_ON_BME_LOW_DEV0_F2.
17	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F1. Write-only. Write 1 to clear RCCBIH_ON_BME_LOW_DEV0_F1.
16	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F0. Write-only. Write 1 to clear RCCBIH_ON_BME_LOW_DEV0_F0.
15:10	Reserved.
9	RCCBIH_ON_BME_LOW_DEV1_F1. 1: this function (of dev1) has DMA dropped from RCC/BIH when its BME==0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	RCCBIH_ON_BME_LOW_DEV1_F0. 1: this function (of dev1) has DMA dropped from RCC/BIH when its BME==0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	RCCBIH_ON_BME_LOW_DEV0_F7. 1: this function (of dev0) has DMA dropped from RCC/BIH when its BME==0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
6	RCCBIH_ON_BME_LOW_DEV0_F6. 1: this function (of dev0) has DMA dropped from RCC/BIH when its BME==0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	RCCBIH_ON_BME_LOW_DEV0_F5. 1: this function (of dev0) has DMA dropped from RCC/BIH when its BME==0.

	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
4	RCCBIH_ON_BME_LOW_DEV0_F4. 1: this function (of dev0) has DMA dropped from RCC/BIH when its BME==0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	RCCBIH_ON_BME_LOW_DEV0_F3. 1: this function (of dev0) has DMA dropped from RCC/BIH when its BME==0. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-only AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
2	RCCBIH_ON_BME_LOW_DEV0_F2. Read-only. Reset: 0. 1: this function (of dev0) has DMA dropped from RCC/BIH when its BME==0.
1	RCCBIH_ON_BME_LOW_DEV0_F1. Read-only. Reset: 0. 1: this function (of dev0) has DMA dropped from RCC/BIH when its BME==0.
0	RCCBIH_ON_BME_LOW_DEV0_F0. Read-only. Reset: 0. 1: this function (of dev0) has DMA dropped from RCC/BIH when its BME==0.

**NBIO0NBIFMISC0x00000028...NBIO1NBIFMISC2x00000028
(NBIFMM::BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1)**

Read-write. Reset: 8010_8010h.

BIFC DMA Attribute override registers for func0 & func1

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000028; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000028; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:30	BLKLVL_FOR_NONIDO_DEV0_F1. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
29:28	TX_SNR_OVERRIDE_NP_DEV0_F1. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
27:26	TX_SNR_OVERRIDE_P_DEV0_F1. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit
25:24	TX_RO_OVERRIDE_NP_DEV0_F1. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
23:22	TX_RO_OVERRIDE_P_DEV0_F1. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
21:20	BLKLVL_FOR_IDO_DEV0_F1. Read-write. Reset: 1h. ReqBlockLevel setting for transaction with ultimate IDO=1.
19:18	TX_IDO_OVERRIDE_NP_DEV0_F1. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
17:16	TX_IDO_OVERRIDE_P_DEV0_F1. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
15:14	BLKLVL_FOR_NONIDO_DEV0_F0. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
13:12	TX_SNR_OVERRIDE_NP_DEV0_F0. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
11:10	TX_SNR_OVERRIDE_P_DEV0_F0. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
9:8	TX_RO_OVERRIDE_NP_DEV0_F0. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit

7:6	TX_RO_OVERRIDE_P_DEV0_F0. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
5:4	BLKLVL_FOR_IDO_DEV0_F0. Read-write. Reset: 1h. ReqBlockLevel setting for transaction with ultimate IDO=1.
3:2	TX_IDO_OVERRIDE_NP_DEV0_F0. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
1:0	TX_IDO_OVERRIDE_P_DEV0_F0. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit

**NBIO0NBIFMISC0x0000002C...NBIO1NBIFMISC2x0000002C
(NBIFMM::BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3)**

Read-write. Reset: 8010_8010h.

BIFC DMA Attribute override registers for func2 & func3

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000002C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000002C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:30	BLKLVL_FOR_NONIDO_DEV0_F3. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
29:28	TX_SNR_OVERRIDE_NP_DEV0_F3. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
27:26	TX_SNR_OVERRIDE_P_DEV0_F3. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit
25:24	TX_RO_OVERRIDE_NP_DEV0_F3. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
23:22	TX_RO_OVERRIDE_P_DEV0_F3. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
21:20	BLKLVL_FOR_IDO_DEV0_F3. Read-write. Reset: 1h. ReqBlockLevel setting for transaction with ultimate IDO=1.
19:18	TX_IDO_OVERRIDE_NP_DEV0_F3. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
17:16	TX_IDO_OVERRIDE_P_DEV0_F3. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
15:14	BLKLVL_FOR_NONIDO_DEV0_F2. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
13:12	TX_SNR_OVERRIDE_NP_DEV0_F2. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
11:10	TX_SNR_OVERRIDE_P_DEV0_F2. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
9:8	TX_RO_OVERRIDE_NP_DEV0_F2. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit

7:6	TX_RO_OVERRIDE_P_DEV0_F2. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
5:4	BLKLVL_FOR_IDO_DEV0_F2. Read-write. Reset: 1h. ReqBlockLevel setting for transaction with ultimate IDO=1.
3:2	TX_IDO_OVERRIDE_NP_DEV0_F2. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
1:0	TX_IDO_OVERRIDE_P_DEV0_F2. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit

**NBIO0NBIFMISC0x00000030...NBIO1NBIFMISC2x00000030
(NBIFMM::BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5)**

Read-write. Reset: 8010_8010h.

BIFC DMA Attribute override registers for func4 & func5

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000030; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000030; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:30	BLKLVL_FOR_NONIDO_DEV0_F5. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
29:28	TX_SNR_OVERRIDE_NP_DEV0_F5. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
27:26	TX_SNR_OVERRIDE_P_DEV0_F5. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit
25:24	TX_RO_OVERRIDE_NP_DEV0_F5. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
23:22	TX_RO_OVERRIDE_P_DEV0_F5. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
21:20	BLKLVL_FOR_IDO_DEV0_F5. Read-write. Reset: 1h. ReqBlockLevel setting for transaction with ultimate IDO=1.
19:18	TX_IDO_OVERRIDE_NP_DEV0_F5. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
17:16	TX_IDO_OVERRIDE_P_DEV0_F5. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
15:14	BLKLVL_FOR_NONIDO_DEV0_F4. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
13:12	TX_SNR_OVERRIDE_NP_DEV0_F4. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
11:10	TX_SNR_OVERRIDE_P_DEV0_F4. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
9:8	TX_RO_OVERRIDE_NP_DEV0_F4. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit

7:6	TX_RO_OVERRIDE_P_DEV0_F4. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
5:4	BLKLVL_FOR_IDO_DEV0_F4. Read-write. Reset: 1h. ReqBlockLevel setting for transaction with ultimate IDO=1.
3:2	TX_IDO_OVERRIDE_NP_DEV0_F4. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
1:0	TX_IDO_OVERRIDE_P_DEV0_F4. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit

**NBIO0NBIFMISC0x00000034...NBIO1NBIFMISC2x00000034
(NBIFMM::BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7)**

Read-write. Reset: 8010_8010h.

BIFC DMA Attribute override registers for func6 & func7

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000034; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000034; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:30	BLKLVL_FOR_NONIDO_DEV0_F7. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
29:28	TX_SNR_OVERRIDE_NP_DEV0_F7. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
27:26	TX_SNR_OVERRIDE_P_DEV0_F7. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit
25:24	TX_RO_OVERRIDE_NP_DEV0_F7. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
23:22	TX_RO_OVERRIDE_P_DEV0_F7. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
21:20	BLKLVL_FOR_IDO_DEV0_F7. Read-write. Reset: 1h. ReqBlockLevel setting for transaction with ultimate IDO=1.
19:18	TX_IDO_OVERRIDE_NP_DEV0_F7. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
17:16	TX_IDO_OVERRIDE_P_DEV0_F7. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
15:14	BLKLVL_FOR_NONIDO_DEV0_F6. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
13:12	TX_SNR_OVERRIDE_NP_DEV0_F6. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
11:10	TX_SNR_OVERRIDE_P_DEV0_F6. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
9:8	TX_RO_OVERRIDE_NP_DEV0_F6. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit

7:6	TX_RO_OVERRIDE_P_DEV0_F6. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
5:4	BLKLVL_FOR_IDO_DEV0_F6. Read-write. Reset: 1h. ReqBlockLevel setting for transaction with ultimate IDO=1.
3:2	TX_IDO_OVERRIDE_NP_DEV0_F6. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
1:0	TX_IDO_OVERRIDE_P_DEV0_F6. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit

NBIO[0...1]NBIFMISC0x00000038 (NBIFMM::BIFC_DMA_ATTR_OVERRIDE_DEV1_F0_F1)

Read-write. Reset: 8010_8010h.

BIFC DMA Attribute override registers for func0 & func1

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000038; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:30	BLKLVL_FOR_NONIDO_DEV1_F1. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
29:28	TX_SNR_OVERRIDE_NP_DEV1_F1. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
27:26	TX_SNR_OVERRIDE_P_DEV1_F1. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit
25:24	TX_RO_OVERRIDE_NP_DEV1_F1. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
23:22	TX_RO_OVERRIDE_P_DEV1_F1. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
21:20	BLKLVL_FOR_IDO_DEV1_F1. Read-write. Reset: 1h. ReqBlockLevel setting for transaction with ultimate IDO=1.
19:18	TX_IDO_OVERRIDE_NP_DEV1_F1. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
17:16	TX_IDO_OVERRIDE_P_DEV1_F1. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
15:14	BLKLVL_FOR_NONIDO_DEV1_F0. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
13:12	TX_SNR_OVERRIDE_NP_DEV1_F0. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
11:10	TX_SNR_OVERRIDE_P_DEV1_F0. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
9:8	TX_RO_OVERRIDE_NP_DEV1_F0. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
7:6	TX_RO_OVERRIDE_P_DEV1_F0. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit

5:4	BLKVLV_FOR_IDO_DEV1_F0 . Read-write. Reset: 1h. ReqBlockLevel setting for transation with ultimate IDO=1.
3:2	TX_IDO_OVERRIDE_NP_DEV1_F0 . Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
1:0	TX_IDO_OVERRIDE_P_DEV1_F0 . Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit

NBIO[0...1]NBIFMISC0x0000003C (NBIFMM::BIFC_DMA_ATTR_OVERRIDE_DEV1_F2_F3)

Read-write. Reset: 8010_8010h.

BIFC DMA Attribute override registers for func2 & func3

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x0000003C; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:30	BLKLVL_FOR_NONIDO_DEV1_F3. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
29:28	TX_SNR_OVERRIDE_NP_DEV1_F3. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
27:26	TX_SNR_OVERRIDE_P_DEV1_F3. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit
25:24	TX_RO_OVERRIDE_NP_DEV1_F3. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
23:22	TX_RO_OVERRIDE_P_DEV1_F3. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
21:20	BLKLVL_FOR_IDO_DEV1_F3. Read-write. Reset: 1h. ReqBlockLevel setting for transaction with ultimate IDO=1.
19:18	TX_IDO_OVERRIDE_NP_DEV1_F3. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
17:16	TX_IDO_OVERRIDE_P_DEV1_F3. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
15:14	BLKLVL_FOR_NONIDO_DEV1_F2. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
13:12	TX_SNR_OVERRIDE_NP_DEV1_F2. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
11:10	TX_SNR_OVERRIDE_P_DEV1_F2. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
9:8	TX_RO_OVERRIDE_NP_DEV1_F2. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
7:6	TX_RO_OVERRIDE_P_DEV1_F2. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit

5:4	BLKLVL_FOR_IDO_DEV1_F2. Read-write. Reset: 1h. ReqBlockLevel setting for transation with ultimate IDO=1.
3:2	TX_IDO_OVERRIDE_NP_DEV1_F2. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
1:0	TX_IDO_OVERRIDE_P_DEV1_F2. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit

NBIO[0...1]NBIFMISC0x00000040 (NBIFMM::BIFC_DMA_ATTR_OVERRIDE_DEV1_F4_F5)

Read-write. Reset: 8010_8010h.

BIFC DMA Attribute override registers for func4 & func5

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000040; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:30	BLKLVL_FOR_NONIDO_DEV1_F5. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
29:28	TX_SNR_OVERRIDE_NP_DEV1_F5. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
27:26	TX_SNR_OVERRIDE_P_DEV1_F5. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit
25:24	TX_RO_OVERRIDE_NP_DEV1_F5. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
23:22	TX_RO_OVERRIDE_P_DEV1_F5. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
21:20	BLKLVL_FOR_IDO_DEV1_F5. Read-write. Reset: 1h. ReqBlockLevel setting for transaction with ultimate IDO=1.
19:18	TX_IDO_OVERRIDE_NP_DEV1_F5. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
17:16	TX_IDO_OVERRIDE_P_DEV1_F5. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
15:14	BLKLVL_FOR_NONIDO_DEV1_F4. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
13:12	TX_SNR_OVERRIDE_NP_DEV1_F4. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
11:10	TX_SNR_OVERRIDE_P_DEV1_F4. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
9:8	TX_RO_OVERRIDE_NP_DEV1_F4. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
7:6	TX_RO_OVERRIDE_P_DEV1_F4. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit

5:4	BLKLVL_FOR_IDO_DEV1_F4. Read-write. Reset: 1h. ReqBlockLevel setting for transation with ultimate IDO=1.
3:2	TX_IDO_OVERRIDE_NP_DEV1_F4. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
1:0	TX_IDO_OVERRIDE_P_DEV1_F4. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit

NBIO[0...1]NBIFMISC0x00000044 (NBIFMM::BIFC_DMA_ATTR_OVERRIDE_DEV1_F6_F7)

Read-write. Reset: 8010_8010h.

BIFC DMA Attribute override registers for func6 & func7

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000044; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:30	BLKLVL_FOR_NONIDO_DEV1_F7. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
29:28	TX_SNR_OVERRIDE_NP_DEV1_F7. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
27:26	TX_SNR_OVERRIDE_P_DEV1_F7. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit
25:24	TX_RO_OVERRIDE_NP_DEV1_F7. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
23:22	TX_RO_OVERRIDE_P_DEV1_F7. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
21:20	BLKLVL_FOR_IDO_DEV1_F7. Read-write. Reset: 1h. ReqBlockLevel setting for transaction with ultimate IDO=1.
19:18	TX_IDO_OVERRIDE_NP_DEV1_F7. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
17:16	TX_IDO_OVERRIDE_P_DEV1_F7. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
15:14	BLKLVL_FOR_NONIDO_DEV1_F6. Read-write. Reset: 2h. ReqBlockLevel setting for transaction with ultimate IDO=0.
13:12	TX_SNR_OVERRIDE_NP_DEV1_F6. Read-write. Reset: 0h. MEM_RD: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.NO_SNOOP_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
11:10	TX_SNR_OVERRIDE_P_DEV1_F6. Read-write. Reset: 0h. MEM_WR: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1 - force-waive set SNR-bit, 2 - force-waive clear SNR-bit, 3 - set SNR-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass SNR-bit from I/F when DEVICE_CNTL.NO_SNOOP_EN==1, 1,2,3 - force-waive clear SNR-bit.
9:8	TX_RO_OVERRIDE_NP_DEV1_F6. Read-write. Reset: 0h. MEM_RD: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.RELAXED_ORD_EN==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit
7:6	TX_RO_OVERRIDE_P_DEV1_F6. Read-write. Reset: 0h. MEM_WR: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1 - force-waive set RO-bit, 2 - force-waive clear RO-bit, 3 - set RO-bit when DEVICE_CNTL.IDO_REQUEST_ENABLE==1; MSG: 0 - pass RO-bit from I/F when DEVICE_CNTL.RELAXED_ORD_EN==1, 1,2,3 - force-waive clear RO-bit

5:4	BLKLVL_FOR_IDO_DEV1_F6. Read-write. Reset: 1h. ReqBlockLevel setting for transation with ultimate IDO=1.
3:2	TX_IDO_OVERRIDE_NP_DEV1_F6. Read-write. Reset: 0h. MEM_RD: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; IO and CFG: always force-waive clear; OTHER NP TLPs: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit
1:0	TX_IDO_OVERRIDE_P_DEV1_F6. Read-write. Reset: 0h. MEM_WR: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1 - force-waive set IDO-bit, 2 - force-waive clear IDO-bit, 3 - set IDO-bit when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1; MSG: 0 - pass IDO-bit from I/F when DEVICE_CNTL2.IDO_REQUEST_ENABLE==1, 1,2,3 - force-waive clear IDO-bit

NBIO0NBIFMISC0x00000068...NBIO1NBIFMISC2x00000068 (NBIFMM::BIFC_DMA_ATTR_CNTL2_DEV0)

Read-write. Reset: 0000_0000h.

BIFC DMA Attribute Control2 register for DEV0.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000068; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000068; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:29	Reserved.
28	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F7. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV0 F7.
27:25	Reserved.
24	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F6. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV0 F6.
23:21	Reserved.
20	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F5. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV0 F5.
19:17	Reserved.
16	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F4. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV0 F4.
15:13	Reserved.
12	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F3. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV0 F3.
11:9	Reserved.
8	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F2. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV0 F2.
7:5	Reserved.
4	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F1. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV0 F1.
3:1	Reserved.
0	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F0. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV0 F0.

NBIO[0...1]NBIFMISC0x0000006C (NBIFMM::BIFC_DMA_ATTR_CNTL2_DEV1)

Read-write. Reset: 0000_0000h.

BIFC DMA Attribute Control2 register for DEV1.

_inst[NBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x0000006C; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:29	Reserved.
28	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F7. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV1 F7.
27:25	Reserved.
24	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F6. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV1 F6.
23:21	Reserved.
20	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F5. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV1 F5.
19:17	Reserved.
16	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F4. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV1 F4.
15:13	Reserved.
12	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F3. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV1 F3.
11:9	Reserved.
8	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F2. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV1 F2.
7:5	Reserved.
4	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F1. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV1 F1.
3:1	Reserved.
0	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F0. Read-write. Reset: 0. Bypass PCIE IDO control for ReqBlockLevel setting (directly from SDP port or A2S contorl) for DEV1 F0.

**NBIO0NBIFMISC0x00000080...NBIO1NBIFMISC2x00000080
(NBIFMM::NTB_ROM_APER_ACCESS_CTRL)**

Read-write. Reset: 0000_0001h.

control the response behavior of rom aper

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000080; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000080; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:1	Reserved.
0	NTB_ROM_APER_ACCESS_UR_EN. Read-write. Reset: 1. 1: return UR when write access to rom aper of NTB.0: pass to NTB

**NBIO0NBIFMISC0x00000084...NBIO1NBIFMISC2x00000084
(NBIFMM::NTB_OUTSTANDING_VC_ALLOC)**

Read-write. Reset: 0006_300Fh.

BIF DMA outstanding allocation control for transactions from NTB.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000084; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000084; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:20	Reserved.
19:16	NTB_DMA_OUTSTANDING_THRD. Read-write. Reset: 6h. generate almost_full for dma outstanding. all VCs use same value. it cannot set bigger than VC?_ALLOC.
15:14	NTB_DMA_OUTSTANDING_VC7_ALLOC. Read-write. Reset: 0h. 0: 1 reserved for VC7; 1: 2 reserved for VC7; 2: 4 reserved for VC7; 3: 8 reserved for VC7.
13:12	NTB_DMA_OUTSTANDING_VC6_ALLOC. Read-write. Reset: 3h. 0: 1 reserved for VC6; 1: 2 reserved for VC6; 2: 4 reserved for VC6; 3: 8 reserved for VC6.
11:10	NTB_DMA_OUTSTANDING_VC5_ALLOC. Read-write. Reset: 0h. 0: 1 reserved for VC5; 1: 2 reserved for VC5; 2: 4 reserved for VC5; 3: 8 reserved for VC5.
9:8	NTB_DMA_OUTSTANDING_VC4_ALLOC. Read-write. Reset: 0h. 0: 1 reserved for VC4; 1: 2 reserved for VC4; 2: 4 reserved for VC4; 3: 8 reserved for VC4.
7:6	NTB_DMA_OUTSTANDING_VC3_ALLOC. Read-write. Reset: 0h. 0: 1 reserved for VC3; 1: 2 reserved for VC3; 2: 4 reserved for VC3; 3: 8 reserved for VC3.
5:4	NTB_DMA_OUTSTANDING_VC2_ALLOC. Read-write. Reset: 0h. 0: 1 reserved for VC2; 1: 2 reserved for VC2; 2: 4 reserved for VC2; 3: 8 reserved for VC2.
3:2	NTB_DMA_OUTSTANDING_VC1_ALLOC. Read-write. Reset: 3h. 0: 1 reserved for VC1; 1: 2 reserved for VC1; 2: 4 reserved for VC1; 3: 8 reserved for VC1.
1:0	NTB_DMA_OUTSTANDING_VC0_ALLOC. Read-write. Reset: 3h. 0: 1 reserved for VC0; 1: 2 reserved for VC0; 2: 4 reserved for VC0; 3: 8 reserved for VC0.

NBIO0NBIFMISC0x00000088...NBIO1NBIFMISC2x00000088 (NBIFMM::BIFC_MISC_CTRL2)

Read-write. Reset: 0000_0000h.

BIFC miscellaneous control registers

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000088; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000088; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:1	Reserved.
0	DIH_INTR_STFETCH_BLOCK_IN_LINKDOWN. Read-write. Reset: 0. 0: DIH_INTR/STFETCH not blocked by non-flush linkdown; 1: DIH_INTR/STFETCH blocked by non-flush linkdown

NBIO0NBIFMISC0x00000094...NBIO1NBIFMISC2x00000094 (NBIFMM::BME_DUMMY_CNTL_0)

BusMasterEn control registers#0.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000094; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000094; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:30	BME_DUMMY_RSPSTS_DEV1_F7. return which status when PF7's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h
29:28	BME_DUMMY_RSPSTS_DEV1_F6. return which status when PF6's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h
27:26	BME_DUMMY_RSPSTS_DEV1_F5. return which status when PF5's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h
25:24	BME_DUMMY_RSPSTS_DEV1_F4. return which status when PF4's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h
23:22	BME_DUMMY_RSPSTS_DEV1_F3. return which status when PF3's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h
21:20	BME_DUMMY_RSPSTS_DEV1_F2. return which status when PF2's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h
19:18	BME_DUMMY_RSPSTS_DEV1_F1. return which status when PF1's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h
17:16	BME_DUMMY_RSPSTS_DEV1_F0. return which status when PF0's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h
15:14	BME_DUMMY_RSPSTS_DEV0_F7. Read-write. Reset: 2h. return which status when PF7's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout
13:12	BME_DUMMY_RSPSTS_DEV0_F6. Read-write. Reset: 2h. return which status when PF6's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout
11:10	BME_DUMMY_RSPSTS_DEV0_F5. Read-write. Reset: 2h. return which status when PF5's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout
9:8	BME_DUMMY_RSPSTS_DEV0_F4. Read-write. Reset: 2h. return which status when PF4's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout
7:6	BME_DUMMY_RSPSTS_DEV0_F3. Read-write. Reset: 2h. return which status when PF3's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout

5:4	BME_DUMMY_RSPSTS_DEV0_F2. Read-write. Reset: 2h. return which status when PF2's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout
3:2	BME_DUMMY_RSPSTS_DEV0_F1. Read-write. Reset: 2h. return which status when PF1's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout
1:0	BME_DUMMY_RSPSTS_DEV0_F0. Read-write. Reset: 2h. return which status when PF0's BME=0. 0:SC 1:decErr 2: slvErr 3: timeout

NBIO0NBIFMISC0x0000009C...NBIO1NBIFMISC2x0000009C (NBIFMM::BIFC_THT_CNTL)

Read-write. Reset: 0000_0111h.

BIFC THT control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000009C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000009C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:28	Reserved.
27	THT NTB_VC1_OTHAPER_ADSC_PUSH_DIS. Read-write. Reset: 0. Disable pushing NTB other APER targeted VC-1 transaction which has passed AD decoding into THT.
26	THT NTB_VC1_APER0_ADSC_PUSH_DIS. Read-write. Reset: 0. Disable pushing NTB APER0 targeted VC-1 transaction which has passed AD decoding into THT.
25	THT NTB_VC0_OTHAPER_ADSC_PUSH_DIS. Read-write. Reset: 0. Disable pushing NTB other APER targeted VC-0 transaction which has passed AD decoding into THT.
24	THT NTB_VC0_APER0_ADSC_PUSH_DIS. Read-write. Reset: 0. Disable pushing NTB APER0 targeted VC-0 transaction which has passed AD decoding into THT.
23:17	Reserved.
16	UR_OVRD_FOR_ECRC_EN. Read-write. Reset: 0. 0=Disable. 1=Enable. Enable UR logging for ECRC error.
15:12	Reserved.
11:8	CREDIT_ALLOC_THT_WR_VC1. Read-write. Reset: 1h. credit specific allocated for VC1-WR.
7:4	CREDIT_ALLOC_THT_WR_VC0. Read-write. Reset: 1h. credit specific allocated for VC0-WR.
3:0	CREDIT_ALLOC_THT_RD_VC0. Read-write. Reset: 1h. credit specific allocated for VC0-RD.

NBIO0NBIFMISC0x000000A0...NBIO1NBIFMISC2x000000A0 (NBIFMM::BIFC_HSTARB_CNTL)

Read-write. Reset: 0000_0000h.

BIFC HST_ARB control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000A0; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000A0; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:9	Reserved.
8	CFG_BLOCK_P_EN. Read-write. Reset: 0. CFG trans intend to block P from AD
7:2	Reserved.
1:0	SLVARB_MODE. Read-write. Reset: 0h. host arbiter mode

NBIO0NBIFMISC0x000000A4...NBIO1NBIFMISC1x000000A4 (NBIFMM::BIFC_GSI_CNTL)

Read-write. Reset: B01B_AF80h.

BIFC GSI control registers.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x000000A4; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x000000A4; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31	HDP_FB_UPLIMIT_COUNT_ALL. Read-write. Reset: 1. Inc hdp fb uplimit count when all the request is valid with sst_pp_rd_rts_last
30	HDP_FB_UPLIMIT_COUNT_HDPRD. Read-write. Reset: 0. Inc hdp fb uplimit count when hdp read request is valid with sst_pp_rd_rts_last
29	HDP_FB_UPLIMIT_COUNT_HDPFLUSH. Read-write. Reset: 1. Inc hdp fb uplimit count when hdp flush request is valid with sst_pp_rd_rts_last
28	HDP_FB_UPLIMIT_COUNT_FBFLUSH. Read-write. Reset: 1. Inc hdp fb uplimit count when fb flush request is valid with sst_pp_rd_rts_last
27	SMN_PP_PIPE_ENABLE. Read-write. Reset: 0. Enable Smn pp pipe line.
26:21	Reserved.
20	GSI_CPL_DIH_NP_EP_CAUSE_UR_EN. Read-write. Reset: 1. 1: enable to convert pure poisoned trans status to UR for DIH non-posted; 0: not generate UR status by pure EP bit.
19	GSI_CPL_DIH_P_EP_CAUSE_UR_EN. Read-write. Reset: 1. 1: enable to convert pure poisoned trans status to UR for DIH posted; 0: not generate UR status by pure EP bit.
18	GSI_SMN_256B_SPLIT_64B_EN. Read-write. Reset: 0. 256B read will be split to 512/256 bit for smn burst feature .
17	GSI_SMN_BURST_EN. Read-write. Reset: 1. whole enable register for smn burst feature.
16	GSI_SMN_PARITY_CHK_BE_MSK. Read-write. Reset: 1. this bite will mask the byte_en to all 1 for parity check.
15	GSI_CPL_SST_ATOMIC_EP_CAUSE_UR_EN. Read-write. Reset: 1. 1: enable to convert pure poisoned Atomic trans status to UR for SST; 0: not generate UR status by pure EP bit for Atomic trans.
14:13	GSI_SMN_REQ_ARB_MODE. Read-write. Reset: 1h. GSI's SMN rep arbiter mode. 0: round-robin; 1: rd first; 2: wr first.
12:11	GSI_SDP_REQ_ARB_MODE. Read-write. Reset: 1h. GSI's SDP rep arbiter mode. 0: round-robin; 1: rd first; 2: wr first.
10	GSI_CPL_SST_EP_CAUSE_UR_EN. Read-write. Reset: 1. 1: enable to convert pure poisoned trans status to UR for SST; 0: not generate UR status by pure EP bit.
9	GSI_CPL_SMN_NP_EP_CAUSE_UR_EN. Read-write. Reset: 1. 1: enable to convert pure poisoned trans status to UR for SMN non-posted; 0: not generate UR status by pure EP bit.
8	GSI_CPL_SMN_P_EP_CAUSE_UR_EN. Read-write. Reset: 1. 1: enable to convert pure poisoned trans status to UR for SMN posted; 0: not generate UR status by pure EP bit.
7	GSI_CPL_PCR_EP_CAUSE_UR_EN. Read-write. Reset: 1. 1: enable to convert pure poisoned trans status to UR for PCR; 0: not generate UR status by pure EP bit.
6	GSI_CPL_INTERLEAVING_EN. Read-write. Reset: 0. 1: GSI's response can interleave in cycle b/w diff targets; 0: interleave can only happen in 64B trunk
5:2	GSI_CPL_RSP_ARB_MODE. Read-write. Reset: 0h. GSI's last stage rsp arbiter mode. 0: round-robin; 1: rd first; 2: wr first.
1:0	GSI_SDP_RSP_ARB_MODE. Read-write. Reset: 0h. GSI's SDP rsp arbiter mode

NBIO0NBIFMISC0x000000A8...NBIO1NBIFMISC2x000000A8 (NBIFMM::BIFC_PCIEFUNC_CNTL)

Read-write. Reset: 0000_0000h.

BIFC GSI control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000A8; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000A8; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:17	Reserved.
16	MP1SYSHUBDATA_DRAM_IS_PCIEFUNC. Read-write. Reset: 0. 1: DRAM access from MP1SystemHubData interface belong to NTBCCP; 0: it's not PCIE func.
15:0	DMA_NON_PCIEFUNC_BUSDEVFUNC. Read-write. Reset: 0000h. B:D:F of non-pcie function in DMA direction.

NBIO0NBIFMISC0x000000AC...NBIO1NBIFMISC2x000000AC (NBIFMM::BIFC_PASID_CHECK_DIS)

BIFC PASID check disable.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000AC; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000AC; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:10	Reserved.
9	PASID_CHECK_DIS_DEV1_F1. BIFC DEV1 FUNC1 PASID check disable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	PASID_CHECK_DIS_DEV1_F0. BIFC DEV1 FUNC0 PASID check disable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	PASID_CHECK_DIS_DEV0_F7. BIFC DEV0 FUNC7 PASID check disable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
6	PASID_CHECK_DIS_DEV0_F6. BIFC DEV0 FUNC6 PASID check disable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	PASID_CHECK_DIS_DEV0_F5. BIFC DEV0 FUNC5 PASID check disable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
4	PASID_CHECK_DIS_DEV0_F4. BIFC DEV0 FUNC4 PASID check disable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	PASID_CHECK_DIS_DEV0_F3. BIFC DEV0 FUNC3 PASID check disable. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
2	PASID_CHECK_DIS_DEV0_F2. Read-write. Reset: 0. BIFC DEV0 FUNC2 PASID check disable.
1	PASID_CHECK_DIS_DEV0_F1. Read-write. BIFC DEV0 FUNC1 PASID check disable. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1 Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0
0	PASID_CHECK_DIS_DEV0_F0. Read-write. Reset: 0. BIFC DEV0 FUNC0 PASID check disable.

NBIO0NBIFMISC0x000000B0...NBIO1NBIFMISC2x000000B0 (NBIFMM::BIFC_SDP_CNTL_0)

Read-write. Reset: 3F3F_3F3Fh.

BIFC SDP control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000B0; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000B0; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:24	GMI_UPS_SDP_DISCON_HYSTERESIS . Read-write. Reset: 3Fh. SDP disconnection hysteresis counter value of b/w GMI and IOHUB(or PCIE)
23:16	GMI_DNS_SDP_DISCON_HYSTERESIS . Read-write. Reset: 3Fh. SDP disconnection hysteresis counter value of b/w GMI and GDC.
15:8	GSI_SDP_DISCON_HYSTERESIS . Read-write. Reset: 3Fh. SDP disconnection hysteresis counter value of GSI.
7:0	HRP_SDP_DISCON_HYSTERESIS . Read-write. Reset: 3Fh. SDP disconnection hysteresis counter value of HRP.

NBIO0NBIFMISC0x000000B4...NBIO1NBIFMISC2x000000B4 (NBIFMM::BIFC_SDP_CNTL_1)

BIFC SDP control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000B4; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000B4; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	GMI_UPS_SDP_WAKEUP_BY_USB_EARLY_WAKEUP_EN . 1: Enable to wake-up NBIF-IOHUB SDP port's connection upon USB02NBIF_PM_Exit_Req and USB12NBIF_PM_Exit_Req(2 USB functions)/ USB2NBIF_PM_Exit_Req (only 1 USB function); 0: disable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30:9	Reserved.
8	ATOMIC_STALL_BY_RDWR_EN . Read-write. Reset: 1. 1: Atomic trans will be stall by both read and write enable. 0: Atomic trans will not be stall by read enable.
7	GMI_UPS_SDP_DISCON_VLINK_NONL0_ONLY . Read-write. Reset: 0. 1: only allow SDP disconnection of b/w GMI and IOHUB(or PCIE) while virtual link is non-L0 state ; 0: L0 state doesn't affect SDP port.
6	Reserved.
5	NP_KEEP_GOING_STALL_P . Read-write. Reset: 0. 1: NP keep_going will stall P; 0: NP keep_going will not stall P.
4	HRP_SDP_DISCON_VLINK_NONL0_ONLY . Read-write. Reset: 0. 1: only allow SDP disconnection of HRP while virtual link is non-L0 state ;0: L0 state doesn't affect SDP port.
3	GMI_UPS_SDP_DISCON_DIS . Read-write. Reset: 0. disable SDP disconnection of b/w GMI and IOHUB(or PCIE)
2	GMI_DNS_SDP_DISCON_DIS . Read-write. Reset: 0. disable SDP disconnection of b/w GMI and GDC.
1	GSI_SDP_DISCON_DIS . Read-write. Reset: 0. disable SDP disconnection of GSI.
0	HRP_SDP_DISCON_DIS . Read-write. Reset: 0. disable SDP disconnection of HRP.

NBIO0NBIFMISC0x000000B8...NBIO1NBIFMISC2x000000B8 (NBIFMM::BIFC_PASID_STS)

Read-write. Reset: 0000_0002h.

BIFC PASID response status.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000B8; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000B8; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:4	Reserved.
3:0	PASID_STS . Read-write. Reset: 2h. Select RspStatus returned when detecting PASID ERROR.

NBIO0NBIFMISC0x000000BC...NBIO1NBIFMISC2x000000BC (NBIFMM::BIFC_ATHUB_ACT_CNTL)

Read-write. Reset: 0000_0004h.

gsi response status when athub_ras_err_event_rcv_stall.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000BC; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000BC; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:12	Reserved.
11	ATHUB_ACT_GSI_SST_PP_REQ_DROP_EN. Read-write. Reset: 0. Enable dropping sst_pp_req in gsi when athub_ras_action of athub_errevent rcv.
10	GMI_ATHUB_ACT_FLUSH_DIS. Read-write. Reset: 0. disable gmi flush_en when athub_ras_action of athub_errevent rcv.
9	GSI_ATHUB_ACT_FLUSH_DIS. Read-write. Reset: 0. disable gsi flush_en when athub_ras_action of athub_errevent rcv.
8	ATHUB_ACT_GSI_REQ_DROP_DIS. Read-write. Reset: 0. disable dop and give ca rsp in gsi_req when athub_ras_action of athub_errevent rcv.
7:3	Reserved.
2:0	ATHUB_ACT_GSI_RSP_STS_TYPE. Read-write. Reset: 4h. gsi response status when athub_ras_err_event_rcv_stall.000:sc; 001:ur;010:csr;100:ca;110:ecrcErr drop;111: Malformed drop.

NBIO0NBIFMISC0x000000C0...NBIO1NBIFMISC2x000000C0 (NBIFMM::BIFC_PERF_CNTL_0)

Read-write. Reset: 0000_0000h.

BIFC performance counter registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000C0; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000C0; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	Reserved.
30:24	PERF_CNT_MMIO_WR_SEL. Read-write. Reset: 00h. select to count MMIO_WR
23	Reserved.
22:16	PERF_CNT_MMIO_RD_SEL. Read-write. Reset: 00h. select to count MMIO_RD
15:10	Reserved.
9	PERF_CNT_MMIO_WR_RESET. Read-write. Reset: 0. reset count MMIO_WR.
8	PERF_CNT_MMIO_RD_RESET. Read-write. Reset: 0. reset count MMIO_RD.
7:2	Reserved.
1	PERF_CNT_MMIO_WR_EN. Read-write. Reset: 0. enable count MMIO_WR.
0	PERF_CNT_MMIO_RD_EN. Read-write. Reset: 0. enable count MMIO_RD.

NBIO0NBIFMISC0x000000C4...NBIO1NBIFMISC2x000000C4 (NBIFMM::BIFC_PERF_CNTL_1)

Read-write. Reset: 0000_0000h.

BIFC performance counter registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000C4; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000C4; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:25	Reserved.
24:16	PERF_CNT_DMA_WR_SEL. Read-write. Reset: 000h. select to count DMA_WR
15:8	PERF_CNT_DMA_RD_SEL. Read-write. Reset: 00h. select to count DMA_RD.
7:6	Reserved.
5	PERF_CNT_DMA_WR_RESET. Read-write. Reset: 0. reset count DMA_WR.
4	PERF_CNT_DMA_RD_RESET. Read-write. Reset: 0. reset count DMA_RD.
3:2	Reserved.
1	PERF_CNT_DMA_WR_EN. Read-write. Reset: 0. enable count DMA_WR.
0	PERF_CNT_DMA_RD_EN. Read-write. Reset: 0. enable count DMA_RD.

**NBIO0NBIFMISC0x000000C8...NBIO1NBIFMISC2x000000C8
(NBIFMM::BIFC_PERF_CNT_MMIO_RD_L32BIT)**

Read-only. Reset: 0000_0000h.

BIFC performance counter registers low 32bits.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000C8; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000C8; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	PERF_CNT_MMIO_RD_VALUE_L32BIT. Read-only. Reset: 0000_0000h. MMIO_RD count value low 32bit low 32bits.

**NBIO0NBIFMISC0x000000CC...NBIO1NBIFMISC2x000000CC
(NBIFMM::BIFC_PERF_CNT_MMIO_WR_L32BIT)**

Read-only. Reset: 0000_0000h.

BIFC performance counter registers low 32bits.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000CC; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000CC; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	PERF_CNT_MMIO_WR_VALUE_L32BIT. Read-only. Reset: 0000_0000h. MMIO_WR count value low 32bits.

**NBIO0NBIFMISC0x000000D0...NBIO1NBIFMISC2x000000D0
(NBIFMM::BIFC_PERF_CNT_DMA_RD_L32BIT)**

Read-only. Reset: 0000_0000h.

BIFC performance counter registers low 32bits..

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000D0; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000D0; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	PERF_CNT_DMA_RD_VALUE_L32BIT. Read-only. Reset: 0000_0000h. DMA_RD count value low 32bits.

**NBIO0NBIFMISC0x000000D4...NBIO1NBIFMISC2x000000D4
(NBIFMM::BIFC_PERF_CNT_DMA_WR_L32BIT)**

Read-only. Reset: 0000_0000h.

BIFC performance counter registers low 32bits.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000D4; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000D4; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	PERF_CNT_DMA_WR_VALUE_L32BIT. Read-only. Reset: 0000_0000h. DMA_WR count value low 32bits.

NBIO0NBIFMISC0x000000D8...NBIO1NBIFMISC2x000000D8 (NBIFMM::NBIF_REGIF_ERRSET_CTRL)

Read-write. Reset: 0000_0000h.

nbif regiser interface set error control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000D8; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000D8; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:1	Reserved.
0	DROP_NONPF_MMREGREQ_SETERR_DIS. Read-write. Reset: 0. when nbif regif drop Non-PF access PF only register, RSMU_RCC_reg_error will set, 1: not set.

NBIO0NBIFMISC0x000000DC...NBIO1NBIFMISC2x000000DC (NBIFMM::BIFC_SDP_CNTL_2)

Read-write. Reset: 0000_003Fh.

BIFC SDP control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000DC; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000DC; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:28	Reserved.
27:24	GSI_SDP_DISCON_HYSTERESIS_H. Read-write. Reset: 0h. SDP disconnection hysteresis counter high value of HRP.
23:20	Reserved.
19:16	HRP_SDP_DISCON_HYSTERESIS_H. Read-write. Reset: 0h. SDP disconnection hysteresis counter value of HRP.
15:12	Reserved.
11:8	SDP_SION_DISCON_HYSTERESIS_H. Read-write. Reset: 0h. SDP disconnection hysteresis counter high value of HRP.
7:0	SDP_SION_DISCON_HYSTERESIS. Read-write. Reset: 3Fh. SDP disconnection hysteresis counter value of HRP.

NBIO0NBIFMISC0x000000E0...NBIO1NBIFMISC2x000000E0 (NBIFMM::NBIF_PGMST_CTRL)

Read-write. Reset: 0000_0000h.

nbif pgmst regiser interface set error control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000E0; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000E0; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15:14	NBIF_CFG_FW_PG_EXIT_EN. Read-write. Reset: 0h. 2'bx1: enable sending the pwrmgr_int for FW interlock feature, 2'b1x: Enable wakup tile from power gated state using the pwrmtg_int_clear signal
13:10	NBIF_CFG_IDLENESS_COUNT_EN. Read-write. Reset: 0h. 0: idleness_counter is disabled, PGMST uses only hysteresis timeout value to enter power gating.
9	Reserved.
8	NBIF_CFG_PG_EN. Read-write. Reset: 0. enable nbif's power gating.
7:0	NBIF_CFG_PG_HYSTERESIS. Read-write. Reset: 00h. control number of consecutive periods when all PG IPs assert.

NBIO0NBIFMISC0x000000E4...NBIO1NBIFMISC2x000000E4 (NBIFMM::NBIF_PGSLV_CTRL)

Read-write. Reset: 0000_0004h.

nbif pgslv regiser interface set error control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000E4; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000E4; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:5	Reserved.
4:0	NBIF_CFG_IDLE_HYSTERESIS. Read-write. Reset: 04h. controls the number of consecutive clocks when IP is idle before asserting PGMST_PGSLV_pwrGate_ready.

NBIO0NBIFMISC0x000000E8...NBIO1NBIFMISC2x000000E8 (NBIFMM::NBIF_PG_MISC_CTRL)

Read-write. Reset: 5400_6084h.

nbif pg misc control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000E8; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000E8; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	NBIF_CFG_PG_EXIT_OVERRIDE . Read-write. Reset: 0. Only for debug use.1, bif is forced to exit from PG mode; if this bit is set,it will avoid entering pg-mode.
30	NBIF_PG_PCIE_NBIF_LD_MASK . Read-write. Reset: 1. 0:PCIE_NBIF_link_down will not impact PG/MGCG; 1:PCIE_NBIF_link_down will impact PG/MGCG, when it;s 1, nbif can not enter PG/MGCG
29:24	NBIF_CFG_REFCLK_CYCLE_FOR_200NS . Read-write. Reset: 14h. proper setting for 200ns time stamp based on refclk.
23:17	Reserved.
16	NBIF_PG_CLK_PERM2 . Read-write. Reset: 0. 1: when nbif is already in PG(iso-enable asserts), force-disable MGCG -- make nbif's (including gdc's & shub's if gdc_pg is adp) clk branches always running.
15	Reserved.
14	NBIF_PG_DS_ALLOW_DIS . Read-write. Reset: 1. 1: SHUB_CLK#_DS_ALLOW would have no effect for PG; 0: DS_ALLOW affect PG.
13	NBIF_PG_CLK_PERM1 . Read-write. Reset: 1. 1: when nbif is on the way to enter PG, force-disable MGCG -- make nbif's (including gdc's & shub's if gdc_pg is adp) all clk branches always-running.
12:11	Reserved.
10	NBIF_PG_ENDP_D3_ONLY . Read-write. Reset: 0. 1: PG is only permitted when all endpoint's Dstate are D3. Include USB-S5 in nbif
9:5	NBIF_CFG_SHUBCLK_1_IDLE_HYSTERESIS . Read-write. Reset: 04h. controls the number of consecutive clocks when IP is idle before asserting PGMST_PGSLV_pwrGate_ready, for SHUBCLK1.
4:0	NBIF_CFG_SHUBCLK_0_IDLE_HYSTERESIS . Read-write. Reset: 04h. controls the number of consecutive clocks when IP is idle before asserting PGMST_PGSLV_pwrGate_ready, for SHUBCLK0.

NBIO0NBIFMISC0x000000F0...NBIO1NBIFMISC2x000000F0 (NBIFMM::SMN_MST_EP_CNTL3)

nBIF SMN_MST EP control register group3.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000F0; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000F0; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15	SMN_ZERO_BE_WR_EN_EP_DEV1_PF7. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
14	SMN_ZERO_BE_WR_EN_EP_DEV1_PF6. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13	SMN_ZERO_BE_WR_EN_EP_DEV1_PF5. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
12	SMN_ZERO_BE_WR_EN_EP_DEV1_PF4. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11	SMN_ZERO_BE_WR_EN_EP_DEV1_PF3. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
10	SMN_ZERO_BE_WR_EN_EP_DEV1_PF2. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
9	SMN_ZERO_BE_WR_EN_EP_DEV1_PF1. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	SMN_ZERO_BE_WR_EN_EP_DEV1_PF0. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	SMN_ZERO_BE_WR_EN_EP_DEV0_PF7. Read-write. Reset: 0. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE.
6	SMN_ZERO_BE_WR_EN_EP_DEV0_PF6. Read-write. Reset: 0. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE.
5	SMN_ZERO_BE_WR_EN_EP_DEV0_PF5. Read-write. Reset: 0. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE.
4	SMN_ZERO_BE_WR_EN_EP_DEV0_PF4. Read-write. Reset: 0. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE.
3	SMN_ZERO_BE_WR_EN_EP_DEV0_PF3. Read-write. Reset: 0. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE.

2	SMN_ZERO_BE_WR_EN_EP_DEV0_PF2. Read-write. Reset: 0. 0: Disable SMN_MST to send out wirte requests with zero BE; 1: Enable SMN_MST to send out wirte requests with zero BE.
1	SMN_ZERO_BE_WR_EN_EP_DEV0_PF1. Read-write. Reset: 0. 0: Disable SMN_MST to send out wirte requests with zero BE; 1: Enable SMN_MST to send out wirte requests with zero BE.
0	SMN_ZERO_BE_WR_EN_EP_DEV0_PF0. Read-write. Reset: 0. 0: Disable SMN_MST to send out wirte requests with zero BE; 1: Enable SMN_MST to send out wirte requests with zero BE.

NBIO0NBIFMISC0x000000F4...NBIO1NBIFMISC2x000000F4 (NBIFMM::SMN_MST_EP_CNTL4)

nBIF SMN_MST EP control register group4.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000F4; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000F4; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15	SMN_ZERO_BE_RD_EN_EP_DEV1_PF7. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
14	SMN_ZERO_BE_RD_EN_EP_DEV1_PF6. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13	SMN_ZERO_BE_RD_EN_EP_DEV1_PF5. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
12	SMN_ZERO_BE_RD_EN_EP_DEV1_PF4. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11	SMN_ZERO_BE_RD_EN_EP_DEV1_PF3. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
10	SMN_ZERO_BE_RD_EN_EP_DEV1_PF2. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
9	SMN_ZERO_BE_RD_EN_EP_DEV1_PF1. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	SMN_ZERO_BE_RD_EN_EP_DEV1_PF0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	SMN_ZERO_BE_RD_EN_EP_DEV0_PF7. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.
6	SMN_ZERO_BE_RD_EN_EP_DEV0_PF6. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.
5	SMN_ZERO_BE_RD_EN_EP_DEV0_PF5. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.

4	SMN_ZERO_BE_RD_EN_EP_DEV0_PF4. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.
3	SMN_ZERO_BE_RD_EN_EP_DEV0_PF3. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.
2	SMN_ZERO_BE_RD_EN_EP_DEV0_PF2. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.
1	SMN_ZERO_BE_RD_EN_EP_DEV0_PF1. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.
0	SMN_ZERO_BE_RD_EN_EP_DEV0_PF0. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.

NBIO0NBIFMISC0x000000F8...NBIO1NBIFMISC2x000000F8 (NBIFMM::SMN_MST_CNTL1)

nBIF SMN_MST per-bif/per-port control register group1.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000F8; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000F8; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:18	Reserved.
17	SMN_ERRRSP_DATA_ALLF_DIS_DNS_DEV1. 0: Disable SMN_MST to mask error return data to all-F; 1: Enable SMN_MST to mask error return data to all-F. Effective for either switch down stream port or RC port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	SMN_ERRRSP_DATA_ALLF_DIS_DNS_DEV0. Read-write. Reset: 0. 0: Disable SMN_MST to mask error return data to all-F; 1: Enable SMN_MST to mask error return data to all-F. Effective for either switch down stream port or RC port.
15:1	Reserved.
0	SMN_ERRRSP_DATA_ALLF_DIS_UPS. Read-write. Reset: 0. 0: Disable SMN_MST to mask error return data to all-F; 1: Enable SMN_MST to mask error return data to all-F. Effective only when switch upstream port exists.

NBIO0NBIFMISC0x000000FC...NBIO1NBIFMISC2x000000FC (NBIFMM::SMN_MST_EP_CNTL5)

nBIF SMN_MST EP control register group5.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000000FC; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000000FC; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF7. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
14	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF6. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF5. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
12	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF4. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF3. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
10	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF2. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
9	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF1. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF7. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.
6	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF6. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.
5	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF5. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.

4	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF4. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.
3	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF3. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.
2	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF2. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.
1	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF1. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.
0	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF0. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one.

NBIO0NBIFMISC0x00000114...NBIO1NBIFMISC2x00000114 (NBIFMM::NBIF_STRAP_WRITE_CTRL)

Read-write. Reset: 0000_0000h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000114; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000114; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h	
Bits	Description
31:1	Reserved.
0	NBIF_STRAP_WRITE_ONCE_ENABLE. Read-write. Reset: 0. when it set 1 this register can't be written again and all the strap register can't be written.

**NBIO0NBIFMISC0x00000118...NBIO1NBIFMISC2x00000118
(NBIFMM::NBIF_INTX_DSTATE_MISC_CNTL)**

Read-write. Reset: 0000_0000h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000118; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000118; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h	
Bits	Description
31:8	Reserved.
7	PMI_INT_DIS_SWUS. Read-write. Reset: 0. 0=Normal. 1=Override. SW-US specific. The PMI_STATUS_CNTL.POWER_STATE is used to program the power state. If the power state is D1-D3, then INTx messages are disabled. If this bit is set to 1, it will enable sending INTx messages.
6	PMI_INT_DIS_DN. Read-write. Reset: 0. 0=Normal. 1=Override. DOWnstream port specific. The PMI_STATUS_CNTL.POWER_STATE is used to program the power state. If the power state is D1-D3, then INTx messages are disabled. If this bit is set to 1, it will enable sending INTx messages.
5	PMI_INT_DIS_EP. Read-write. Reset: 0. 0=Normal. 1=Override. EP device specific. The PMI_STATUS_CNTL.POWER_STATE is used to program the power state. If the power state is D1-D3, then INTx messages are disabled. If this bit is set to 1, it will enable sending INTx messages.
4	DEASRT_INTX_IN_NOND0_EN_DN. Read-write. Reset: 0. 0=Disable. 1=Enable. Enable sending INTx-Deassert message when in non-D0 state for Downstream Port function.
3	DEASRT_INTX_IN_NOND0_EN_EP. Read-write. Reset: 0. 0=Disable. 1=Enable. Enable sending INTx-Deassert message when in non-D0 state for EP function.
2	DEASRT_INTX_DSTATE_CHK_DIS_SWUS. Read-write. Reset: 0. 0=Enable. 1=Disable. Disable Dstate Check in SEND_DEASRTINTX state for SW-US.
1	DEASRT_INTX_DSTATE_CHK_DIS_DN. Read-write. Reset: 0. 0=Enable. 1=Disable. Disable Dstate Check in SEND_DEASRTINTX state for Downstream Port function.
0	DEASRT_INTX_DSTATE_CHK_DIS_EP. Read-write. Reset: 0. 0=Enable. 1=Disable. Disable Dstate Check in SEND_DEASRTINTX state for EP function.

NBIO0NBIFMISC0x0000011C...NBIO1NBIFMISC2x0000011C (NBIFMM::NBIF_PENDING_MISC_CNTL)

Read-write. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000011C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000011C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:2	Reserved.
1	FLR_SLV_PEND_CHK_DIS . Read-write. Reset: 0. 0=Disable. 1=Enable. Disable checking SLAVE_TRANSACTION_PENDING to determine the end of new FLR sequence.
0	FLR_MST_PEND_CHK_DIS . Read-write. Reset: 0. 0=Disable. 1=Enable. Disable checking MASTER_TRANSACTION_PENDING to determine the end of new FLR sequence.

NBIO0NBIFMISC0x00000120...NBIO1NBIFMISC2x00000120 (NBIFMM::BIF_GMI_WRR_WEIGHT)

Read-write. Reset: E000_0000h.

nbif DMA VC arbitrator weight.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000120; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000120; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	GMI_REQ_WRR_LRG_SIZE_MODE . Read-write. Reset: 1. Arbitration mode for WRR LRG arbiter in A2S convertor. 0 -- arbitrate based on Request number; 1 -- arbitrate based on Requester size in unit of 64B.
30	GMI_REQ_WRR_LRG_MODE . Read-write. Reset: 1. WRR or LRG mode for arbiter in A2S convertor. 0 -- WRR mode; 1 -- LRG mode.
29	GMI_REQ_WRR_LRG_COUNTER_MODE . Read-write. Reset: 1. counter retain or clear after grant shift for arbiter in A2S convertor. 0 -- counter clear after grant shift; 1 -- counter retain after grant shift.
28:0	Reserved.

NBIO0NBIFMISC0x00000124...NBIO1NBIFMISC2x00000124 (NBIFMM::BIF_GMI_WRR_WEIGHT2)

Read-write. Reset: 0404_0404h.

nbif DMA VC arbitrator weight.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000124; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000124; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:24	GMI_REQ_ENTRY3_WEIGHT . Read-write. Reset: 04h.
23:16	GMI_REQ_ENTRY2_WEIGHT . Read-write. Reset: 04h.
15:8	GMI_REQ_ENTRY1_WEIGHT . Read-write. Reset: 04h.
7:0	GMI_REQ_ENTRY0_WEIGHT . Read-write. Reset: 04h. GMI Weighted Round Robin arbitrator weight. Per-arbiter entry. Mode-0, 64B number; Mode-1, req number.

NBIO0NBIFMISC0x00000128...NBIO1NBIFMISC2x00000128 (NBIFMM::BIF_GMI_WRR_WEIGHT3)

Read-write. Reset: 0404_0404h.

nbif DMA VC arbitrator weight.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000128; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000128; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:24	GMI_REQ_ENTRY7_WEIGHT . Read-write. Reset: 04h.
23:16	GMI_REQ_ENTRY6_WEIGHT . Read-write. Reset: 04h.
15:8	GMI_REQ_ENTRY5_WEIGHT . Read-write. Reset: 04h.
7:0	GMI_REQ_ENTRY4_WEIGHT . Read-write. Reset: 04h.

NBIO0NBIFMISC0x00000130...NBIO1NBIFMISC2x00000130 (NBIFMM::NBIF_PWRBRK_REQUEST)

Read-write. Reset: 0000_0000h.

Programmed by SW/FW to trigger the entry/exit of Power Reduction State. 1= For Power Reduction State entry. 0= For Power Reduction State exit.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000130; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000130; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits Description

31:1 Reserved.

0 **NBIF_PWRBRK_REQUEST**. Read-write. Reset: 0.**NBIO0NBIFMISC0x00000134...NBIO1NBIFMISC2x00000134 (NBIFMM::PAGE_REQ_ERR_REG)**

Read-write. Reset: 0000_0000h.

Page request error status register, written by MPDMMATF through [SMN](#) to set related [PCIe](#) Page request error status register bits which is RO.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000134; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000134; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits Description

31:25 Reserved.

24 **ATCSTATUS_PRI_STOPPED**. Read-write. Reset: 0.

23:18 Reserved.

17 **ATCSTATUS_SET_UPRGI_FAILURE**. Read-write. Reset: 0.16 **ATCSTATUS_SET_PRI_RESPONSE_FAILURE**. Read-write. Reset: 0.

15:0 Reserved.

NBIO0NBIFMISC0x00000140...NBIO1NBIFMISC2x00000140**(NBIFMM::BIF_ATOMIC_ERR_LOG_DEV0_F0)**

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000140; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000140; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits Description

31:20 Reserved.

19 **CLEAR_UR_ATOMIC_NR_DEV0_F0**. Write-only. Write 1 to clear UR_ATOMIC_NR.18 **CLEAR_UR_ATOMIC_LENGTH_DEV0_F0**. Write-only. Write 1 to clear UR_ATOMIC_LENGTH.17 **CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F0**. Write-only. Write 1 to clear UR_ATOMIC_REQEN_LOW.16 **CLEAR_UR_ATOMIC_OPCODE_DEV0_F0**. Write-only. Write 1 to clear UR_ATOMIC_OPCODE.

15:4 Reserved.

3 **UR_ATOMIC_NR_DEV0_F0**. Read-only. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.2 **UR_ATOMIC_LENGTH_DEV0_F0**. Read-only. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans.1 **UR_ATOMIC_REQEN_LOW_DEV0_F0**. Read-only. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space.0 **UR_ATOMIC_OPCODE_DEV0_F0**. Read-only. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans.

**NBIO0NBIFMISC0x00000144...NBIO1NBIFMISC2x00000144
(NBIFMM::BIF_ATOMIC_ERR_LOG_DEV0_F1)**

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000144; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000144; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:20	Reserved.
19	CLEAR_UR_ATOMIC_NR_DEV0_F1. Write-only. Write 1 to clear UR_ATOMIC_NR.
18	CLEAR_UR_ATOMIC_LENGTH_DEV0_F1. Write-only. Write 1 to clear UR_ATOMIC_LENGTH.
17	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F1. Write-only. Write 1 to clear UR_ATOMIC_REQEN_LOW.
16	CLEAR_UR_ATOMIC_OPCODE_DEV0_F1. Write-only. Write 1 to clear UR_ATOMIC_OPCODE.
15:4	Reserved.
3	UR_ATOMIC_NR_DEV0_F1. Read-only. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.
2	UR_ATOMIC_LENGTH_DEV0_F1. Read-only. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans.
1	UR_ATOMIC_REQEN_LOW_DEV0_F1. Read-only. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space.
0	UR_ATOMIC_OPCODE_DEV0_F1. Read-only. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans.

**NBIO0NBIFMISC0x00000148...NBIO1NBIFMISC2x00000148
(NBIFMM::BIF_ATOMIC_ERR_LOG_DEV0_F2)**

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000148; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000148; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:20	Reserved.
19	CLEAR_UR_ATOMIC_NR_DEV0_F2. Write-only. Write 1 to clear UR_ATOMIC_NR.
18	CLEAR_UR_ATOMIC_LENGTH_DEV0_F2. Write-only. Write 1 to clear UR_ATOMIC_LENGTH.
17	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F2. Write-only. Write 1 to clear UR_ATOMIC_REQEN_LOW.
16	CLEAR_UR_ATOMIC_OPCODE_DEV0_F2. Write-only. Write 1 to clear UR_ATOMIC_OPCODE.
15:4	Reserved.
3	UR_ATOMIC_NR_DEV0_F2. Read-only. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.
2	UR_ATOMIC_LENGTH_DEV0_F2. Read-only. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans.
1	UR_ATOMIC_REQEN_LOW_DEV0_F2. Read-only. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space.
0	UR_ATOMIC_OPCODE_DEV0_F2. Read-only. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans.

**NBIO0NBIFMISC0x0000014C...NBIO1NBIFMISC1x0000014C
(NBIFMM::BIF_ATOMIC_ERR_LOG_DEV0_F3)**

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x0000014C; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x0000014C; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:20	Reserved.
19	CLEAR_UR_ATOMIC_NR_DEV0_F3. Write-only. Write 1 to clear UR_ATOMIC_NR.
18	CLEAR_UR_ATOMIC_LENGTH_DEV0_F3. Write-only. Write 1 to clear UR_ATOMIC_LENGTH.
17	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F3. Write-only. Write 1 to clear UR_ATOMIC_REQEN_LOW.
16	CLEAR_UR_ATOMIC_OPCODE_DEV0_F3. Write-only. Write 1 to clear UR_ATOMIC_OPCODE.
15:4	Reserved.
3	UR_ATOMIC_NR_DEV0_F3. Read-only. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.
2	UR_ATOMIC_LENGTH_DEV0_F3. Read-only. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans.
1	UR_ATOMIC_REQEN_LOW_DEV0_F3. Read-only. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space.
0	UR_ATOMIC_OPCODE_DEV0_F3. Read-only. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans.

NBIO[0...1]NBIFMISC0x00000150 (NBIFMM::BIF_ATOMIC_ERR_LOG_DEV0_F4)

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000150; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:20	Reserved.
19	CLEAR_UR_ATOMIC_NR_DEV0_F4. Write-only. Write 1 to clear UR_ATOMIC_NR.
18	CLEAR_UR_ATOMIC_LENGTH_DEV0_F4. Write-only. Write 1 to clear UR_ATOMIC_LENGTH.
17	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F4. Write-only. Write 1 to clear UR_ATOMIC_REQEN_LOW.
16	CLEAR_UR_ATOMIC_OPCODE_DEV0_F4. Write-only. Write 1 to clear UR_ATOMIC_OPCODE.
15:4	Reserved.
3	UR_ATOMIC_NR_DEV0_F4. Read-only. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.
2	UR_ATOMIC_LENGTH_DEV0_F4. Read-only. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans.
1	UR_ATOMIC_REQEN_LOW_DEV0_F4. Read-only. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space.
0	UR_ATOMIC_OPCODE_DEV0_F4. Read-only. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans.

NBIO[0...1]NBIFMISC0x00000154 (NBIFMM::BIF_ATOMIC_ERR_LOG_DEV0_F5)

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000154; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:20	Reserved.
19	CLEAR_UR_ATOMIC_NR_DEV0_F5. Write-only. Write 1 to clear UR_ATOMIC_NR.
18	CLEAR_UR_ATOMIC_LENGTH_DEV0_F5. Write-only. Write 1 to clear UR_ATOMIC_LENGTH.
17	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F5. Write-only. Write 1 to clear UR_ATOMIC_REQEN_LOW.
16	CLEAR_UR_ATOMIC_OPCODE_DEV0_F5. Write-only. Write 1 to clear UR_ATOMIC_OPCODE.
15:4	Reserved.
3	UR_ATOMIC_NR_DEV0_F5. Read-only. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.
2	UR_ATOMIC_LENGTH_DEV0_F5. Read-only. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans.
1	UR_ATOMIC_REQEN_LOW_DEV0_F5. Read-only. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space.
0	UR_ATOMIC_OPCODE_DEV0_F5. Read-only. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans.

NBIO[0...1]NBIFMISC0x00000158 (NBIFMM::BIF_ATOMIC_ERR_LOG_DEV0_F6)

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000158; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:20	Reserved.
19	CLEAR_UR_ATOMIC_NR_DEV0_F6. Write-only. Write 1 to clear UR_ATOMIC_NR.
18	CLEAR_UR_ATOMIC_LENGTH_DEV0_F6. Write-only. Write 1 to clear UR_ATOMIC_LENGTH.
17	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F6. Write-only. Write 1 to clear UR_ATOMIC_REQEN_LOW.
16	CLEAR_UR_ATOMIC_OPCODE_DEV0_F6. Write-only. Write 1 to clear UR_ATOMIC_OPCODE.
15:4	Reserved.
3	UR_ATOMIC_NR_DEV0_F6. Read-only. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.
2	UR_ATOMIC_LENGTH_DEV0_F6. Read-only. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans.
1	UR_ATOMIC_REQEN_LOW_DEV0_F6. Read-only. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space.
0	UR_ATOMIC_OPCODE_DEV0_F6. Read-only. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans.

NBIO[0...1]NBIFMISC0x0000015C (NBIFMM::BIF_ATOMIC_ERR_LOG_DEV0_F7)

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x0000015C; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:20	Reserved.
19	CLEAR_UR_ATOMIC_NR_DEV0_F7. Write-only. Write 1 to clear UR_ATOMIC_NR.
18	CLEAR_UR_ATOMIC_LENGTH_DEV0_F7. Write-only. Write 1 to clear UR_ATOMIC_LENGTH.
17	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F7. Write-only. Write 1 to clear UR_ATOMIC_REQEN_LOW.
16	CLEAR_UR_ATOMIC_OPCODE_DEV0_F7. Write-only. Write 1 to clear UR_ATOMIC_OPCODE.
15:4	Reserved.
3	UR_ATOMIC_NR_DEV0_F7. Read-only. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.
2	UR_ATOMIC_LENGTH_DEV0_F7. Read-only. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans.
1	UR_ATOMIC_REQEN_LOW_DEV0_F7. Read-only. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space.
0	UR_ATOMIC_OPCODE_DEV0_F7. Read-only. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans.

NBIO[0...1]NBIFMISC0x00000160 (NBIFMM::BIF_ATOMIC_ERR_LOG_DEV1_F0)

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000160; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:20	Reserved.
19	CLEAR_UR_ATOMIC_NR_DEV1_F0. Write-only. Write 1 to clear UR_ATOMIC_NR.
18	CLEAR_UR_ATOMIC_LENGTH_DEV1_F0. Write-only. Write 1 to clear UR_ATOMIC_LENGTH.
17	CLEAR_UR_ATOMIC_REQEN_LOW_DEV1_F0. Write-only. Write 1 to clear UR_ATOMIC_REQEN_LOW.
16	CLEAR_UR_ATOMIC_OPCODE_DEV1_F0. Write-only. Write 1 to clear UR_ATOMIC_OPCODE.
15:4	Reserved.
3	UR_ATOMIC_NR_DEV1_F0. Read-only. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.
2	UR_ATOMIC_LENGTH_DEV1_F0. Read-only. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans.
1	UR_ATOMIC_REQEN_LOW_DEV1_F0. Read-only. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space.
0	UR_ATOMIC_OPCODE_DEV1_F0. Read-only. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans.

NBIO[0...1]NBIFMISC0x00000164 (NBIFMM::BIF_ATOMIC_ERR_LOG_DEV1_F1)

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000164; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:20	Reserved.
19	CLEAR_UR_ATOMIC_NR_DEV1_F1. Write-only. Write 1 to clear UR_ATOMIC_NR.
18	CLEAR_UR_ATOMIC_LENGTH_DEV1_F1. Write-only. Write 1 to clear UR_ATOMIC_LENGTH.
17	CLEAR_UR_ATOMIC_REQEN_LOW_DEV1_F1. Write-only. Write 1 to clear UR_ATOMIC_REQEN_LOW.
16	CLEAR_UR_ATOMIC_OPCODE_DEV1_F1. Write-only. Write 1 to clear UR_ATOMIC_OPCODE.
15:4	Reserved.
3	UR_ATOMIC_NR_DEV1_F1. Read-only. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.
2	UR_ATOMIC_LENGTH_DEV1_F1. Read-only. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans.
1	UR_ATOMIC_REQEN_LOW_DEV1_F1. Read-only. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space.
0	UR_ATOMIC_OPCODE_DEV1_F1. Read-only. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans.

NBIO0NBIFMISC0x000001C0...NBIO1NBIFMISC2x000001C0 (NBIFMM::BIF_DMA_MP4_ERR_LOG)

When DMA transaction from MP4 is terminated insdie nBIF, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000001C0; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000001C0; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:18	Reserved.
17	CLEAR_MP4SDP_ATOMIC_REQEN_LOW_ERR. Write-only. Write 1 to clear MP4SDP_ATOMIC_REQEN_LOW_ERR.
16	CLEAR_MP4SDP_VC4_NON_DVM_ERR. Write-only. Write 1 to clear MP4SDP_VC4_NON_DVM_ERR.
15:2	Reserved.
1	MP4SDP_ATOMIC_REQEN_LOW_ERR. Read-only. Reset: 0. Indicate AtomicOP from MP4SDP port is terminated due to AtomicRequestEn is not set in CFG space.
0	MP4SDP_VC4_NON_DVM_ERR. Read-only. Reset: 0. Indicate transaction other than DVMOpReq or DVMSynReq has been received on VC-4 from MP4-SDP.

NBIO0NBIFMISC0x000001C4...NBIO1NBIFMISC2x000001C4 (NBIFMM::BIF_PASID_ERR_LOG)

When receiving transaction of PASID, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000001C4; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000001C4; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:10	Reserved.
9	PASID_ERR_DEV1_F1. Indicate transaction ERROR of PASID for device1 function1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	PASID_ERR_DEV1_F0. Indicate transaction ERROR of PASID for device1 function0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	PASID_ERR_DEV0_F7. Indicate transaction ERROR of PASID for device0 function7. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
6	PASID_ERR_DEV0_F6. Indicate transaction ERROR of PASID for device0 function6. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	PASID_ERR_DEV0_F5. Indicate transaction ERROR of PASID for device0 function5. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
4	PASID_ERR_DEV0_F4. Indicate transaction ERROR of PASID for device0 function4. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	PASID_ERR_DEV0_F3. Indicate transaction ERROR of PASID for device0 function3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-only AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
2	PASID_ERR_DEV0_F2. Read-only. Reset: 0. Indicate transaction ERROR of PASID for device0 function2.
1	PASID_ERR_DEV0_F1. Read-only. Reset: 0. Indicate transaction ERROR of PASID for device0 function1.
0	PASID_ERR_DEV0_F0. Read-only. Reset: 0. Indicate transaction ERROR of PASID for device0 function0.

NBIO0NBIFMISC0x000001C8...NBIO1NBIFMISC2x000001C8 (NBIFMM::BIF_PASID_ERR_CLR)

When receiving transaction of PASID, log error clear.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000001C8; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000001C8; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:10	Reserved.
9	PASID_ERR_CLR_DEV1_F1. Write 1 to clear PASID_ERR_DEV1_F1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	PASID_ERR_CLR_DEV1_F0. Write 1 to clear PASID_ERR_DEV1_F0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	PASID_ERR_CLR_DEV0_F7. Write 1 to clear PASID_ERR_DEV0_F7. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
6	PASID_ERR_CLR_DEV0_F6. Write 1 to clear PASID_ERR_DEV0_F6. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	PASID_ERR_CLR_DEV0_F5. Write 1 to clear PASID_ERR_DEV0_F5. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
4	PASID_ERR_CLR_DEV0_F4. Write 1 to clear PASID_ERR_DEV0_F4. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Write-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	PASID_ERR_CLR_DEV0_F3. Write 1 to clear PASID_ERR_DEV0_F3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Write-only AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
2	PASID_ERR_CLR_DEV0_F2. Write-only. Reset: 0. Write 1 to clear PASID_ERR_DEV0_F2.
1	PASID_ERR_CLR_DEV0_F1. Write-only. Reset: 0. Write 1 to clear PASID_ERR_DEV0_F1.
0	PASID_ERR_CLR_DEV0_F0. Write-only. Reset: 0. Write 1 to clear PASID_ERR_DEV0_F0.

NBIO0NBIFMISC0x000001F8...NBIO1NBIFMISC1x000001F8 (NBIFMM::BIF_DMA_MPDMA_ERR_LOG)

When DMA transaction from MPDMA is terminated inside nBIF, log error in this register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x000001F8; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x000001F8; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:8	Reserved.
7	CLEAR_MPDMA_GROUP_ID_CHECK_FAILED . Write-only. Write 1 to clear MPDMA_GROUP_ID_CHECK_FAILED.
6	MPDMA_GROUP_ID_CHECK_FAILED . Read-only. Reset: 0. Log the error of remote mpdma not in the same group with local mpdma.
5	CLEAR_MPDMA_ST_FETCH_INV_VEC . Write-only. Write 1 to clear MPDMA_ST_FETCH_INV_VEC.
4	MPDMA_ST_FETCH_INV_VEC . Read-only. Reset: 0. Log the error of st fetch vector out of the range of ST_TABLE_SIZE. 1 = Error detected; 0 = Error not detected.
3	CLEAR_MPDMA_ST_FETCH_NO_ST_TBL . Write-only. Write 1 to clear MPDMA_ST_FETCH_NO_ST_TBL.
2	MPDMA_ST_FETCH_NO_ST_TBL . Read-only. Reset: 0. Log the error of st table not existing in the msix ddr. 1 = Error detected; 0 = Error not detected.
1	CLEAR_MPDMA_ST_FETCH_DDR_NOT_RDY . Write-only. Write 1 to clear MPDMA_ST_FETCH_DDR_NOT_RDY.
0	MPDMA_ST_FETCH_DDR_NOT_RDY . Read-only. Reset: 0. Log the error of msix ddr not ready. 1 = Error detected; 0 = Error not detected.

NBIO0NBIFMISC0x00000200...NBIO1NBIFMISC2x00000200 (NBIFMM::NBIF_VWIRE_CTRL)

Read-write. Reset: 0001_0000h.

NBIF-[SMN](#) VIRTUAL WIRE CTNTROL REGISTER.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000200; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000200; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:28	Reserved.
27:26	SDP_VWR_BLOCKLVL . Read-write. Reset: 0h. BlockLvl of sdp virtual wire trans.
25:24	Reserved.
23:20	SDP_VWR_RESET_DELAY_CNT . Read-write. Reset: 0h. delay 16* CNT cycle to avoid reset issue for SDP vwire.
19:17	Reserved.
16	NBIF_SDP_UPS_VWR_DIS . Read-write. Reset: 1. 1: SDP upstream Virtual wire feature global disable in SWDS mode.
15:9	Reserved.
8	SMN_VWR_POSTED . Read-write. Reset: 0. Reserved
7:4	SMN_VWR_RESET_DELAY_CNT . Read-write. Reset: 0h. delay 16* CNT cycle to avoid reset issue for SMN vwire.
3:1	Reserved.
0	NBIF_SMN_VWR_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature global disable.

NBIO[0...1]NBIFMISC0x00000204 (NBIFMM::NBIF_SMN_VWR_VCHG_DIS_CTRL)

Read-write. Reset: 0000_0000h.

NBIF-[SMN](#) VIRTUAL WIRE DISABLE REGISTER PER SET.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000204; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:15	Reserved.
14	SMN_VWR_VCHG_SET14_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set14 . sticky.
13	SMN_VWR_VCHG_SET13_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set13 . sticky.
12	SMN_VWR_VCHG_SET12_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set12 . sticky.
11	SMN_VWR_VCHG_SET11_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set11 . sticky.
10	SMN_VWR_VCHG_SET10_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set10 . sticky.
9	SMN_VWR_VCHG_SET9_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set9 . sticky.
8	SMN_VWR_VCHG_SET8_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set8 . sticky.
7	SMN_VWR_VCHG_SET7_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set7 . sticky.
6	SMN_VWR_VCHG_SET6_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set6 . sticky.
5	SMN_VWR_VCHG_SET5_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set5 . sticky.
4	SMN_VWR_VCHG_SET4_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set4 . sticky.
3	SMN_VWR_VCHG_SET3_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set3 . sticky.
2	SMN_VWR_VCHG_SET2_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set2 . sticky.
1	SMN_VWR_VCHG_SET1_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set1 . sticky.
0	SMN_VWR_VCHG_SET0_DIS . Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all events of set0 . sticky.

NBIO[0...1]NBIFMISC0x00000208 (NBIFMM::NBIF_SMN_VWR_VCHG_RST_CTRL0)

Read-write. Reset: 0000_0000h.

NBIF-[SMN](#) VIRTURAL WIRE RESET CONTROL0 REGISTER PER SET.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000208; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:15	Reserved.
14	SMN_VWR_VCHG_SET14_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set14 . sticky.
13	SMN_VWR_VCHG_SET13_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set13 . sticky.
12	SMN_VWR_VCHG_SET12_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set12 . sticky.
11	SMN_VWR_VCHG_SET11_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set11 . sticky.
10	SMN_VWR_VCHG_SET10_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set10 . sticky.
9	SMN_VWR_VCHG_SET9_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set9 . sticky.
8	SMN_VWR_VCHG_SET8_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set8 . sticky.
7	SMN_VWR_VCHG_SET7_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set7 . sticky.
6	SMN_VWR_VCHG_SET6_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set6 . sticky.
5	SMN_VWR_VCHG_SET5_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set5 . sticky.
4	SMN_VWR_VCHG_SET4_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set4 . sticky.
3	SMN_VWR_VCHG_SET3_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set3 . sticky.
2	SMN_VWR_VCHG_SET2_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set2 . sticky.
1	SMN_VWR_VCHG_SET1_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set1 . sticky.
0	SMN_VWR_VCHG_SET0_RST_DEF_REV . Read-write. Reset: 0. 1: reverse hardware default behavior of hard_reset trigger for set0 . sticky.

NBIO[0...1]NBIFMISC0x00000210 (NBIFMM::NBIF_SMN_VWR_VCHG_TRIG)

Read-write. Reset: 0000_0000h.

NBIF-[SMN](#) VIRTUAL WIRE TRIGGER BY REGISTER WRITE-1 per set

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000210; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:15	Reserved.
14	SMN_VWR_VCHG_SET14_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set14
13	SMN_VWR_VCHG_SET13_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set13
12	SMN_VWR_VCHG_SET12_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set12
11	SMN_VWR_VCHG_SET11_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set11
10	SMN_VWR_VCHG_SET10_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set10
9	SMN_VWR_VCHG_SET9_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set9
8	SMN_VWR_VCHG_SET8_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set8
7	SMN_VWR_VCHG_SET7_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set7
6	SMN_VWR_VCHG_SET6_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set6
5	SMN_VWR_VCHG_SET5_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set5
4	SMN_VWR_VCHG_SET4_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set4
3	SMN_VWR_VCHG_SET3_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set3
2	SMN_VWR_VCHG_SET2_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set2
1	SMN_VWR_VCHG_SET1_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set1
0	SMN_VWR_VCHG_SET0_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for set0

NBIO[0...1]NBIFMISC0x00000214 (NBIFMM::NBIF_SMN_VWR_WTRIG_CNTL)

Read-write. Reset: 0000_0000h.

NBIF-[SMN](#) VIRTUAL WIRE CONTROL FOR CFG WRITE TRIGGER.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000214; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h

Bits	Description
31:15	Reserved.
14	SMN_VWR_WTRIG_SET14_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set14. Only useful for some set with cfg write trigger . stikcy
13	SMN_VWR_WTRIG_SET13_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set13. Only useful for some set with cfg write trigger . stikcy
12	SMN_VWR_WTRIG_SET12_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set12. Only useful for some set with cfg write trigger . stikcy
11	SMN_VWR_WTRIG_SET11_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set11. Only useful for some set with cfg write trigger . stikcy
10	SMN_VWR_WTRIG_SET10_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set10. Only useful for some set with cfg write trigger . stikcy
9	SMN_VWR_WTRIG_SET9_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set9. Only useful for some set with cfg write trigger . stikcy
8	SMN_VWR_WTRIG_SET8_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set8. Only useful for some set with cfg write trigger . stikcy
7	SMN_VWR_WTRIG_SET7_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set7. Only useful for some set with cfg write trigger . stikcy
6	SMN_VWR_WTRIG_SET6_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set6. Only useful for some set with cfg write trigger . stikcy
5	SMN_VWR_WTRIG_SET5_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set5. Only useful for some set with cfg write trigger . stikcy
4	SMN_VWR_WTRIG_SET4_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set4. Only useful for some set with cfg write trigger . stikcy
3	SMN_VWR_WTRIG_SET3_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set3. Only useful for some set with cfg write trigger . stikcy
2	SMN_VWR_WTRIG_SET2_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set2. Only useful for some set with cfg write trigger . stikcy
1	SMN_VWR_WTRIG_SET1_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set1. Only useful for some set with cfg write trigger . stikcy
0	SMN_VWR_WTRIG_SET0_DIS. Read-write. Reset: 0. 1: disable cfg write trigger for set0. Only useful for some set with cfg write trigger . stikcy

NBIO[0...1]NBIFMISC0x00000218 (NBIFMM::NBIF_SMN_VWR_VCHG_DIS_CTRL_1)

Read-write. Reset: 0000_0000h.

NBIF-[SMN](#) VIRTUAL WIRE DISABLE REGISTER PER SET.`_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFMISC0x00000218; NBIO[1:0]NBIFMISC0=10[3,1]3_A000h`

Bits	Description
31:15	Reserved.
14	SMN_VWR_VCHG_SET14_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set14 . sticky
13	SMN_VWR_VCHG_SET13_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set13 . sticky
12	SMN_VWR_VCHG_SET12_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set12 . sticky
11	SMN_VWR_VCHG_SET11_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set11 . sticky
10	SMN_VWR_VCHG_SET10_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set10 . sticky
9	SMN_VWR_VCHG_SET9_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set9 . sticky
8	SMN_VWR_VCHG_SET8_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set8 . sticky
7	SMN_VWR_VCHG_SET7_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set7 . sticky
6	SMN_VWR_VCHG_SET6_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set6 . sticky
5	SMN_VWR_VCHG_SET5_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set5 . sticky
4	SMN_VWR_VCHG_SET4_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set4 . sticky
3	SMN_VWR_VCHG_SET3_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set3 . sticky
2	SMN_VWR_VCHG_SET2_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set2 . sticky
1	SMN_VWR_VCHG_SET1_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set1 . sticky
0	SMN_VWR_VCHG_SET0_DIFFDET_DEF_REV. Read-write. Reset: 0. 1: reverse default behavior for value change diff detection of set0 . sticky

NBIO0NBIFMISC0x0000021C...NBIO1NBIFMISC2x0000021C (NBIFMM::NBIF_MGCG_CTRL_LCLK)

Read-write. Reset: 0000_0100h.

NBIF_MGCG CTNTROL REGISTER.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000021C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000021C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h`

Bits	Description
31:14	Reserved.
13	NBIF_MGCG_AER_DIS_LCLK. Read-write. Reset: 0. Init: 0. LCLK MGCG disable for aer branch.
12	NBIF_MGCG_REG_DIS_LCLK. Read-write. Reset: 0. Init: 0. LCLK MGCG disable for regs branch.
11	NBIF_MGCG_DMA_DIS_LCLK. Read-write. Reset: 0. Init: 0. LCLK MGCG disable for dma branch.
10	NBIF_MGCG_HST_DIS_LCLK. Read-write. Reset: 0. Init: 0. LCLK MGCG disable for hst branch.
9:2	NBIF_MGCG_HYSTERESIS_LCLK. Read-write. Reset: 40h. MGCG HYSTERESIS for gating count.
1	NBIF_MGCG_MODE_LCLK. Read-write. Reset: 0. MGCG working mode.
0	NBIF_MGCG_EN_LCLK. Read-write. Reset: 0. Init: 1. MGCG ENABLE.

NBIO0NBIFMISC0x00000220...NBIO1NBIFMISC2x00000220 (NBIFMM::NBIF_DS_CTRL_LCLK)

Read-write. Reset: 0100_0000h.

NBIF LCLK DEEPSLEEP CTRL REGISTER.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000220; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000220; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	NBIF_LCLK_DS_TIMER . Read-write. Reset: 0100h. Idle timer to assert NBIF_NBIO_lclk_idle.
15:1	Reserved.
0	NBIF_LCLK_DS_EN . Read-write. Reset: 0. NBIF LCLK DS ENABLE.

NBIO0NBIFMISC0x00000224...NBIO1NBIFMISC2x00000224 (NBIFMM::SMN_MST_CNTL0)

nBIF SMN_MST per-bif/per-port control register group0.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000224; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000224; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:30	Reserved.
29	MULTI_SMN_TRANS_ID_DIS_DNS_DEV1. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only. Effective for either switch down stream port or RC port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	MULTI_SMN_TRANS_ID_DIS_DNS_DEV0. Read-write. Reset: 0. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only. Effective for either switch down stream port or RC port.
27:26	Reserved.
25	SMN_POST_MASK_EN_DNS_DEV1. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0. Effective for either switch down stream port or RC port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
24	SMN_POST_MASK_EN_DNS_DEV0. Read-write. Reset: 0. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0. Effective for either switch down stream port or RC port.
23:22	Reserved.
21	SMN_ZERO_BE_RD_EN_DNS_DEV1. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. Effective for either switch down stream port or RC port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	SMN_ZERO_BE_RD_EN_DNS_DEV0. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. Effective for either switch down stream port or RC port.
19:18	Reserved.
17	SMN_ZERO_BE_WR_EN_DNS_DEV1. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE. Effective for either switch down stream port or RC port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	SMN_ZERO_BE_WR_EN_DNS_DEV0. Read-write. Reset: 0. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE. Effective for either switch down stream port or RC port.
15:12	Reserved.
11	MULTI_SMN_TRANS_ID_DIS_UPS. Read-write. Reset: 0. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only.
10	SMN_POST_MASK_EN_UPS. Read-write. Reset: 0. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0.
9	SMN_ZERO_BE_RD_EN_UPS. Read-write. Reset: 0. 0: Disable SMN_MST to send out read requests with zero BE; 1: Enable SMN_MST to send out read requests with zero BE by overriding original be with all-one. Effective only when switch upstream port exists.
8	SMN_ZERO_BE_WR_EN_UPS. Read-write. Reset: 0. 0: Disable SMN_MST to send out wirtre requests with zero BE; 1: Enable SMN_MST to send out wirtre requests with zero BE. Effective only when switch upstream port exists.

7:2	Reserved.
1:0	SMN_ARB_MODE . Read-write. Reset: 1h. 2'b00: Round robin mode; others: different types of fixed priority. 1: VWR->BUP->GSI->PCR; 2: BUP->GSI->PCR->VWR; 3: GSI->PCR->VWR->BUP.

NBIO0NBIFMISC0x00000228...NBIO1NBIFMISC2x00000228 (NBIFMM::SMN_MST_EP_CNTL1)

nBIF SMN_MST EP control register group1.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000228; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000228; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15	SMN_POST_MASK_EN_EP_DEV1_PF7. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
14	SMN_POST_MASK_EN_EP_DEV1_PF6. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13	SMN_POST_MASK_EN_EP_DEV1_PF5. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
12	SMN_POST_MASK_EN_EP_DEV1_PF4. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11	SMN_POST_MASK_EN_EP_DEV1_PF3. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
10	SMN_POST_MASK_EN_EP_DEV1_PF2. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
9	SMN_POST_MASK_EN_EP_DEV1_PF1. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	SMN_POST_MASK_EN_EP_DEV1_PF0. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	SMN_POST_MASK_EN_EP_DEV0_PF7. Read-write. Reset: 0. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0.
6	SMN_POST_MASK_EN_EP_DEV0_PF6. Read-write. Reset: 0. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0.
5	SMN_POST_MASK_EN_EP_DEV0_PF5. Read-write. Reset: 0. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0.
4	SMN_POST_MASK_EN_EP_DEV0_PF4. Read-write. Reset: 0. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0.
3	SMN_POST_MASK_EN_EP_DEV0_PF3. Read-write. Reset: 0. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0.

2	SMN_POST_MASK_EN_EP_DEV0_PF2. Read-write. Reset: 0. 0: do normal map from request posted field to AxCache[0]; 1: all NP and P use AxCache[0]=0.
1	SMN_POST_MASK_EN_EP_DEV0_PF1. Read-write. Reset: 0. 0: do normal map from request posted field to AxCache[0]; 1: all NP and P use AxCache[0]=0.
0	SMN_POST_MASK_EN_EP_DEV0_PF0. Read-write. Reset: 0. 0: do normal map from request posted field to AxCache[0]; 1: all NP and P use AxCache[0]=0.

NBIO0NBIFMISC0x0000022C...NBIO1NBIFMISC2x0000022C (NBIFMM::SMN_MST_EP_CNTL2)

nBIF SMN_MST EP control register group2.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000022C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000022C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF7. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
14	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF6. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF5. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
12	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF4. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF3. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
10	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF2. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
9	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF1. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF0. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF7. Read-write. Reset: 0. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only.
6	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF6. Read-write. Reset: 0. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only.
5	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF5. Read-write. Reset: 0. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only.
4	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF4. Read-write. Reset: 0. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only.
3	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF3. Read-write. Reset: 0. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only.

2	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF2. Read-write. Reset: 0. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only.
1	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF1. Read-write. Reset: 0. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only.
0	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF0. Read-write. Reset: 0. 0: use cycling increasemental SMN transaction ID (0~15) for write only; 1: use fixed SMN transaction ID (0) for write only.

NBIO0NBIFMISC0x00000230...NBIO1NBIFMISC2x00000230 (NBIFMM::NBIF_SDP_VWR_VCHG_DIS_CTRL)

Read-write. Reset: 0000_0000h.

NBIF-SDP VIRTUAL WIRE DISABLE REGISTER PER SET.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000230; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000230; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:25	Reserved.
24	SDP_VWR_VCHG_SWDS_P0_DIS. Read-write. Reset: 0. 1: SDP Virtual wire feature local disable for switch downstream port 0
23:8	Reserved.
7	SDP_VWR_VCHG_ENDP_F7_DIS. Read-write. Reset: 0. 1: SDP Virtual wire feature local disable for endpoint function7
6	SDP_VWR_VCHG_ENDP_F6_DIS. Read-write. Reset: 0. 1: SDP Virtual wire feature local disable for endpoint function6
5	SDP_VWR_VCHG_ENDP_F5_DIS. Read-write. Reset: 0. 1: SDP Virtual wire feature local disable for endpoint function5
4	SDP_VWR_VCHG_ENDP_F4_DIS. Read-write. Reset: 0. 1: SDP Virtual wire feature local disable for endpoint function4
3	SDP_VWR_VCHG_ENDP_F3_DIS. Read-write. Reset: 0. 1: SDP Virtual wire feature local disable for endpoint function3
2	SDP_VWR_VCHG_ENDP_F2_DIS. Read-write. Reset: 0. 1: SDP Virtual wire feature local disable for endpoint function2
1	SDP_VWR_VCHG_ENDP_F1_DIS. Read-write. Reset: 0. 1: SDP Virtual wire feature local disable for endpoint function1
0	SDP_VWR_VCHG_ENDP_F0_DIS. Read-write. Reset: 0. 1: SDP Virtual wire feature local disable for endpoint function0

**NBIO0NBIFMISC0x00000234...NBIO1NBIFMISC2x00000234
(NBIFMM::NBIF_SDP_VWR_VCHG_RST_CTRL0)**

Read-write. Reset: 0000_0000h.

NBIF-SDP VIRTUAL WIRE RESET CONTROL0 REGISTER PER SET.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000234; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000234; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:25	Reserved.
24	SDP_VWR_VCHG_SWDS_P0_RST_OVRD_EN . Read-write. Reset: 0. 1: override hardware default behavior of hard_reset trigger for downstream port 0
23:8	Reserved.
7	SDP_VWR_VCHG_ENDP_F7_RST_OVRD_EN . Read-write. Reset: 0. 1: override hardware default behavior of hard_reset trigger for endpoint 7
6	SDP_VWR_VCHG_ENDP_F6_RST_OVRD_EN . Read-write. Reset: 0. 1: override hardware default behavior of hard_reset trigger for endpoint 6
5	SDP_VWR_VCHG_ENDP_F5_RST_OVRD_EN . Read-write. Reset: 0. 1: override hardware default behavior of hard_reset trigger for endpoint 5
4	SDP_VWR_VCHG_ENDP_F4_RST_OVRD_EN . Read-write. Reset: 0. 1: override hardware default behavior of hard_reset trigger for endpoint 4
3	SDP_VWR_VCHG_ENDP_F3_RST_OVRD_EN . Read-write. Reset: 0. 1: override hardware default behavior of hard_reset trigger for endpoint 3
2	SDP_VWR_VCHG_ENDP_F2_RST_OVRD_EN . Read-write. Reset: 0. 1: override hardware default behavior of hard_reset trigger for endpoint 2
1	SDP_VWR_VCHG_ENDP_F1_RST_OVRD_EN . Read-write. Reset: 0. 1: override hardware default behavior of hard_reset trigger for endpoint 1
0	SDP_VWR_VCHG_ENDP_F0_RST_OVRD_EN . Read-write. Reset: 0. 1: override hardware default behavior of hard_reset trigger for endpoint 0

**NBIO0NBIFMISC0x00000238...NBIO1NBIFMISC2x00000238
(NBIFMM::NBIF_SDP_VWR_VCHG_RST_CTRL1)**

Read-write. Reset: 0000_0000h.

NBIF-SDP VIRTUAL WIRE RESET CONTROL1 REGISTER PER SET.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000238; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000238; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:25	Reserved.
24	SDP_VWR_VCHG_SWDS_P0_RST_OVRD_VAL. Read-write. Reset: 0. 1: override value when override en for switch downstream port 0
23:8	Reserved.
7	SDP_VWR_VCHG_ENDP_F7_RST_OVRD_VAL. Read-write. Reset: 0. 1: override value when override en for endpoint function 7
6	SDP_VWR_VCHG_ENDP_F6_RST_OVRD_VAL. Read-write. Reset: 0. 1: override value when override en for endpoint function 6
5	SDP_VWR_VCHG_ENDP_F5_RST_OVRD_VAL. Read-write. Reset: 0. 1: override value when override en for endpoint function 5
4	SDP_VWR_VCHG_ENDP_F4_RST_OVRD_VAL. Read-write. Reset: 0. 1: override value when override en for endpoint function 4
3	SDP_VWR_VCHG_ENDP_F3_RST_OVRD_VAL. Read-write. Reset: 0. 1: override value when override en for endpoint function 3
2	SDP_VWR_VCHG_ENDP_F2_RST_OVRD_VAL. Read-write. Reset: 0. 1: override value when override en for endpoint function 2
1	SDP_VWR_VCHG_ENDP_F1_RST_OVRD_VAL. Read-write. Reset: 0. 1: override value when override en for endpoint function 1
0	SDP_VWR_VCHG_ENDP_F0_RST_OVRD_VAL. Read-write. Reset: 0. 1: override value when override en for endpoint function 0

NBIO0NBIFMISC0x0000023C...NBIO1NBIFMISC2x0000023C (NBIFMM::NBIF_SDP_VWR_VCHG_TRIG)

Read-write. Reset: 0000_0000h.

NBIF-SDP VIRTUAL WIRE TRIGGER BY REGISTER WRITE-1 per set

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000023C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000023C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:25	Reserved.
24	SDP_VWR_VCHG_SWDS_P0_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for switch downstream port0
23:8	Reserved.
7	SDP_VWR_VCHG_ENDP_F7_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for endpoint function7
6	SDP_VWR_VCHG_ENDP_F6_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for endpoint function6
5	SDP_VWR_VCHG_ENDP_F5_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for endpoint function5
4	SDP_VWR_VCHG_ENDP_F4_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for endpoint function4
3	SDP_VWR_VCHG_ENDP_F3_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for endpoint function3
2	SDP_VWR_VCHG_ENDP_F2_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for endpoint function2
1	SDP_VWR_VCHG_ENDP_F1_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for endpoint function1
0	SDP_VWR_VCHG_ENDP_F0_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for endpoint function0

**NBIO0NBIFMISC0x00000250...NBIO1NBIFMISC1x00000250
(NBIFMM::NBIF_GMI_LUT_REMOTE_TX_CTRL)**

Read-write. Reset: 0000_0001h.

control register for NBIF's gmi-lut-remote-table transmitter.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x00000250; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x00000250; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:1	Reserved.
0	NBIF_GMI_LUT_REMOTE_TX_EN. Read-write. Reset: 1. enable bit for NBIF's gmi-lut-remote-table transmitter. 1: enable.

**NBIO0NBIFMISC0x00000254...NBIO1NBIFMISC1x00000254
(NBIFMM::NBIF_GMI_AER_REMOTE_TX_CTRL)**

Read-write. Reset: 0000_AA4Eh.

control register for NBIF's AER-dedicated-for-MPDMA-remote-trans transmitter.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x00000254; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x00000254; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:16	Reserved.
15	REMOT_GATE_PCR_ALL_EN. Read-write. Reset: 1. 1b1, when there is remote trans rts assert, always block host config path until all remote trans finished.
14:8	REMOTE_AWID. Read-write. Reset: 2Ah. The Bit[10:4] of AWID of remote trans,default is UniteID of NBIF.
7:5	REMOTE_SECURITY_SEL. Read-write. Reset: 2h. The security level value for remote trans.
4	REMOTE_AER_STATE_VECTOR_CLR. Read-write. Reset: 0. FW write 1 to one cycle pulse,clr the err bit map for remote instance err.
3	REMOTE_AER_TLP_SEND_EN. Read-write. Reset: 1. Indicate if allow to send multi OT for AER TLP.
2	REMOTE_AER_RX_BACKPRESURE_EN. Read-write. Reset: 1. Indicate enable backpressure SMN datapath if receive pipe for RX store remote err inform full.
1	REMOTE_AER_TX_BACKPRESURE_EN. Read-write. Reset: 1. Indicate enable backpressure main datapath if fifo for TX store remote err inform full
0	NBIF_GMI_AER_REMOTE_TX_EN. Read-write. Reset: 0. enable bit for NBIF's remote-MPDMA's AER transmitter. 1: enable.

NBIO0NBIFMISC0x00000260...NBIO1NBIFMISC2x00000260 (NBIFMM::NBIF_SHUB_TODET_CTRL)

Read-write. Reset: 07FF_0700h.

NBIF-SHUB timeout response control.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000260; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000260; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description																		
31:16	NBIF_SHUB_TIMEOUT_COUNT. Read-write. Reset: 07FFh. Number of timer unit for timeout value(2.6s by default).																		
15:11	Reserved.																		
10:8	NBIF_SHUB_TODET_TIMER_UNIT. Read-write. Reset: 7h. Unit of timer of NBIF-SHUB timeout detection. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>200ns</td></tr> <tr> <td>1h</td><td>20.47us</td></tr> <tr> <td>2h</td><td>40.94us</td></tr> <tr> <td>3h</td><td>81.88us</td></tr> <tr> <td>4h</td><td>163.76us</td></tr> <tr> <td>5h</td><td>327.52us</td></tr> <tr> <td>6h</td><td>655.04us</td></tr> <tr> <td>7h</td><td>1.3ms</td></tr> </table>	Value	Description	0h	200ns	1h	20.47us	2h	40.94us	3h	81.88us	4h	163.76us	5h	327.52us	6h	655.04us	7h	1.3ms
Value	Description																		
0h	200ns																		
1h	20.47us																		
2h	40.94us																		
3h	81.88us																		
4h	163.76us																		
5h	327.52us																		
6h	655.04us																		
7h	1.3ms																		
7:2	Reserved.																		
1	NBIF_SHUB_TODET_AER_LOG_EN. Read-write. Reset: 0. 1: NBIF_SHUB timeout response AER log enable. 0: NBIF_SHUB timeout response AER log disable.																		
0	NBIF_SHUB_TODET_EN. Read-write. Reset: 0. 1: NBIF_SHUB timeout response enable. 0: NBIF_SHUB timeout response disable.																		

**NBIO0NBIFMISC0x00000264...NBIO1NBIFMISC2x00000264
(NBIFMM::NBIF_SHUB_TODET_CLIENT_CTRL)**

Read-write. Reset: 0000_0000h.

NBIF-SHUB timeout response control for per-client.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000264; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000264; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	NBIF_SHUB_TODET_SLVERR_EN . Read-write. Reset: 0000_0000h. Enable SLVERR return on timeout for each client.

**NBIO0NBIFMISC0x00000268...NBIO1NBIFMISC2x00000268
(NBIFMM::NBIF_SHUB_TODET_CLIENT_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

NBIF-SHUB timeout response status for per-client. sticky.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000268; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000268; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	NBIF_SHUB_TODET_CLIENT_STATUS . Read,Write-1-to-clear. Reset: 0000_0000h. Timeout detected status for each client. RW1CS type.

**NBIO0NBIFMISC0x0000026C...NBIO1NBIFMISC2x0000026C
(NBIFMM::NBIF_SHUB_TODET_SYNCFLOOD_CTRL)**

Read-write. Reset: 0000_0000h.

NBIF-SHUB timeout response control for per-client.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000026C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000026C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	NBIF_SHUB_TODET_SYNCFLOOD_EN . Read-write. Reset: 0000_0000h. Enable sync-flood triggering on timeout for each client.

**NBIO0NBIFMISC0x00000270...NBIO1NBIFMISC2x00000270
(NBIFMM::NBIF_SHUB_TODET_CLIENT_CTRL2)**

Read-write. Reset: 0000_0000h.

NBIF-SHUB timeout response control for per-client.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000270; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000270; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	NBIF_SHUB_TODET_SLVERR_EN2 . Read-write. Reset: 0000_0000h. Enable SLVERR return on timeout for each client.

**NBIO0NBIFMISC0x00000274...NBIO1NBIFMISC2x00000274
(NBIFMM::NBIF_SHUB_TODET_CLIENT_STATUS2)**

Read,Write-1-to-clear. Reset: 0000_0000h.

NBIF-SHUB timeout response status for per-client. sticky.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000274; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000274; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	NBIF_SHUB_TODET_CLIENT_STATUS2 . Read,Write-1-to-clear. Reset: 0000_0000h. Timeout detected status for each client. RW1CS type.

**NBIO0NBIFMISC0x00000278...NBIO1NBIFMISC2x00000278
(NBIFMM::NBIF_SHUB_TODET_SYNCFLOOD_CTRL2)**

Read-write. Reset: 0000_0000h.

NBIF-SHUB timeout response control for per-client.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000278; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000278; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	NBIF_SHUB_TODET_SYNCFLOOD_EN2. Read-write. Reset: 0000_0000h. Enable sync-flood triggering on timeout for each client.

NBIO0NBIFMISC0x0000027C...NBIO1NBIFMISC2x0000027C (NBIFMM::BIF_MISC_HW_DEBUG_REG1)

Read-write. Reset: FF00_FF00h.

hardware debug register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000027C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000027C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	BIF_MISC_31_DEBUG_REG1. Read-write. Reset: 1. bit31
30	BIF_MISC_30_DEBUG_REG1. Read-write. Reset: 1. bit30.
29	BIF_MISC_29_DEBUG_REG1. Read-write. Reset: 1. bit29.
28	BIF_MISC_28_DEBUG_REG1. Read-write. Reset: 1. bit28.
27	BIF_MISC_27_DEBUG_REG1. Read-write. Reset: 1. bit27.
26	BIF_MISC_26_DEBUG_REG1. Read-write. Reset: 1. bit26.
25	BIF_MISC_25_DEBUG_REG1. Read-write. Reset: 1. bit25.
24	BIF_MISC_24_DEBUG_REG1. Read-write. Reset: 1. bit24.
23	BIF_MISC_23_DEBUG_REG1. Read-write. Reset: 0. bit23.
22	BIF_MISC_22_DEBUG_REG1. Read-write. Reset: 0. bit22.
21	BIF_MISC_21_DEBUG_REG1. Read-write. Reset: 0. bit21
20	BIF_MISC_20_DEBUG_REG1. Read-write. Reset: 0. bit20
19	BIF_MISC_19_DEBUG_REG1. Read-write. Reset: 0. bit19.
18	BIF_MISC_18_DEBUG_REG1. Read-write. Reset: 0. bit18.
17	BIF_MISC_17_DEBUG_REG1. Read-write. Reset: 0. bit17.
16	BIF_MISC_16_DEBUG_REG1. Read-write. Reset: 0. bit16.
15	BIF_MISC_15_DEBUG_REG1. Read-write. Reset: 1. bit15
14	BIF_MISC_14_DEBUG_REG1. Read-write. Reset: 1. bit14.
13	BIF_MISC_13_DEBUG_REG1. Read-write. Reset: 1. bit13.
12	BIF_MISC_12_DEBUG_REG1. Read-write. Reset: 1. bit12.
11	BIF_MISC_11_DEBUG_REG1. Read-write. Reset: 1. bit11.
10	BIF_MISC_10_DEBUG_REG1. Read-write. Reset: 1. bit10.
9	BIF_MISC_09_DEBUG_REG1. Read-write. Reset: 1. bit9.
8	BIF_MISC_08_DEBUG_REG1. Read-write. Reset: 1. bit8.
7	BIF_MISC_07_DEBUG_REG1. Read-write. Reset: 0. bit7.
6	BIF_MISC_06_DEBUG_REG1. Read-write. Reset: 0. bit6.
5	BIF_MISC_05_DEBUG_REG1. Read-write. Reset: 0. bit5
4	BIF_MISC_04_DEBUG_REG1. Read-write. Reset: 0. bit4
3	BIF_MISC_03_DEBUG_REG1. Read-write. Reset: 0. bit3.
2	BIF_MISC_02_DEBUG_REG1. Read-write. Reset: 0. bit2.
1	BIF_MISC_01_DEBUG_REG1. Read-write. Reset: 0. bit1.
0	BIF_MISC_00_DEBUG_REG1. Read-write. Reset: 0. bit0.

NBIO0NBIFMISC0x00000280...NBIO1NBIFMISC2x00000280 (NBIFMM::DMA_SDP_PORT_DEBUG)

Read-write. Reset: 0000_0000h.	
DMA SDP port control register for debug.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000280; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000280; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h	
Bits	Description
31:24	DMA_SDP_PORT_WRRSP_CREDIT_VLD_FOR_VC. Read-write. Reset: 00h. 1: deassert the VC write response credit valid.
23:16	DMA_SDP_PORT_RDRSP_CREDIT_VLD_FOR_VC. Read-write. Reset: 00h. 1: deassert the VC read response credit valid.
15:8	DMA_SDP_PORT_DAT_CREDIT_RDY_FOR_VC. Read-write. Reset: 00h. 1: deassert the VC data credit ready.
7:0	DMA_SDP_PORT_REQ_CREDIT_RDY_FOR_VC. Read-write. Reset: 00h. 1: deassert the VC request credit ready.

NBIO0NBIFMISC0x00000284...NBIO1NBIFMISC2x00000284 (NBIFMM::HST_SDP_PORT_DEBUG)

Read-write. Reset: 0000_0000h.	
HST SDP port control register for debug.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000284; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000284; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h	
Bits	Description
31:8	Reserved.
7:6	HST_SDP_PORT_DAT_CREDIT_VLD_FOR_VC. Read-write. Reset: 0h. 1: deassert the data credit valid.
5:4	HST_SDP_PORT_REQ_CREDIT_VLD_FOR_VC. Read-write. Reset: 0h. 1: deassert the request credit valid.
3:2	HST_SDP_PORT_WRRSP_CREDIT_RDY_FOR_VC. Read-write. Reset: 0h. 1: deassert the write response credit ready.
1:0	HST_SDP_PORT_RDRSP_CREDIT_RDY_FOR_VC. Read-write. Reset: 0h. 1: deassert the read response credit ready.

NBIO0NBIFMISC0x00000288...NBIO1NBIFMISC2x00000288 (NBIFMM::SDP_PORT_MONITOR_CONTROL)

Read-write. Reset: 0000_0000h.	
SDP Port Monitor Controller.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000288; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000288; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h	
Bits	Description
31:4	Reserved.
3	SDP_PORT_MONITOR_UNITID_EN. Read-write. Reset: 0. 1: Enable SDP Monitor by SDP UnitID.
2	SDP_PORT_MONITOR_ADDRESS_EN. Read-write. Reset: 0. 1: Enable SDP Monitor by SDP Address.
1	HST_SDP_PORT_MONITOR_EN. Read-write. Reset: 0. 1: Enable SDP Monitor for HOST path.
0	DMA_SDP_PORT_MONITOR_EN. Read-write. Reset: 0. 1: Enable SDP Monitor for DMA path.

NBIO0NBIFMISC0x0000028C...NBIO1NBIFMISC2x0000028C (NBIFMM::SDP_PORT_MONITOR_ADDRESS0)

Read-write. Reset: 0000_0000h.	
SDP Port Monitor Address0.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000028C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000028C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h	
Bits	Description
31:0	SDP_PORT_MONITOR_ADDRESS0. Read-write. Reset: 0000_0000h. Monitor SDP trans by SDP Address0.

NBIO0NBIFMISC0x00000290...NBIO1NBIFMISC2x00000290 (NBIFMM::SDP_PORT_MONITOR_ADDRESS1)

Read-write. Reset: 0000_0000h.

SDP Port Monitor Address1.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000290; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000290; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	SDP_PORT_MONITOR_ADDRESS1 . Read-write. Reset: 0000_0000h. Monitor SDP trans by SDP Address1.

NBIO0NBIFMISC0x00000294...NBIO1NBIFMISC2x00000294 (NBIFMM::SDP_PORT_MONITOR_UNITID)

Read-write. Reset: 0000_0000h.

SDP Port Monitor UnitID.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000294; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000294; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:11	Reserved.
10:0	SDP_PORT_MONITOR_UNITID . Read-write. Reset: 000h. Monitor SDP trans by SDP UnitID.

NBIO0NBIFMISC0x00000298...NBIO1NBIFMISC2x00000298 (NBIFMM::SDP_PORT_MONITOR_INFO0)

Read-only. Reset: 0000_0000h.

SDP Port Monitor Info0.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000298; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000298; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	SDP_PORT_MONITOR_INFO_ADDRESS0 . Read-only. Reset: 0000_0000h. Monitor SDP address0.

NBIO0NBIFMISC0x0000029C...NBIO1NBIFMISC2x0000029C (NBIFMM::SDP_PORT_MONITOR_INFO1)

Read-only. Reset: 0000_0000h.

SDP Port Monitor Info1.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000029C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000029C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	SDP_PORT_MONITOR_INFO_ADDRESS1 . Read-only. Reset: 0000_0000h. Monitor SDP address1.

NBIO0NBIFMISC0x000002A0...NBIO1NBIFMISC2x000002A0 (NBIFMM::SDP_PORT_MONITOR_INFO2)

Read-only. Reset: 0000_0000h.

SDP Port Monitor Info2.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000002A0; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000002A0; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	SDP_PORT_MONITOR_INFO_STREAMID . Read-only. Reset: 0000h. Monitor SDP Req StreamID.
15	Reserved.
14:12	SDP_PORT_MONITOR_INFO_SECLEVEL . Read-only. Reset: 0h. Monitor SDP Req SecLevel.
11	SDP_PORT_MONITOR_INFO_RSPPASSPW . Read-only. Reset: 0. Monitor SDP Req RspPassPW.
10	SDP_PORT_MONITOR_INFO_PASSPW . Read-only. Reset: 0. Monitor SDP Req PassPW.
9	SDP_PORT_MONITOR_INFO_IO . Read-only. Reset: 0. Monitor SDP Req IO.
8:3	SDP_PORT_MONITOR_INFO_CMD . Read-only. Reset: 00h. Monitor SDP Req CMD.
2	SDP_PORT_MONITOR_INFO_CHAIN . Read-only. Reset: 0. Monitor SDP Req Chain.
1:0	SDP_PORT_MONITOR_INFO_BLOCKLEVEL . Read-only. Reset: 0h. Monitor SDP Req BlockLevel.

NBIO0NBIFMISC0x000002A4...NBIO1NBIFMISC2x000002A4 (NBIFMM::SDP_PORT_MONITOR_INFO3)

Read-only. Reset: 0000_0000h.

SDP Port Monitor Info3.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000002A4; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000002A4; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:30	Reserved.
29:24	SDP_PORT_MONITOR_INFO_LEN. Read-only. Reset: 00h. Monitor SDP Req Length.
23:21	SDP_PORT_MONITOR_INFO_VC. Read-only. Reset: 0h. Monitor SDP Req VC.
20:10	SDP_PORT_MONITOR_INFO_UNITID. Read-only. Reset: 000h. Monitor SDP Req UnitID.
9:0	SDP_PORT_MONITOR_INFO_TAG. Read-only. Reset: 000h. Monitor SDP Req Tag.

NBIO0NBIFMISC0x000002A8...NBIO1NBIFMISC2x000002A8 (NBIFMM::SDP_PORT_MONITOR_INFO4)

Read-only. Reset: 0000_0000h.

SDP Port Monitor Info4.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000002A8; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000002A8; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:8	Reserved.
7:0	SDP_PORT_MONITOR_INFO_ATTR. Read-only. Reset: 00h. Monitor SDP Req Attr.

**NBIO0NBIFMISC0x00000300...NBIO1NBIFMISC2x00000300
(NBIFMM::BIFC_HRP_SDP_WRRSP_POOLCRED_ALLOC)**

Read-write. Reset: 0000_0011h.

Register of Pool Credit Allocation for HRP WrRsp.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000300; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000300; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:8	Reserved.
7:4	VC1_ALLOC. Read-write. Reset: 1h. Pool Credit Allocation for VC1.
3:0	VC0_ALLOC. Read-write. Reset: 1h. Pool Credit Allocation for VC0.

**NBIO0NBIFMISC0x00000304...NBIO1NBIFMISC2x00000304
(NBIFMM::BIFC_HRP_SDP_RDRSP_POOLCRED_ALLOC)**

Read-write. Reset: 0000_0001h.

Register of Pool Credit Allocation for HRP RdRsp.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000304; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000304; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:8	Reserved.
7:4	VC1_ALLOC. Read-write. Reset: 0h. Pool Credit Allocation for VC1.
3:0	VC0_ALLOC. Read-write. Reset: 1h. Pool Credit Allocation for VC0.

**NBIO0NBIFMISC0x00000308...NBIO1NBIFMISC2x00000308
(NBIFMM::BIFC_GMI_SDP_REQ_POOLCRED_ALLOC)**

Read-write.

Register of Pool Credit Allocation for GMI Req.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000308; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000308; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:28	VC7_ALLOC. Read-write. Pool Credit Allocation for VC7. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0h
27:24	VC6_ALLOC. Read-write. Reset: 1h. Pool Credit Allocation for VC6.
23:20	VC5_ALLOC. Read-write. Pool Credit Allocation for VC5. Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h Reset: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: 0h
19:16	VC4_ALLOC. Read-write. Pool Credit Allocation for VC4. Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h Reset: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: 0h
15:12	VC3_ALLOC. Read-write. Pool Credit Allocation for VC3. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0h
11:8	VC2_ALLOC. Read-write. Reset: 0h. Pool Credit Allocation for VC2.
7:4	VC1_ALLOC. Read-write. Reset: 1h. Pool Credit Allocation for VC1.
3:0	VC0_ALLOC. Read-write. Reset: 1h. Pool Credit Allocation for VC0.

**NBIO0NBIFMISC0x0000030C...NBIO1NBIFMISC2x0000030C
(NBIFMM::BIFC_GMI_SDP_DAT_POOLCRED_ALLOC)**

Read-write.

Register of Pool Credit Allocation for GMI OrigData.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000030C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000030C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:28	VC7_ALLOC. Read-write. Pool Credit Allocation for VC7. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0h
27:24	VC6_ALLOC. Read-write. Reset: 1h. Pool Credit Allocation for VC6.
23:20	VC5_ALLOC. Read-write. Pool Credit Allocation for VC5. Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h Reset: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: 0h
19:16	VC4_ALLOC. Read-write. Pool Credit Allocation for VC4. Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h Reset: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: 0h
15:12	VC3_ALLOC. Read-write. Pool Credit Allocation for VC3. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0h
11:8	VC2_ALLOC. Read-write. Reset: 0h. Pool Credit Allocation for VC2.
7:4	VC1_ALLOC. Read-write. Reset: 1h. Pool Credit Allocation for VC1.
3:0	VC0_ALLOC. Read-write. Reset: 1h. Pool Credit Allocation for VC0.

**NBIO0NBIFMISC0x00000310...NBIO1NBIFMISC2x00000310
(NBIFMM::BIFC_GMI_SST_RDRSP_POOLCRED_ALLOC)**

Read-write. Reset: 2222_0202h.

Register of Pool Credit Allocation for RDPSP on GMI-SST interface.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000310; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000310; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:28	VC7_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC7.
27:24	VC6_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC6.
23:20	VC5_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC5.
19:16	VC4_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC4.
15:12	VC3_ALLOC. Read-write. Reset: 0h. Pool Credit Allocation for VC3.
11:8	VC2_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC2.
7:4	VC1_ALLOC. Read-write. Reset: 0h. Pool Credit Allocation for VC1.
3:0	VC0_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC0.

**NBIO0NBIFMISC0x00000314...NBIO1NBIFMISC2x00000314
(NBIFMM::BIFC_GMI_SST_WRRSP_POOLCRED_ALLOC)**

Read-write. Reset: 2222_2222h.

Register of Pool Credit Allocation for WRPSP on GMI-SST interface.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000314; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000314; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:28	VC7_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC7.
27:24	VC6_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC6.
23:20	VC5_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC5.
19:16	VC4_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC4.
15:12	VC3_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC3.
11:8	VC2_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC2.
7:4	VC1_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC1.
3:0	VC0_ALLOC. Read-write. Reset: 2h. Pool Credit Allocation for VC0.

**NBIO0NBIFMISC0x00000318...NBIO1NBIFMISC2x00000318
(NBIFMM::DISCON_HYSTERESIS_HEAD_CTRL)**

Read-write. Reset: 0000_0000h.

Register of for enlarge the disconnect hysteresis.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000318; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000318; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:12	Reserved.
11:8	GMI_UPS_SDP_DISCON_HYSTERESIS_H. Read-write. Reset: 0h. disconnect hysteresis header for GMI_UPS.
7:4	Reserved.
3:0	GMI_DNS_SDP_DISCON_HYSTERESIS_H. Read-write. Reset: 0h. disconnect hysteresis header for GMI_DNS.

NBIO0NBIFMISC0x0000032C...NBIO1NBIFMISC2x0000032C (NBIFMM::BIFC_MCA_SMN_CTRL0)

Read-write. Reset: 0000_0000h.

[MCA SMN](#) control register 0.[_inst\[NBIF\[2:0\]\]_nbio0_aliasSMN](#); NBIO0NBIFMISC[2:0]x0000032C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h[_inst\[NBIF\[2:0\]\]_nbio1_aliasSMN](#); NBIO1NBIFMISC[2:0]x0000032C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:1	Reserved.
0	MCA_SMN_POSTED . Read-write. Reset: 0. Bufferable/posted, only valid for write.

NBIO0NBIFMISC0x00000348...NBIO1NBIFMISC2x00000348 (NBIFMM::BIFC_EARLY_WAKEUP_CNTL)

Read-write. Reset: 0000_0000h.

.

[_inst\[NBIF\[2:0\]\]_nbio0_aliasSMN](#); NBIO0NBIFMISC[2:0]x00000348; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h[_inst\[NBIF\[2:0\]\]_nbio1_aliasSMN](#); NBIO1NBIFMISC[2:0]x00000348; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:3	Reserved.
2	NBIF_EARLY_WAKEUP_ALLOW_AER_ACTIVE . Read-write. Reset: 0. 1: allow nbif_aer_busy to trigger early wake up; 0: not allow nbif_aer_busy .
1	NBIF_EARLY_WAKEUP_BY_CLIENT_DS_EXIT . Read-write. Reset: 0. 1: early wakeup SDP port to upstream component by client deep-sleep de-assert.
0	NBIF_EARLY_WAKEUP_BY_CLIENT_ACTIVE . Read-write. Reset: 0. 1:early wakeup SDP port to upstream component by client active.

NBIO0NBIFMISC0x00000380...NBIO1NBIFMISC1x00000380 (NBIFMM::NBIF_DIH_RSP_CTRL)

Read-write. Reset: 0000_0322h.

NBIF DIH Response Control.

[_inst\[NBIF\[1:0\]\]_nbio0_aliasSMN](#); NBIO0NBIFMISC[1:0]x00000380; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h[_inst\[NBIF\[1:0\]\]_nbio1_aliasSMN](#); NBIO1NBIFMISC[1:0]x00000380; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:12	Reserved.
11	DIH_GSI_RDRSP_BYPASS . Read-write. Reset: 0. 0 -- Not Bypass the Read Response Error Check; 1 -- Bypass the Read Response Error Check.
10	DIH_GSI_RDRSP_DATASTATUS_ACCUM_EN . Read-write. Reset: 0. 0 -- Don't Accumulate the Read Response Data Status; 1 -- Accumulate the Read Response Data Status.
9	DIH_GSI_RDRSP_STATUS_ACCUM_EN . Read-write. Reset: 1. 0 -- Don't Accumulate the Read Response Status; 1 -- Accumulate the Read Response Status.
8	NBIF_DIH_RDRSP_ACCUM_SEL . Read-write. Reset: 1. 0 -- DECERR has higher priority when accumulate RdRspStatus, 1 -- SLVERR has higher priority when accumulate RdRspStatus.
7:6	Reserved.
5	NBIF_DIH_DATASTATUS_OVERRIDE_STATUS . Read-write. Reset: 1. 1: Override the status by read response data status. 0: Don't override the status by read response data status.
4	NBIF_DIH_RDRSP_ZERO . Read-write. Reset: 0. 1: Return all 0 data response when flush/timeout. 0: Return all 1 data response when flush/timeout.
3:0	NBIF_DIH_GMICPL_WRRSP_STATUS0 . Read-write. Reset: 2h. The WrRsp Status when DDR is not ready, or MSI/MSIX is not enable.

**NBIO0NBIFMISC0x00000384...NBIO1NBIFMISC1x00000384
(NBIFMM::NBIF_DIH_FLUSH_STATUS_CTRL)**

Read-write. Reset: 006B_0322h.

NBIF DIH Flush Response Control.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x00000384; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x00000384; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:23	Reserved.
22	NBIF_DIH_FLUSH_GMI_PATH. Read-write. Reset: 1. 1: Flush will flush DIH->GMI path. 0: Flush will not flush DIH->GMI path.
21	NBIF_DIH_FLUSH_PENDING. Read-write. Reset: 1. 1: Flush will be done when there is no trans pending. 0: Flush will be done no matter there is trans pending or not.
20	NBIF_DIH_FLUSH_EN_RESET. Read-write. Reset: 0. 1: Enable flush for CFG reset path. 0: Disable flush for CFG reset path.
19	NBIF_DIH_FLUSH_EN_FUNCMASK. Read-write. Reset: 1. 1: Enable flush for funcmask path. 0: Disable flush for function mask path.
18	NBIF_DIH_FLUSH_EN_HST. Read-write. Reset: 0. 1: Enable flush for Host path. 0: Disable flush for Host path.
17	NBIF_DIH_FLUSH_EN_MPDMA. Read-write. Reset: 1. 1: Enable flush for MPDMA path. 0: Disable flush for MPDMA path.
16	NBIF_DIH_AER_EN_FLUSH. Read-write. Reset: 1. 1: Log AER when DIH is flush. 0: Don't log AER when DIH is flush.
15:10	Reserved.
9:8	NBIF_DIH_RDRSP_DATASTATUS_FLUSH. Read-write. Reset: 3h. The RdRsp Data Status when DIH is flush.
7:4	NBIF_DIH_RSP_STATUS_FLUSH_HST. Read-write. Reset: 2h. The Host WrRsp/RdRsp Status when DIH is flush.
3:0	NBIF_DIH_RSP_STATUS_FLUSH_MPDMA. Read-write. Reset: 2h. The MPDMA WrRsp/RdRsp Status when DIH is flush.

**NBIO0NBIFMISC0x00000388...NBIO1NBIFMISC1x00000388
(NBIFMM::NBIF_DIH_TIMEOUT_STATUS_CTRL)**

Read-write. Reset: 0001_0322h.

NBIF DIH Timeout Response Control.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x00000388; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x00000388; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:17	Reserved.
16	NBIF_DIH_AER_EN_TIMEOUT. Read-write. Reset: 1. 1: Log AER when DIH is timeout. 0: Don't log AER when DIH is timeout.
15:10	Reserved.
9:8	NBIF_DIH_RDRSP_DATASTATUS_TIMEOUT. Read-write. Reset: 3h. The RdRsp Data Status when DIH is timeout.
7:4	NBIF_DIH_RSP_STATUS_TIMEOUT_HST. Read-write. Reset: 2h. The Host WrRsp/RdRsp Status when DIH is timeout.
3:0	NBIF_DIH_RSP_STATUS_TIMEOUT_MPDMA. Read-write. Reset: 2h. The MPDMA WrRsp/RdRsp Status when DIH is timeout.

NBIO0NBIFMISC0x0000038C...NBIO1NBIFMISC1x0000038C (NBIFMM::NBIF_DIH_TODET_CTRL)

Read-write. Reset: 07FF_0701h.

NBIF-DIH timeout response control.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x0000038C; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x0000038C; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description																		
31:16	NBIF_DIH_TIMEOUT_COUNT . Read-write. Reset: 07FFh. Number of timer unit for timeout value(2.6s by default).																		
15:11	Reserved.																		
10:8	NBIF_DIH_TODET_TIMER_UNIT . Read-write. Reset: 7h. Unit of timer of NBIF-DIH timeout detection. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>200ns</td></tr> <tr> <td>1h</td><td>20.47us</td></tr> <tr> <td>2h</td><td>40.94us</td></tr> <tr> <td>3h</td><td>81.88us</td></tr> <tr> <td>4h</td><td>163.76us</td></tr> <tr> <td>5h</td><td>327.52us</td></tr> <tr> <td>6h</td><td>655.04us</td></tr> <tr> <td>7h</td><td>1.3ms</td></tr> </table>	Value	Description	0h	200ns	1h	20.47us	2h	40.94us	3h	81.88us	4h	163.76us	5h	327.52us	6h	655.04us	7h	1.3ms
Value	Description																		
0h	200ns																		
1h	20.47us																		
2h	40.94us																		
3h	81.88us																		
4h	163.76us																		
5h	327.52us																		
6h	655.04us																		
7h	1.3ms																		
7:1	Reserved.																		
0	NBIF_DIH_TODET_EN . Read-write. Reset: 1. 1: NBIF_DIH timeout response enable. 0: NBIF_DIH timeout response disable.																		

NBIO0NBIFMISC0x00000390...NBIO1NBIFMISC1x00000390 (NBIFMM::NBIF_DIH_TODET_CLIENT_CTRL)

Read-write. Reset: 0000_003Fh.

NBIF-DIH timeout response control for per-client.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x00000390; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x00000390; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:6	Reserved.
5	NBIF_DIH_TODET_SLVERR_EN_RESET . Read-write. Reset: 1. Enable SLVERR return on timeout for reset.
4	NBIF_DIH_TODET_SLVERR_EN_FUNCMASK . Read-write. Reset: 1. Enable SLVERR return on timeout for Write Function Mask to 0.
3	NBIF_DIH_TODET_SLVERR_EN_GSI_P . Read-write. Reset: 1. Enable SLVERR return on timeout for GSI P request.
2	NBIF_DIH_TODET_SLVERR_EN_GSI_NP . Read-write. Reset: 1. Enable SLVERR return on timeout for GSI NP request.
1	NBIF_DIH_TODET_SLVERR_EN_PCR . Read-write. Reset: 1. Enable SLVERR return on timeout for PCR request.
0	NBIF_DIH_TODET_SLVERR_EN_MPDMA . Read-write. Reset: 1. Enable SLVERR return on timeout for MPDMA interrupt.

**NBIO0NBIFMISC0x00000394...NBIO1NBIFMISC1x00000394
(NBIFMM::NBIF_DIH_TODET_CLIENT_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

NBIF-DIH timeout response status for per-client. sticky.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x00000394; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x00000394; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:6	Reserved.
5	NBIF_DIH_TODET_CLIENT_STATUS_RESET. Read,Write-1-to-clear. Reset: 0. Timeout detected status for flush. RW1CS type.
4	NBIF_DIH_TODET_CLIENT_STATUS_FUNCMASK. Read,Write-1-to-clear. Reset: 0. Timeout detected status for Write Function Mask to 0. RW1CS type.
3	NBIF_DIH_TODET_CLIENT_STATUS_GSI_P. Read,Write-1-to-clear. Reset: 0. Timeout detected status for GSI P request. RW1CS type.
2	NBIF_DIH_TODET_CLIENT_STATUS_GSI_NP. Read,Write-1-to-clear. Reset: 0. Timeout detected status for GSI NP request. RW1CS type.
1	NBIF_DIH_TODET_CLIENT_STATUS_PCR. Read,Write-1-to-clear. Reset: 0. Timeout detected status for PCR request. RW1CS type.
0	NBIF_DIH_TODET_CLIENT_STATUS_MPDMA. Read,Write-1-to-clear. Reset: 0. Timeout detected status for MPDMA interrupt. RW1CS type.

**NBIO0NBIFMISC0x00000398...NBIO1NBIFMISC1x00000398
(NBIFMM::NBIF_DIH_TODET_SYNCFLOOD_CTRL)**

Read-write. Reset: 0000_0000h.

NBIF-DIH timeout response control for per-client.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x00000398; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x00000398; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:6	Reserved.
5	NBIF_DIH_TODET_SYNCFLOOD_EN_RESET. Read-write. Reset: 0. Enable sync-flood triggering on timeout for CFG reset.
4	NBIF_DIH_TODET_SYNCFLOOD_EN_FUNCMASK. Read-write. Reset: 0. Enable sync-flood triggering on timeout for Write Function Mask to 0.
3	NBIF_DIH_TODET_SYNCFLOOD_EN_GSI_P. Read-write. Reset: 0. Enable sync-flood triggering on timeout for GSI P request.
2	NBIF_DIH_TODET_SYNCFLOOD_EN_GSI_NP. Read-write. Reset: 0. Enable sync-flood triggering on timeout for GSI NP request.
1	NBIF_DIH_TODET_SYNCFLOOD_EN_PCR. Read-write. Reset: 0. Enable sync-flood triggering on timeout for PCR request.
0	NBIF_DIH_TODET_SYNCFLOOD_EN_MPDMA. Read-write. Reset: 0. Enable sync-flood triggering on timeout for MPDMA interrupt.

NBIO0NBIFMISC0x0000039C...NBIO1NBIFMISC1x0000039C (NBIFMM::NBIF_DIH_CONTROL)

Read-write. Reset: 0000_0000h.

NBIF DIH module control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x0000039C; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x0000039C; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:7	Reserved.
6	NBIF_DIH_DECODE_MODE . Read-write. Reset: 0. 1--NBIF will return dummy response when host hit MSI/MSIX reserved space. 0--NBIF will send the request to SMN when host hit MSI/MSIX reserved space.
5	NBIF_DIH_STATUS_EN . Read-write. Reset: 0. 0=Disable. 1=Enable. Enable to select entry information from DIH response buffer into STATUS register. 0 -- disable, 1 -- enable.
4:0	NBIF_DIH_STATUS_INDEX . Read-write. Reset: 00h. Index to select entry information from DIH response buffer into STATUS register.

NBIO0NBIFMISC0x000003A0...NBIO1NBIFMISC1x000003A0 (NBIFMM::NBIF_DIH_STATUS0)

Read-only. Reset: 0000_0000h.

DIH response buffer status0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x000003A0; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x000003A0; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31	DIH_RESPONSE_BUFFER_MSIX_EN_STATUS . Read-only. Reset: 0. Inside DIH response buffer, indicate the msix enable of this entry.
30	DIH_RESPONSE_BUFFER_MSI_EN_STATUS . Read-only. Reset: 0. Inside DIH response buffer, indicate the msi enable of this entry.
29	DIH_RESPONSE_BUFFER_IS_MSI_STATUS . Read-only. Reset: 0. Inside DIH response buffer, indicate whether is msi of this entry.
28:18	DIH_RESPONSE_BUFFER_VECTOR_STATUS . Read-only. Reset: 000h. Inside DIH response buffer, indicate the vector of this entry.
17:11	DIH_RESPONSE_BUFFER_VF_ID_STATUS . Read-only. Reset: 00h. Inside DIH response buffer, indicate the vf id of this entry.
10	DIH_RESPONSE_BUFFER_IS_VF_STATUS . Read-only. Reset: 0. Inside DIH response buffer, indicate whether is vf of this entry.
9:6	DIH_RESPONSE_BUFFER_INSTANCE_ID_STATUS . Read-only. Reset: 0h. Inside DIH response buffer, indicate the instance ID of this entry.
5	DIH_RESPONSE_BUFFER_IS_LOCAL_STATUS . Read-only. Reset: 0. Inside DIH response buffer, indicate whether is local of this entry.
4:0	DIH_RESPONSE_BUFFER_CMD_STATUS . Read-only. Reset: 00h. Inside DIH response buffer, indicate the command of this entry.

NBIO0NBIFMISC0x000003A4...NBIO1NBIFMISC1x000003A4 (NBIFMM::NBIF_DIH_STATUS1)

Read-only. Reset: 0000_0000h.

DIH response buffer status1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x000003A4; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x000003A4; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:25	Reserved.
24:22	DIH_RESPONSE_BUFFER_VC_STATUS . Read-only. Reset: 0h. Inside DIH response buffer, indicate the vc of this entry.
21:11	DIH_RESPONSE_BUFFER_UNITID_STATUS . Read-only. Reset: 000h. Inside DIH response buffer, indicate the unitid of this entry.
10:1	DIH_RESPONSE_BUFFER_TAG_STATUS . Read-only. Reset: 000h. Inside DIH response buffer, indicate the tag of this entry.
0	DIH_RESPONSE_BUFFER_FUNC_MASK_STATUS . Read-only. Reset: 0. Inside DIH response buffer, indicate the function mask of this entry.

NBIO0NBIFMISC0x000003A8...NBIO1NBIFMISC1x000003A8 (NBIFMM::NBIF_DIH_STATUS2)

Read-only. Reset: 0000_0000h.

DIH response buffer status2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x000003A8; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x000003A8; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:11	Reserved.
10:8	DIH_RESPONSE_BUFFER_RSP_TARGET_STATUS . Read-only. Reset: 0h. Inside DIH response buffer, indicate what's the response target.
7:5	DIH_RESPONSE_BUFFER_HIT_PENDING_VALUE_STATUS . Read-only. Reset: 0h. Inside DIH response buffer, indicate which pending does Host access.
4	DIH_RESPONSE_BUFFER_HIT_PENDING_STATUS . Read-only. Reset: 0. Inside DIH response buffer, indicate whether Host access pending bits register.
3	DIH_RESPONSE_BUFFER_HIT_MASK_STATUS . Read-only. Reset: 0. Inside DIH response buffer, indicate whether Host access mask bits register.
2	DIH_RESPONSE_BUFFER_HIT_DATA_STATUS . Read-only. Reset: 0. Inside DIH response buffer, indicate whether Host access data register.
1	DIH_RESPONSE_BUFFER_HIT_UPPER_ADDRESS_STATUS . Read-only. Reset: 0. Inside DIH response buffer, indicate whether Host access upper address register.
0	DIH_RESPONSE_BUFFER_HIT_ADDRESS_STATUS . Read-only. Reset: 0. Inside DIH response buffer, indicate whether Host access address register.

NBIO0NBIFMISC0x000003AC...NBIO1NBIFMISC1x000003AC (NBIFMM::NBIF_DIH_STATUS3)

Read-only. Reset: 0000_0000h.

DIH response buffer status3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x000003AC; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x000003AC; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:24	Reserved.
23	DIH_RSP_TO_RESET_END_ERROR_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_reset_end_error status.
22	DIH_RSP_TO_FUNCMASK_END_ERROR_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_funcmask_end_error status.
21	DIH_RSP_TO_GSI_RDRSP_ERROR_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_gsi_rdrsp_error status.
20	DIH_RSP_TO_GSI_WRRSP_ERROR_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_gsi_wrrsp_error status.
19	DIH_RSP_TO_PCR_RDRSP_ERROR_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_pcr_rdrsp_error status.
18	DIH_RSP_TO_PCR_WRRSP_ERROR_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_pcr_wrrsp_error status.
17	DIH_RSP_TO_GMICPL_ERROR_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_gmicpl_error status.
16	DIH_RSP_TO_RESET_END_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_reset_end status.
15	DIH_RSP_TO_FUNCMASK_END_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_funcmask_end status.
14	DIH_RSP_TO_GSI_WRRSP2_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_gsi_wrrsp2 status.
13	DIH_RSP_TO_GSI_WRRSP1_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_gsi_wrrsp1 status.
12	DIH_RSP_TO_GSI_WRRSP0_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_gsi_wrrsp0 status.
11	DIH_RSP_TO_GSI_PENDING_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_gsi_pending status.
10	DIH_RSP_TO_GSI_RDRSP_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_gsi_rdrsp status.
9	DIH_RSP_TO_PCR_WRRSP2_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_pcr_wrrsp2 status.
8	DIH_RSP_TO_PCR_WRRSP1_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_pcr_wrrsp1 status.
7	DIH_RSP_TO_PCR_WRRSP0_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_pcr_wrrsp0 status.
6	DIH_RSP_TO_PCR_RDRSP_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_pcr_rdrsp status.
5	DIH_RSP_TO_GMICPL_INT_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_gmicpl_int status.
4	DIH_RSP_TO_GMICPL_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_gmicpl status.
3	DIH_RSP_TO_GMIREQ_MASK0_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_gmireq_mask0 status.
2	DIH_RSP_TO_GMIREQ_PENDING_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_gmireq_pending status.
1	DIH_RSP_TO_INT_UMASK_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_int_umask status.
0	DIH_RSP_TO_INT_MPDMA_STATUS. Read-only. Reset: 0. Indicate dih_rsp_to_int_mpdma status.

NBIO0NBIFMISC0x000003B0...NBIO1NBIFMISC1x000003B0**(NBIFMM::NBIF_DIH_RESPONSE_BUFFER_VALID)**

Read-only. Reset: 0000_0000h.

DIH response buffer valid.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x000003B0; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x000003B0; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:23	Reserved.
22:0	DIH_RESPONSE_BUFFER_VALID. Read-only. Reset: 00_0000h. Indicate dih_response_buffer_valid.

**NBIO0NBIFMISC0x000003B4...NBIO1NBIFMISC1x000003B4
(NBIFMM::NBIF_DIH_RESPONSE_BUFFER_RSP_VALID)**

Read-only. Reset: 0000_0000h.

DIH response buffer valid.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x000003B4; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x000003B4; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:23	Reserved.
22:0	DIH_RESPONSE_BUFFER_RSP_VALID. Read-only. Reset: 00_0000h. Indicate dih_response_buffer_rsp_valid.

NBIO0NBIFMISC0x000003B8...NBIO1NBIFMISC1x000003B8 (NBIFMM::NBIF_DIH_FLUSH_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

NBIF DIH Flush Status.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x000003B8; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x000003B8; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:5	Reserved.
4	DIH_HST_INT_ERROR. Read,Write-1-to-clear. Reset: 0. DIH receive error response when trigger host interrupt. RW1CS type.
3	DIH_RESET_ERROR. Read,Write-1-to-clear. Reset: 0. DIH receive error response when reset DDR. RW1CS type.
2	DIH_FUNCMASK_ERROR. Read,Write-1-to-clear. Reset: 0. DIH receive error response when send function mask. RW1CS type.
1	DIH_CFG_REG_RESET_DONE. Read,Write-1-to-clear. Reset: 0. DIH CFG Register Reset is done. RW1CS type.
0	DIH_RESPONSE_BUFFER_FLUSH_DONE. Read,Write-1-to-clear. Reset: 0. DIH Response Buffer Flush is done. RW1CS type.

**NBIO0NBIFMISC0x000003BC...NBIO1NBIFMISC1x000003BC
(NBIFMM::NBIF_DIH_RSP_LOG_ERR_CTRL)**

Read-write. Reset: 0002_010Ch.

NBIF DIH Response Log Error Control.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x000003BC; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x000003BC; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description																		
31:20	Reserved.																		
19:16	DIH_RESPONSE_DATASTATUS_LOG_ERROR. Read-write. Reset: 2h. Onehot bit to indicate which type of SDP read data response should be log error. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Reserved.</td></tr> <tr> <td>1h</td><td>SDP_DATASTATUS_NODATA</td></tr> <tr> <td>2h</td><td>SDP_DATASTATUS_DATAERR</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> <tr> <td>4h</td><td>SDP_DATASTATUS_RETRANSMIT</td></tr> <tr> <td>7h-5h</td><td>Reserved.</td></tr> <tr> <td>8h</td><td>SDP_DATASTATUS_VALID</td></tr> <tr> <td>Fh-9h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Reserved.	1h	SDP_DATASTATUS_NODATA	2h	SDP_DATASTATUS_DATAERR	3h	Reserved.	4h	SDP_DATASTATUS_RETRANSMIT	7h-5h	Reserved.	8h	SDP_DATASTATUS_VALID	Fh-9h	Reserved.
Value	Description																		
0h	Reserved.																		
1h	SDP_DATASTATUS_NODATA																		
2h	SDP_DATASTATUS_DATAERR																		
3h	Reserved.																		
4h	SDP_DATASTATUS_RETRANSMIT																		
7h-5h	Reserved.																		
8h	SDP_DATASTATUS_VALID																		
Fh-9h	Reserved.																		
15:0	DIH_RESPONSE_STATUS_LOG_ERROR. Read-write. Reset: 010Ch. Description: Onehot bit to indicate which type of SDP response should be log error. Bit0 ,SDP_RSP_OK ; Bit1 ,SDP_RSP_EXOK ; Bit2 ,SDP_RSP_SLVERR ; Bit3 ,SDP_RSP_DECERR ; Bit4 ,SDP_RSP_EARLY ; Bit5 ,SDP_RSP_OKNODATA ; Bit6 ,SDP_RSP_PROTVIOL ; Bit7 ,SDP_RSP_TRANSERR ; Bit8 ,SDP_RSP_CMPTO ; Bit9 ,SDP_RSP_RESERVED0 ; Bit10,SDP_RSP_EXSLVERR ; Bit11,SDP_RSP_EXDECERR ; Bit12,SDP_RSP_CRS ; Bit13,SDP_RSP_RESERVED1 ; Bit14,SDP_RSP_EXPROTVIOL; Bit15,SDP_RSP_EXTRANSERR.																		

**NBIO0NBIFMISC0x000003C0...NBIO1NBIFMISC2x000003C0
(NBIFMM::BIFC_PERF_CNT_MMIO_RD_H16BIT)**

Read-only. Reset: 0000_0000h.

BIFC performance counter registers high 16bit.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003C0; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003C0; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15:0	PERF_CNT_MMIO_RD_VALUE_H16BIT. Read-only. Reset: 0000h. MMIO_RD count value high 16bit.

**NBIO0NBIFMISC0x000003C4...NBIO1NBIFMISC2x000003C4
(NBIFMM::BIFC_PERF_CNT_MMIO_WR_H16BIT)**

Read-only. Reset: 0000_0000h.

BIFC performance counter registers high 16bit.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003C4; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003C4; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15:0	PERF_CNT_MMIO_WR_VALUE_H16BIT . Read-only. Reset: 0000h. MMIO_WR count value high 16bit.

**NBIO0NBIFMISC0x000003C8...NBIO1NBIFMISC2x000003C8
(NBIFMM::BIFC_PERF_CNT_DMA_RD_H16BIT)**

Read-only. Reset: 0000_0000h.

BIFC performance counter registers high 16bit.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003C8; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003C8; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15:0	PERF_CNT_DMA_RD_VALUE_H16BIT . Read-only. Reset: 0000h. DMA_RD count value high 16bit.

**NBIO0NBIFMISC0x000003CC...NBIO1NBIFMISC2x000003CC
(NBIFMM::BIFC_PERF_CNT_DMA_WR_H16BIT)**

Read-only. Reset: 0000_0000h.

BIFC performance counter registers high 16bits.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003CC; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003CC; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15:0	PERF_CNT_DMA_WR_VALUE_H16BIT . Read-only. Reset: 0000h. DMA_WR count value high 16bits.

**NBIO0NBIFMISC0x000003D0...NBIO1NBIFMISC2x000003D0
(NBIFMM::NBIF_PERF_COM_COUNT_ENABLE)**

Read-write. Reset: 0000_0002h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003D0; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003D0; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:5	Reserved.
4	LEGACY_OUT_REALTIME_SEL . Read-write. Reset: 0. 1'b1:output the real time counter value. 1'b0:output the shadow trigger fetch value.
3	START_COUNT_NOPULS . Read-write. Reset: 0. 1'b1 let counter fsm enter count state directly,not to wait the common pulse.1'b0 fsm enter count state after receive a common pulse.
2:1	NBIF_COM_COUNT_VALUE . Read-write. Reset: 1h. Determine the count pulse period.2'b00-32'hFFFF_FFFF,2'b01-32'h0000_00FF,2'10-32'h00FF_FFFF,2'h11-32'h0FFF_FFFF.
0	NBIF_COM_COUNT_ENABLE . Read-write. Reset: 0. Enable the common counter start count.

NBIO0NBIFMISC0x000003D4...NBIO1NBIFMISC2x000003D4 (NBIFMM::NBIF_SDP_PERF_CNT_FSM)

Reset: 0000_0011h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003D4; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003D4; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:26	Reserved.
25:15	SDP_PERF_REQ_UNIT_ID . Read-write. Reset: 000h. The united for read length to be count.
14	SDP_PERF_CNT3_RESET . Read-write. Reset: 0. SDP perf count 3 reset.
13	SDP_PERF_CNT2_RESET . Read-write. Reset: 0. SDP perf count 2 reset.
12	SDP_PERF_CNT1_RESET . Read-write. Reset: 0. SDP perf count 1 reset.
11	SDP_PERF_CNT0_RESET . Read-write. Reset: 0. SDP perf count 0 reset.
10	SDP_PERF_CNT_DONE . Read-only. Reset: 0. Indicate the count done
9	SDP_PRE_FLD_GLOBAL_SHADOW_WR . Read-write. Reset: 0. Write 1'b1 one cycle pulse. Trigger according perf counter
8	SDP_GLOBAL_PERF_RESET_TGL_DELAY_EN . Read-write. Reset: 0.
7:4	SDP_GLOBAL_PERF_RESET_TGL_DELAY_COUNT . Read-write. Reset: 1h. Determine the state machine delay state time.
3:0	SDP_GLOBAL_SHADOW_TGL_DELAY_COUNT . Read-write. Reset: 1h. Determin the count last time.

NBIO0NBIFMISC0x000003D8...NBIO1NBIFMISC2x000003D8 (NBIFMM::NBIF_SDP_PERF_COUNTER)

Read-write. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003D8; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003D8; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:25	SDP_PERF_CNT_3_SEL . Read-write. Reset: 00h. Event select for according counter.
24:18	SDP_PERF_CNT_2_SEL . Read-write. Reset: 00h. Event select for according counter.
17:11	SDP_PERF_CNT_1_SEL . Read-write. Reset: 00h. Event select for according counter.
10:4	SDP_PERF_CNT_0_SEL . Read-write. Reset: 00h. Event select for according counter.
3	SDP_PERF_CNT_3_EN . Read-write. Reset: 0. Enable according counter.
2	SDP_PERF_CNT_2_EN . Read-write. Reset: 0. Enable according counter.
1	SDP_PERF_CNT_1_EN . Read-write. Reset: 0. Enable according counter.
0	SDP_PERF_CNT_0_EN . Read-write. Reset: 0. Enable according counter.

NBIO0NBIFMISC0x000003DC...NBIO1NBIFMISC2x000003DC (NBIFMM::NBIF_SDP_PERF_CNT_0_VALUE_L32BIT)

Read-only. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003DC; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003DC; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	SDP_PERF_CNT_0_VALUE_L32BIT . Read-only. Reset: 0000_0000h. The final count value for according counter. Low 32bit of the NBIF_SDP_PERF_CNT_0_VALUE[47:0].

NBIO0NBIFMISC0x000003E0...NBIO1NBIFMISC2x000003E0 (NBIFMM::NBIF_SDP_PERF_CNT_1_VALUE_L32BIT)

Read-only. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003E0; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003E0; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	SDP_PERF_CNT_1_VALUE_L32BIT . Read-only. Reset: 0000_0000h. The final count value for according counter. Low 32bit of the NBIF_SDP_PERF_CNT_1_VALUE[47:0].

**NBIO0NBIFMISC0x000003E4...NBIO1NBIFMISC2x000003E4
(NBIFMM::NBIF_SDP_PERF_CNT_2_VALUE_L32BIT)**

Read-only. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003E4; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003E4; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	SDP_PERF_CNT_2_VALUE_L32BIT . Read-only. Reset: 0000_0000h. The final count value for according counter. Low 32bit of the NBIF_SDP_PERF_CNT_2_VALUE[47:0].

**NBIO0NBIFMISC0x000003E8...NBIO1NBIFMISC2x000003E8
(NBIFMM::NBIF_SDP_PERF_CNT_3_VALUE_L32BIT)**

Read-only. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003E8; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003E8; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:0	SDP_PERF_CNT_3_VALUE_L32BIT . Read-only. Reset: 0000_0000h. The final count value for according counter. Low 32bit of the NBIF_SDP_PERF_CNT_3_VALUE[47:0].

**NBIO0NBIFMISC0x000003EC...NBIO1NBIFMISC2x000003EC
(NBIFMM::NBIF_SDP_PERF_CNT_0_VALUE_H16BIT)**

Read-only. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003EC; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003EC; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15:0	SDP_PERF_CNT_0_VALUE_H16BIT . Read-only. Reset: 0000h. The final count value for according counter. High 16bit of the NBIF_SDP_PERF_CNT_0_VALUE[47:0].

**NBIO0NBIFMISC0x000003F0...NBIO1NBIFMISC2x000003F0
(NBIFMM::NBIF_SDP_PERF_CNT_1_VALUE_H16BIT)**

Read-only. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003F0; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003F0; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15:0	SDP_PERF_CNT_1_VALUE_H16BIT . Read-only. Reset: 0000h. The final count value for according counter. High 16bit of the NBIF_SDP_PERF_CNT_1_VALUE[47:0].

**NBIO0NBIFMISC0x000003F4...NBIO1NBIFMISC2x000003F4
(NBIFMM::NBIF_SDP_PERF_CNT_2_VALUE_H16BIT)**

Read-only. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003F4; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003F4; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15:0	SDP_PERF_CNT_2_VALUE_H16BIT . Read-only. Reset: 0000h. The final count value for according counter. High 16bit of the NBIF_SDP_PERF_CNT_2_VALUE[47:0].

**NBIO0NBIFMISC0x000003F8...NBIO1NBIFMISC2x000003F8
(NBIFMM::NBIF_SDP_PERF_CNT_3_VALUE_H16BIT)**

Read-only. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003F8; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003F8; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:16	Reserved.
15:0	SDP_PERF_CNT_3_VALUE_H16BIT . Read-only. Reset: 0000h. The final count value for according counter. High 16bit of the NBIF_SDP_PERF_CNT_3_VALUE[47:0].

NBIO0NBIFMISC0x000003FC...NBIO1NBIFMISC2x000003FC (NBIFMM::NBIF_BX_PERF_CNT_FSM)

Reset: 0000_0011h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x000003FC; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x000003FC; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:11	Reserved.
10	BX_PERF_CNT_DONE . Read-only. Reset: 0. Indicate the count done.
9	BX_PRE_FLD_GLOBAL_SHADOW_WR . Read-write. Reset: 0. Write 1'b1 one cycle pulse, Trigger the according perf counter.
8	BX_GLOBAL_PERF_RESET_TGL_DELAY_EN . Read-write. Reset: 0.
7:4	BX_GLOBAL_PERF_RESET_TGL_DELAY_COUNT . Read-write. Reset: 1h. Determine the state machine delay state time.
3:0	BX_GLOBAL_SHADOW_TGL_DELAY_COUNT . Read-write. Reset: 1h. Determine the count last time.

NBIO0NBIFMISC0x00000400...NBIO1NBIFMISC1x00000400 (NBIFMM::NBIF_DIH_RSP_CTRL1)

Read-write. Reset: 2222_201Fh.

NBIF DIH Response Control 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x00000400; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x00000400; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:28	NBIF_DIH_GSI_RDRSP_STATUS0 . Read-write. Reset: 2h. If Response Status from DDR is not success, DIH return the status to GSI read response.
27:24	NBIF_DIH_GSI_WRRSP_STATUS0 . Read-write. Reset: 2h. If Response Status from DDR is not success, DIH return the status to GSI write response.
23:20	NBIF_DIH_PCR_RDRSP_STATUS0 . Read-write. Reset: 2h. If Response Status from DDR is not success, DIH return the status to PCR read response.
19:16	NBIF_DIH_PCR_WRRSP_STATUS0 . Read-write. Reset: 2h. If Response Status from DDR is not success, DIH return the status to PCR write response.
15:12	NBIF_DIH_GMICPL_WRRSP_STATUS1 . Read-write. Reset: 2h. If Response Status from DDR is not success, DIH return the status to MPDMA.
11:5	Reserved.
4	NBIF_DIH_GSI_RDRSP_STATUS0_EN . Read-write. Reset: 1. Enable the GSI read response status override by DIH.
3	NBIF_DIH_GSI_WRRSP_STATUS0_EN . Read-write. Reset: 1. Enable the GSI write response status override by DIH.
2	NBIF_DIH_PCR_RDRSP_STATUS0_EN . Read-write. Reset: 1. Enable the PCR read response status override by DIH.
1	NBIF_DIH_PCR_WRRSP_STATUS0_EN . Read-write. Reset: 1. Enable the PCR write response status override by DIH.
0	NBIF_DIH_GMICPL_WRRSP_STATUS1_EN . Read-write. Reset: 1. Enable the GMICPL write response status override by DIH.

NBIO0NBIFMISC0x00000404...NBIO1NBIFMISC1x00000404 (NBIFMM::NBIF_DIH_ARB_CTRL0)

Read-write. Reset: 4924_9102h.

NBIF DIH Arbiter Control0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x00000404; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x00000404; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description										
31:30	FUNCTION_MASK_VS_PER_FUNC_INTERRUPT_ARB_PRIORITY. Read-write. Reset: 1h. Aribter for the request from function mask and per function interrupt. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Reserved.</td></tr> <tr> <td>1h</td><td>Per function interrupt request</td></tr> <tr> <td>2h</td><td>Function mask request</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Reserved.	1h	Per function interrupt request	2h	Function mask request	3h	Reserved.
Value	Description										
0h	Reserved.										
1h	Per function interrupt request										
2h	Function mask request										
3h	Reserved.										
29	FUNCTION_MASK_VS_PER_FUNC_INTERRUPT_ARB_MODE. Read-write. Reset: 0. Aribter for the request from function mask and per function interrupt. 0: Round-Robin; 1: SP mode.										
28:27	DIH_GMIREQ_INT_REQ_ARB_PRIORITY. Read-write. Reset: 1h. Aribter for the interrupt request from DIH to GMIREQ. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Reserved.</td></tr> <tr> <td>1h</td><td>Normal response path</td></tr> <tr> <td>2h</td><td>Host write 0 to mask path</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Reserved.	1h	Normal response path	2h	Host write 0 to mask path	3h	Reserved.
Value	Description										
0h	Reserved.										
1h	Normal response path										
2h	Host write 0 to mask path										
3h	Reserved.										
26	DIH_GMIREQ_INT_REQ_ARB_MODE. Read-write. Reset: 0. Aribter for the interrupt request from DIH to GMIREQ. 0: Round-Robin; 1: SP mode.										
25:24	DIH_GSI_RDRSP_ARB_PRIORITY. Read-write. Reset: 1h. Aribter for the write response from DIH to GSI. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Reserved.</td></tr> <tr> <td>1h</td><td>Normal response path</td></tr> <tr> <td>2h</td><td>Timeout and flush path</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Reserved.	1h	Normal response path	2h	Timeout and flush path	3h	Reserved.
Value	Description										
0h	Reserved.										
1h	Normal response path										
2h	Timeout and flush path										
3h	Reserved.										
23	DIH_GSI_RDRSP_ARB_MODE. Read-write. Reset: 0. Aribter for the write response from DIH to GSI. 0: Round-Robin; 1: SP mode.										
22:21	DIH_GSI_WRRSP_ARB_PRIORITY. Read-write. Reset: 1h. Aribter for the write response from DIH to GSI. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Reserved.</td></tr> <tr> <td>1h</td><td>Normal response path</td></tr> <tr> <td>2h</td><td>Timeout and flush path</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	Reserved.	1h	Normal response path	2h	Timeout and flush path	3h	Reserved.
Value	Description										
0h	Reserved.										
1h	Normal response path										
2h	Timeout and flush path										
3h	Reserved.										
20	DIH_GSI_WRRSP_ARB_MODE. Read-write. Reset: 0. Aribter for the write response from DIH to GSI. 0: Round-Robin; 1: SP mode.										
19:18	GSI_DIH_PNP_ARB_PRIORITY. Read-write. Reset: 1h. Aribter for the MMIO post and non-post request.										

	ValidValues:	
	Value	Description
	0h	Reserved.
	1h	Non-post request path
	2h	Post request path
	3h	Reserved.
17	GSI_DIH_PNP_ARB_MODE. Read-write. Reset: 0. Aribter for the MMIO post and non-post request. 0: Round-Robin; 1: SP mode.	
16:15	DIH_PCR_RDRSP_ARB_PRIORITY. Read-write. Reset: 1h. Aribter for the read response from DIH to PCR.	
	ValidValues:	
	Value	Description
	0h	Reserved.
	1h	Normal response path
	2h	Timeout and flush path
	3h	Reserved.
14	DIH_PCR_RDRSP_ARB_MODE. Read-write. Reset: 0. Aribter for the read response from DIH to PCR. 0: Round-Robin; 1: SP mode.	
13:12	DIH_PCR_WRRSP_ARB_PRIORITY. Read-write. Reset: 1h. Aribter for the write response from DIH to PCR.	
	ValidValues:	
	Value	Description
	0h	Reserved.
	1h	Normal response path
	2h	Timeout and flush path
	3h	Reserved.
11	DIH_PCR_WRRSP_ARB_MODE. Read-write. Reset: 0. Aribter for the write response from DIH to PCR. 0: Round-Robin; 1: SP mode.	
10:8	DIH_GMICPL_WRRSP_ARB_PRIORITY. Read-write. Reset: 1h. Aribter for the response from DIH to GMICPL.	
	ValidValues:	
	Value	Description
	0h	Reserved.
	1h	DDR not ready, or MSI/MSIX_ENABLE is 0, return dummy response
	2h	Normal response path
	3h	Reserved.
	4h	Timeout and flush path
	7h-5h	Reserved.
7	DIH_GMICPL_WRRSP_ARB_MODE. Read-write. Reset: 0. Aribter for the response from DIH to GMICPL. 0: Round-Robin; 1: SP mode.	
6:1	DIH_GMIREQ_NORMAL_REQ_ARB_PRIORITY. Read-write. Reset: 01h. Aribter for the request from DIH to GMIREQ normal transaction. Onehot bit for each path.	

Valid Values:	
Value	Description
00h	Reserved.
01h	MPDMA path
02h	CFG path
03h	Reserved.
04h	MMIO read path
07h-05h	Reserved.
08h	MMIO write path
0Fh-09h	Reserved.
10h	Function mask & Per function interrupt path
1Fh-11h	Reserved.
20h	Reset path
3Fh-21h	Reserved.
0	DIH_GMIREQ_NORMAL_REQ_ARB_MODE. Read-write. Reset: 0. Arbiter for the request from DIH to GMIREQ normal transaction. 0: Round-Robin; 1: SP mode.

NBIO0NBIFMISC0x00000408...NBIO1NBIFMISC1x00000408 (NBIFMM::NBIF_DIH_ARB_CTRL1)

Read-write. Reset: 0000_0000h.

NBIF DIH Arbiter Control1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x00000408; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x00000408; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:3	Reserved.
2	PER_FUNC_INTERRUPT_VALID_ARB_MODE. Read-write. Reset: 0. Arbiter for the request from pf/vf per function interrupt. 0: Round-Robin; 1: PF has high priority.
1	DIH_RESET_VALID_ARB_MODE. Read-write. Reset: 0. Arbiter for the request from pf/vf reset. 0: Round-Robin; 1: PF has high priority.
0	FUNCTION_MASK_VALID_ARB_MODE. Read-write. Reset: 0. Arbiter for the request from pf/vf function mask. 0: Round-Robin; 1: PF has high priority.

NBIO0NBIFMISC0x0000040C...NBIO1NBIFMISC1x0000040C (NBIFMM::NBIF_DIH_PERF_COUNTER)

Read-write. Reset: 0000_0000h.

DIH performance counter.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x0000040C; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x0000040C; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:16	DIH_INT_REQ_COUNTER. Read-write. Reset: 0000h. DIH interrupt request counter.
15:0	DIH_NORMAL_REQ_COUNTER. Read-write. Reset: 0000h. DIH normal request counter.

**NBIO0NBIFMISC0x00000410...NBIO1NBIFMISC1x00000410
(NBIFMM::NBIF_DIH_HST_PER_FUNC_INT_COUNTER)**

Read-only. Reset: 0000_0000h.

DIH performance counter.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[1:0]x00000410; NBIO0NBIFMISC[1:0]=10[2:1]3_A000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[1:0]x00000410; NBIO1NBIFMISC[1:0]=10[4:3]3_A000h

Bits	Description
31:14	Reserved.
13:8	DIH_INTERRUPT_BUFFER_COUNTER. Read-only. Reset: 00h. DIH interrupt buffer counter.
7:0	DIH_INTERRUPT_TAG_COUNTER. Read-only. Reset: 00h. DIH interrupt tag counter.

NBIO0NBIFMISC0x00000600...NBIO1NBIFMISC2x00000600 (NBIFMM::BIFC_EXP_MISC_CTRL0)

Read-write. Reset: 0000_0000h.

BIFC express miscellaneous control registers.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000600; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000600; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31:8	Reserved.
7	VC7_DMA_IOCFCG_DIS . Read-write. Reset: 0. 1: disable PCIe cfg/io sent from nBIF's DMA path on VC7.
6	VC6_DMA_IOCFCG_DIS . Read-write. Reset: 0. 1: disable PCIe cfg/io sent from nBIF's DMA path on VC6.
5	VC5_DMA_IOCFCG_DIS . Read-write. Reset: 0. 1: disable PCIe cfg/io sent from nBIF's DMA path on VC5.
4	VC4_DMA_IOCFCG_DIS . Read-write. Reset: 0. 1: disable PCIe cfg/io sent from nBIF's DMA path on VC4.
3	VC3_DMA_IOCFCG_DIS . Read-write. Reset: 0. 1: disable PCIe cfg/io sent from nBIF's DMA path on VC3.
2	VC2_DMA_IOCFCG_DIS . Read-write. Reset: 0. 1: disable PCIe cfg/io sent from nBIF's DMA path on VC2.
1	VC1_DMA_IOCFCG_DIS . Read-write. Reset: 0. 1: disable PCIe cfg/io sent from nBIF's DMA path on VC1.
0	VC0_DMA_IOCFCG_DIS . Read-write. Reset: 0. 1: disable PCIe cfg/io sent from nBIF's DMA path on VC0.

NBIO0NBIFMISC0x00000900...NBIO1NBIFMISC2x00000900 (NBIFMM::BIFC_VF_BME_ERR_LOG0)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving DMA request when BME of the targeted function is low, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000900; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000900; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	DMA_ON_BME_LOW_VF31. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
30	DMA_ON_BME_LOW_VF30. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
29	DMA_ON_BME_LOW_VF29. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
28	DMA_ON_BME_LOW_VF28. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
27	DMA_ON_BME_LOW_VF27. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
26	DMA_ON_BME_LOW_VF26. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
25	DMA_ON_BME_LOW_VF25. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
24	DMA_ON_BME_LOW_VF24. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
23	DMA_ON_BME_LOW_VF23. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
22	DMA_ON_BME_LOW_VF22. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
21	DMA_ON_BME_LOW_VF21. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
20	DMA_ON_BME_LOW_VF20. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
19	DMA_ON_BME_LOW_VF19. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
18	DMA_ON_BME_LOW_VF18. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
17	DMA_ON_BME_LOW_VF17. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
16	DMA_ON_BME_LOW_VF16. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
15	DMA_ON_BME_LOW_VF15. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
14	DMA_ON_BME_LOW_VF14. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
13	DMA_ON_BME_LOW_VF13. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
12	DMA_ON_BME_LOW_VF12. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
11	DMA_ON_BME_LOW_VF11. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
10	DMA_ON_BME_LOW_VF10. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.

9	DMA_ON_BME_LOW_VF9. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
8	DMA_ON_BME_LOW_VF8. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
7	DMA_ON_BME_LOW_VF7. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
6	DMA_ON_BME_LOW_VF6. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
5	DMA_ON_BME_LOW_VF5. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
4	DMA_ON_BME_LOW_VF4. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
3	DMA_ON_BME_LOW_VF3. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
2	DMA_ON_BME_LOW_VF2. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
1	DMA_ON_BME_LOW_VF1. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
0	DMA_ON_BME_LOW_VF0. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.

NBIO0NBIFMISC0x00000904...NBIO1NBIFMISC2x00000904 (NBIFMM::BIFC_VF_BME_ERR_LOG1)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving DMA request when BME of the targeted function is low, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000904; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000904; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	DMA_ON_BME_LOW_VF63. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
30	DMA_ON_BME_LOW_VF62. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
29	DMA_ON_BME_LOW_VF61. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
28	DMA_ON_BME_LOW_VF60. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
27	DMA_ON_BME_LOW_VF59. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
26	DMA_ON_BME_LOW_VF58. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
25	DMA_ON_BME_LOW_VF57. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
24	DMA_ON_BME_LOW_VF56. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
23	DMA_ON_BME_LOW_VF55. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
22	DMA_ON_BME_LOW_VF54. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
21	DMA_ON_BME_LOW_VF53. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
20	DMA_ON_BME_LOW_VF52. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
19	DMA_ON_BME_LOW_VF51. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
18	DMA_ON_BME_LOW_VF50. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
17	DMA_ON_BME_LOW_VF49. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
16	DMA_ON_BME_LOW_VF48. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
15	DMA_ON_BME_LOW_VF47. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
14	DMA_ON_BME_LOW_VF46. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
13	DMA_ON_BME_LOW_VF45. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
12	DMA_ON_BME_LOW_VF44. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
11	DMA_ON_BME_LOW_VF43. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
10	DMA_ON_BME_LOW_VF42. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.

9	DMA_ON_BME_LOW_VF41. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
8	DMA_ON_BME_LOW_VF40. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
7	DMA_ON_BME_LOW_VF39. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
6	DMA_ON_BME_LOW_VF38. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
5	DMA_ON_BME_LOW_VF37. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
4	DMA_ON_BME_LOW_VF36. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
3	DMA_ON_BME_LOW_VF35. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
2	DMA_ON_BME_LOW_VF34. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
1	DMA_ON_BME_LOW_VF33. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
0	DMA_ON_BME_LOW_VF32. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.

NBIO0NBIFMISC0x00000908...NBIO1NBIFMISC2x00000908 (NBIFMM::BIFC_VF_BME_ERR_LOG2)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving DMA request when BME of the targeted function is low, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000908; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000908; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	DMA_ON_BME_LOW_VF95. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
30	DMA_ON_BME_LOW_VF94. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
29	DMA_ON_BME_LOW_VF93. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
28	DMA_ON_BME_LOW_VF92. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
27	DMA_ON_BME_LOW_VF91. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
26	DMA_ON_BME_LOW_VF90. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
25	DMA_ON_BME_LOW_VF89. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
24	DMA_ON_BME_LOW_VF88. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
23	DMA_ON_BME_LOW_VF87. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
22	DMA_ON_BME_LOW_VF86. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
21	DMA_ON_BME_LOW_VF85. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
20	DMA_ON_BME_LOW_VF84. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
19	DMA_ON_BME_LOW_VF83. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
18	DMA_ON_BME_LOW_VF82. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
17	DMA_ON_BME_LOW_VF81. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
16	DMA_ON_BME_LOW_VF80. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
15	DMA_ON_BME_LOW_VF79. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
14	DMA_ON_BME_LOW_VF78. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
13	DMA_ON_BME_LOW_VF77. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
12	DMA_ON_BME_LOW_VF76. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
11	DMA_ON_BME_LOW_VF75. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
10	DMA_ON_BME_LOW_VF74. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.

9	DMA_ON_BME_LOW_VF73. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
8	DMA_ON_BME_LOW_VF72. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
7	DMA_ON_BME_LOW_VF71. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
6	DMA_ON_BME_LOW_VF70. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
5	DMA_ON_BME_LOW_VF69. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
4	DMA_ON_BME_LOW_VF68. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
3	DMA_ON_BME_LOW_VF67. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
2	DMA_ON_BME_LOW_VF66. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
1	DMA_ON_BME_LOW_VF65. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
0	DMA_ON_BME_LOW_VF64. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.

NBIO0NBIFMISC0x0000090C...NBIO1NBIFMISC2x0000090C (NBIFMM::BIFC_VF_BME_ERR_LOG3)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving DMA request when BME of the targeted function is low, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000090C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000090C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	DMA_ON_BME_LOW_VF127. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
30	DMA_ON_BME_LOW_VF126. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
29	DMA_ON_BME_LOW_VF125. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
28	DMA_ON_BME_LOW_VF124. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
27	DMA_ON_BME_LOW_VF123. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
26	DMA_ON_BME_LOW_VF122. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
25	DMA_ON_BME_LOW_VF121. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
24	DMA_ON_BME_LOW_VF120. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
23	DMA_ON_BME_LOW_VF119. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
22	DMA_ON_BME_LOW_VF118. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
21	DMA_ON_BME_LOW_VF117. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
20	DMA_ON_BME_LOW_VF116. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
19	DMA_ON_BME_LOW_VF115. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
18	DMA_ON_BME_LOW_VF114. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
17	DMA_ON_BME_LOW_VF113. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
16	DMA_ON_BME_LOW_VF112. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
15	DMA_ON_BME_LOW_VF111. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
14	DMA_ON_BME_LOW_VF110. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
13	DMA_ON_BME_LOW_VF109. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
12	DMA_ON_BME_LOW_VF108. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
11	DMA_ON_BME_LOW_VF107. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
10	DMA_ON_BME_LOW_VF106. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.

9	DMA_ON_BME_LOW_VF105. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
8	DMA_ON_BME_LOW_VF104. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
7	DMA_ON_BME_LOW_VF103. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
6	DMA_ON_BME_LOW_VF102. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
5	DMA_ON_BME_LOW_VF101. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
4	DMA_ON_BME_LOW_VF100. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
3	DMA_ON_BME_LOW_VF99. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
2	DMA_ON_BME_LOW_VF98. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
1	DMA_ON_BME_LOW_VF97. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.
0	DMA_ON_BME_LOW_VF96. Read,Write-1-to-clear. Reset: 0. This function has DMA dropped when its BME==0.Write 1 to clear DMA_ON_BME_LOW.

NBIO0NBIFMISC0x00000910...NBIO1NBIFMISC2x00000910 (NBIFMM::BIF_VF_UR_ATOMIC_OPCODE0)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000910; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000910; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_OPCODE_VF31. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
30	UR_ATOMIC_OPCODE_VF30. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
29	UR_ATOMIC_OPCODE_VF29. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
28	UR_ATOMIC_OPCODE_VF28. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
27	UR_ATOMIC_OPCODE_VF27. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
26	UR_ATOMIC_OPCODE_VF26. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
25	UR_ATOMIC_OPCODE_VF25. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
24	UR_ATOMIC_OPCODE_VF24. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
23	UR_ATOMIC_OPCODE_VF23. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
22	UR_ATOMIC_OPCODE_VF22. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
21	UR_ATOMIC_OPCODE_VF21. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
20	UR_ATOMIC_OPCODE_VF20. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
19	UR_ATOMIC_OPCODE_VF19. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
18	UR_ATOMIC_OPCODE_VF18. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
17	UR_ATOMIC_OPCODE_VF17. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
16	UR_ATOMIC_OPCODE_VF16. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
15	UR_ATOMIC_OPCODE_VF15. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
14	UR_ATOMIC_OPCODE_VF14. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
13	UR_ATOMIC_OPCODE_VF13. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
12	UR_ATOMIC_OPCODE_VF12. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
11	UR_ATOMIC_OPCODE_VF11. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
10	UR_ATOMIC_OPCODE_VF10. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.

9	UR_ATOMIC_OPCODE_VF9. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
8	UR_ATOMIC_OPCODE_VF8. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
7	UR_ATOMIC_OPCODE_VF7. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
6	UR_ATOMIC_OPCODE_VF6. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
5	UR_ATOMIC_OPCODE_VF5. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
4	UR_ATOMIC_OPCODE_VF4. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
3	UR_ATOMIC_OPCODE_VF3. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
2	UR_ATOMIC_OPCODE_VF2. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
1	UR_ATOMIC_OPCODE_VF1. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
0	UR_ATOMIC_OPCODE_VF0. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.

NBIO0NBIFMISC0x00000914...NBIO1NBIFMISC2x00000914 (NBIFMM::BIF_VF_UR_ATOMIC_OPCODE1)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000914; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000914; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_OPCODE_VF63. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
30	UR_ATOMIC_OPCODE_VF62. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
29	UR_ATOMIC_OPCODE_VF61. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
28	UR_ATOMIC_OPCODE_VF60. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
27	UR_ATOMIC_OPCODE_VF59. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
26	UR_ATOMIC_OPCODE_VF58. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
25	UR_ATOMIC_OPCODE_VF57. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
24	UR_ATOMIC_OPCODE_VF56. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
23	UR_ATOMIC_OPCODE_VF55. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
22	UR_ATOMIC_OPCODE_VF54. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
21	UR_ATOMIC_OPCODE_VF53. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
20	UR_ATOMIC_OPCODE_VF52. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
19	UR_ATOMIC_OPCODE_VF51. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
18	UR_ATOMIC_OPCODE_VF50. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
17	UR_ATOMIC_OPCODE_VF49. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
16	UR_ATOMIC_OPCODE_VF48. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
15	UR_ATOMIC_OPCODE_VF47. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
14	UR_ATOMIC_OPCODE_VF46. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
13	UR_ATOMIC_OPCODE_VF45. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
12	UR_ATOMIC_OPCODE_VF44. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
11	UR_ATOMIC_OPCODE_VF43. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
10	UR_ATOMIC_OPCODE_VF42. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.

9	UR_ATOMIC_OPCODE_VF41. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
8	UR_ATOMIC_OPCODE_VF40. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
7	UR_ATOMIC_OPCODE_VF39. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
6	UR_ATOMIC_OPCODE_VF38. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
5	UR_ATOMIC_OPCODE_VF37. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
4	UR_ATOMIC_OPCODE_VF36. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
3	UR_ATOMIC_OPCODE_VF35. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
2	UR_ATOMIC_OPCODE_VF34. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
1	UR_ATOMIC_OPCODE_VF33. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
0	UR_ATOMIC_OPCODE_VF32. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.

NBIO0NBIFMISC0x00000918...NBIO1NBIFMISC2x00000918 (NBIFMM::BIF_VF_UR_ATOMIC_OPCODE2)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000918; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000918; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_OPCODE_VF95. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
30	UR_ATOMIC_OPCODE_VF94. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
29	UR_ATOMIC_OPCODE_VF93. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
28	UR_ATOMIC_OPCODE_VF92. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
27	UR_ATOMIC_OPCODE_VF91. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
26	UR_ATOMIC_OPCODE_VF90. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
25	UR_ATOMIC_OPCODE_VF89. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
24	UR_ATOMIC_OPCODE_VF88. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
23	UR_ATOMIC_OPCODE_VF87. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
22	UR_ATOMIC_OPCODE_VF86. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
21	UR_ATOMIC_OPCODE_VF85. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
20	UR_ATOMIC_OPCODE_VF84. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
19	UR_ATOMIC_OPCODE_VF83. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
18	UR_ATOMIC_OPCODE_VF82. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
17	UR_ATOMIC_OPCODE_VF81. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
16	UR_ATOMIC_OPCODE_VF80. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
15	UR_ATOMIC_OPCODE_VF79. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
14	UR_ATOMIC_OPCODE_VF78. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
13	UR_ATOMIC_OPCODE_VF77. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
12	UR_ATOMIC_OPCODE_VF76. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
11	UR_ATOMIC_OPCODE_VF75. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
10	UR_ATOMIC_OPCODE_VF74. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.

9	UR_ATOMIC_OPCODE_VF73. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
8	UR_ATOMIC_OPCODE_VF72. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
7	UR_ATOMIC_OPCODE_VF71. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
6	UR_ATOMIC_OPCODE_VF70. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
5	UR_ATOMIC_OPCODE_VF69. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
4	UR_ATOMIC_OPCODE_VF68. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
3	UR_ATOMIC_OPCODE_VF67. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
2	UR_ATOMIC_OPCODE_VF66. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
1	UR_ATOMIC_OPCODE_VF65. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
0	UR_ATOMIC_OPCODE_VF64. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.

NBIO0NBIFMISC0x0000091C...NBIO1NBIFMISC2x0000091C (NBIFMM::BIF_VF_UR_ATOMIC_OPCODE3)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000091C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000091C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_OPCODE_VF127. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
30	UR_ATOMIC_OPCODE_VF126. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
29	UR_ATOMIC_OPCODE_VF125. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
28	UR_ATOMIC_OPCODE_VF124. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
27	UR_ATOMIC_OPCODE_VF123. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
26	UR_ATOMIC_OPCODE_VF122. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
25	UR_ATOMIC_OPCODE_VF121. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
24	UR_ATOMIC_OPCODE_VF120. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
23	UR_ATOMIC_OPCODE_VF119. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
22	UR_ATOMIC_OPCODE_VF118. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
21	UR_ATOMIC_OPCODE_VF117. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
20	UR_ATOMIC_OPCODE_VF116. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
19	UR_ATOMIC_OPCODE_VF115. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
18	UR_ATOMIC_OPCODE_VF114. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
17	UR_ATOMIC_OPCODE_VF113. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
16	UR_ATOMIC_OPCODE_VF112. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
15	UR_ATOMIC_OPCODE_VF111. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
14	UR_ATOMIC_OPCODE_VF110. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
13	UR_ATOMIC_OPCODE_VF109. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
12	UR_ATOMIC_OPCODE_VF108. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
11	UR_ATOMIC_OPCODE_VF107. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
10	UR_ATOMIC_OPCODE_VF106. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.

9	UR_ATOMIC_OPCODE_VF105. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
8	UR_ATOMIC_OPCODE_VF104. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
7	UR_ATOMIC_OPCODE_VF103. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
6	UR_ATOMIC_OPCODE_VF102. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
5	UR_ATOMIC_OPCODE_VF101. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
4	UR_ATOMIC_OPCODE_VF100. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
3	UR_ATOMIC_OPCODE_VF99. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
2	UR_ATOMIC_OPCODE_VF98. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
1	UR_ATOMIC_OPCODE_VF97. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.
0	UR_ATOMIC_OPCODE_VF96. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic opcode is received from MC DMA trans. write 1 to be cleared.

**NBIO0NBIFMISC0x00000920...NBIO1NBIFMISC2x00000920
(NBIFMM::BIF_VF_UR_ATOMIC_REQEN_LOW0)**

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000920; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000920; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_REQEN_LOW_VF31. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
30	UR_ATOMIC_REQEN_LOW_VF30. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
29	UR_ATOMIC_REQEN_LOW_VF29. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
28	UR_ATOMIC_REQEN_LOW_VF28. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
27	UR_ATOMIC_REQEN_LOW_VF27. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
26	UR_ATOMIC_REQEN_LOW_VF26. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
25	UR_ATOMIC_REQEN_LOW_VF25. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
24	UR_ATOMIC_REQEN_LOW_VF24. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
23	UR_ATOMIC_REQEN_LOW_VF23. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
22	UR_ATOMIC_REQEN_LOW_VF22. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
21	UR_ATOMIC_REQEN_LOW_VF21. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
20	UR_ATOMIC_REQEN_LOW_VF20. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
19	UR_ATOMIC_REQEN_LOW_VF19. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
18	UR_ATOMIC_REQEN_LOW_VF18. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
17	UR_ATOMIC_REQEN_LOW_VF17. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
16	UR_ATOMIC_REQEN_LOW_VF16. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
15	UR_ATOMIC_REQEN_LOW_VF15. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
14	UR_ATOMIC_REQEN_LOW_VF14. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
13	UR_ATOMIC_REQEN_LOW_VF13. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
12	UR_ATOMIC_REQEN_LOW_VF12. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
11	UR_ATOMIC_REQEN_LOW_VF11. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
10	UR_ATOMIC_REQEN_LOW_VF10. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.

9	UR_ATOMIC_REQEN_LOW_VF9. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
8	UR_ATOMIC_REQEN_LOW_VF8. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
7	UR_ATOMIC_REQEN_LOW_VF7. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
6	UR_ATOMIC_REQEN_LOW_VF6. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
5	UR_ATOMIC_REQEN_LOW_VF5. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
4	UR_ATOMIC_REQEN_LOW_VF4. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
3	UR_ATOMIC_REQEN_LOW_VF3. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
2	UR_ATOMIC_REQEN_LOW_VF2. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
1	UR_ATOMIC_REQEN_LOW_VF1. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
0	UR_ATOMIC_REQEN_LOW_VF0. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.

**NBIO0NBIFMISC0x00000924...NBIO1NBIFMISC2x00000924
(NBIFMM::BIF_VF_UR_ATOMIC_REQEN_LOW1)**

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000924; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000924; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_REQEN_LOW_VF63. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
30	UR_ATOMIC_REQEN_LOW_VF62. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
29	UR_ATOMIC_REQEN_LOW_VF61. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
28	UR_ATOMIC_REQEN_LOW_VF60. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
27	UR_ATOMIC_REQEN_LOW_VF59. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
26	UR_ATOMIC_REQEN_LOW_VF58. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
25	UR_ATOMIC_REQEN_LOW_VF57. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
24	UR_ATOMIC_REQEN_LOW_VF56. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
23	UR_ATOMIC_REQEN_LOW_VF55. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
22	UR_ATOMIC_REQEN_LOW_VF54. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
21	UR_ATOMIC_REQEN_LOW_VF53. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
20	UR_ATOMIC_REQEN_LOW_VF52. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
19	UR_ATOMIC_REQEN_LOW_VF51. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
18	UR_ATOMIC_REQEN_LOW_VF50. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
17	UR_ATOMIC_REQEN_LOW_VF49. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
16	UR_ATOMIC_REQEN_LOW_VF48. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
15	UR_ATOMIC_REQEN_LOW_VF47. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
14	UR_ATOMIC_REQEN_LOW_VF46. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
13	UR_ATOMIC_REQEN_LOW_VF45. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
12	UR_ATOMIC_REQEN_LOW_VF44. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
11	UR_ATOMIC_REQEN_LOW_VF43. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
10	UR_ATOMIC_REQEN_LOW_VF42. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.

9	UR_ATOMIC_REQEN_LOW_VF41. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
8	UR_ATOMIC_REQEN_LOW_VF40. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
7	UR_ATOMIC_REQEN_LOW_VF39. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
6	UR_ATOMIC_REQEN_LOW_VF38. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
5	UR_ATOMIC_REQEN_LOW_VF37. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
4	UR_ATOMIC_REQEN_LOW_VF36. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
3	UR_ATOMIC_REQEN_LOW_VF35. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
2	UR_ATOMIC_REQEN_LOW_VF34. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
1	UR_ATOMIC_REQEN_LOW_VF33. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
0	UR_ATOMIC_REQEN_LOW_VF32. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.

**NBIO0NBIFMISC0x00000928...NBIO1NBIFMISC2x00000928
(NBIFMM::BIF_VF_UR_ATOMIC_REQEN_LOW2)**

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000928; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000928; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_REQEN_LOW_VF95. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
30	UR_ATOMIC_REQEN_LOW_VF94. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
29	UR_ATOMIC_REQEN_LOW_VF93. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
28	UR_ATOMIC_REQEN_LOW_VF92. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
27	UR_ATOMIC_REQEN_LOW_VF91. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
26	UR_ATOMIC_REQEN_LOW_VF90. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
25	UR_ATOMIC_REQEN_LOW_VF89. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
24	UR_ATOMIC_REQEN_LOW_VF88. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
23	UR_ATOMIC_REQEN_LOW_VF87. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
22	UR_ATOMIC_REQEN_LOW_VF86. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
21	UR_ATOMIC_REQEN_LOW_VF85. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
20	UR_ATOMIC_REQEN_LOW_VF84. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
19	UR_ATOMIC_REQEN_LOW_VF83. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
18	UR_ATOMIC_REQEN_LOW_VF82. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
17	UR_ATOMIC_REQEN_LOW_VF81. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
16	UR_ATOMIC_REQEN_LOW_VF80. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
15	UR_ATOMIC_REQEN_LOW_VF79. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
14	UR_ATOMIC_REQEN_LOW_VF78. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
13	UR_ATOMIC_REQEN_LOW_VF77. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
12	UR_ATOMIC_REQEN_LOW_VF76. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
11	UR_ATOMIC_REQEN_LOW_VF75. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
10	UR_ATOMIC_REQEN_LOW_VF74. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.

9	UR_ATOMIC_REQEN_LOW_VF73. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
8	UR_ATOMIC_REQEN_LOW_VF72. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
7	UR_ATOMIC_REQEN_LOW_VF71. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
6	UR_ATOMIC_REQEN_LOW_VF70. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
5	UR_ATOMIC_REQEN_LOW_VF69. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
4	UR_ATOMIC_REQEN_LOW_VF68. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
3	UR_ATOMIC_REQEN_LOW_VF67. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
2	UR_ATOMIC_REQEN_LOW_VF66. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
1	UR_ATOMIC_REQEN_LOW_VF65. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
0	UR_ATOMIC_REQEN_LOW_VF64. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.

**NBIO0NBIFMISC0x0000092C...NBIO1NBIFMISC2x0000092C
(NBIFMM::BIF_VF_UR_ATOMIC_REQEN_LOW3)**

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000092C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000092C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_REQEN_LOW_VF127. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
30	UR_ATOMIC_REQEN_LOW_VF126. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
29	UR_ATOMIC_REQEN_LOW_VF125. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
28	UR_ATOMIC_REQEN_LOW_VF124. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
27	UR_ATOMIC_REQEN_LOW_VF123. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
26	UR_ATOMIC_REQEN_LOW_VF122. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
25	UR_ATOMIC_REQEN_LOW_VF121. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
24	UR_ATOMIC_REQEN_LOW_VF120. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
23	UR_ATOMIC_REQEN_LOW_VF119. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
22	UR_ATOMIC_REQEN_LOW_VF118. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
21	UR_ATOMIC_REQEN_LOW_VF117. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
20	UR_ATOMIC_REQEN_LOW_VF116. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
19	UR_ATOMIC_REQEN_LOW_VF115. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
18	UR_ATOMIC_REQEN_LOW_VF114. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
17	UR_ATOMIC_REQEN_LOW_VF113. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
16	UR_ATOMIC_REQEN_LOW_VF112. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
15	UR_ATOMIC_REQEN_LOW_VF111. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
14	UR_ATOMIC_REQEN_LOW_VF110. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
13	UR_ATOMIC_REQEN_LOW_VF109. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
12	UR_ATOMIC_REQEN_LOW_VF108. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
11	UR_ATOMIC_REQEN_LOW_VF107. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
10	UR_ATOMIC_REQEN_LOW_VF106. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.

9	UR_ATOMIC_REQEN_LOW_VF105. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
8	UR_ATOMIC_REQEN_LOW_VF104. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
7	UR_ATOMIC_REQEN_LOW_VF103. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
6	UR_ATOMIC_REQEN_LOW_VF102. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
5	UR_ATOMIC_REQEN_LOW_VF101. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
4	UR_ATOMIC_REQEN_LOW_VF100. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
3	UR_ATOMIC_REQEN_LOW_VF99. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
2	UR_ATOMIC_REQEN_LOW_VF98. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
1	UR_ATOMIC_REQEN_LOW_VF97. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.
0	UR_ATOMIC_REQEN_LOW_VF96. Read,Write-1-to-clear. Reset: 0. Indicate BIF receives atomic request from ATHUB while AtomicOp Requester is not enabled in PCIE config space. write 1 to be cleared.

NBIO0NBIFMISC0x00000930...NBIO1NBIFMISC2x00000930 (NBIFMM::BIF_VF_UR_ATOMIC_LENGTH0)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000930; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000930; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_LENGTH_VF31. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
30	UR_ATOMIC_LENGTH_VF30. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
29	UR_ATOMIC_LENGTH_VF29. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
28	UR_ATOMIC_LENGTH_VF28. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
27	UR_ATOMIC_LENGTH_VF27. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
26	UR_ATOMIC_LENGTH_VF26. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
25	UR_ATOMIC_LENGTH_VF25. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
24	UR_ATOMIC_LENGTH_VF24. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
23	UR_ATOMIC_LENGTH_VF23. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
22	UR_ATOMIC_LENGTH_VF22. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
21	UR_ATOMIC_LENGTH_VF21. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
20	UR_ATOMIC_LENGTH_VF20. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
19	UR_ATOMIC_LENGTH_VF19. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
18	UR_ATOMIC_LENGTH_VF18. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
17	UR_ATOMIC_LENGTH_VF17. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
16	UR_ATOMIC_LENGTH_VF16. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
15	UR_ATOMIC_LENGTH_VF15. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
14	UR_ATOMIC_LENGTH_VF14. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
13	UR_ATOMIC_LENGTH_VF13. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
12	UR_ATOMIC_LENGTH_VF12. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
11	UR_ATOMIC_LENGTH_VF11. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
10	UR_ATOMIC_LENGTH_VF10. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.

9	UR_ATOMIC_LENGTH_VF9. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
8	UR_ATOMIC_LENGTH_VF8. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
7	UR_ATOMIC_LENGTH_VF7. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
6	UR_ATOMIC_LENGTH_VF6. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
5	UR_ATOMIC_LENGTH_VF5. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
4	UR_ATOMIC_LENGTH_VF4. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
3	UR_ATOMIC_LENGTH_VF3. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
2	UR_ATOMIC_LENGTH_VF2. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
1	UR_ATOMIC_LENGTH_VF1. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
0	UR_ATOMIC_LENGTH_VF0. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.

NBIO0NBIFMISC0x00000934...NBIO1NBIFMISC2x00000934 (NBIFMM::BIF_VF_UR_ATOMIC_LENGTH1)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000934; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000934; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_LENGTH_VF63. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
30	UR_ATOMIC_LENGTH_VF62. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
29	UR_ATOMIC_LENGTH_VF61. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
28	UR_ATOMIC_LENGTH_VF60. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
27	UR_ATOMIC_LENGTH_VF59. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
26	UR_ATOMIC_LENGTH_VF58. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
25	UR_ATOMIC_LENGTH_VF57. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
24	UR_ATOMIC_LENGTH_VF56. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
23	UR_ATOMIC_LENGTH_VF55. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
22	UR_ATOMIC_LENGTH_VF54. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
21	UR_ATOMIC_LENGTH_VF53. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
20	UR_ATOMIC_LENGTH_VF52. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
19	UR_ATOMIC_LENGTH_VF51. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
18	UR_ATOMIC_LENGTH_VF50. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
17	UR_ATOMIC_LENGTH_VF49. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
16	UR_ATOMIC_LENGTH_VF48. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
15	UR_ATOMIC_LENGTH_VF47. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
14	UR_ATOMIC_LENGTH_VF46. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
13	UR_ATOMIC_LENGTH_VF45. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
12	UR_ATOMIC_LENGTH_VF44. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
11	UR_ATOMIC_LENGTH_VF43. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
10	UR_ATOMIC_LENGTH_VF42. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.

9	UR_ATOMIC_LENGTH_VF41. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
8	UR_ATOMIC_LENGTH_VF40. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
7	UR_ATOMIC_LENGTH_VF39. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
6	UR_ATOMIC_LENGTH_VF38. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
5	UR_ATOMIC_LENGTH_VF37. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
4	UR_ATOMIC_LENGTH_VF36. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
3	UR_ATOMIC_LENGTH_VF35. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
2	UR_ATOMIC_LENGTH_VF34. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
1	UR_ATOMIC_LENGTH_VF33. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
0	UR_ATOMIC_LENGTH_VF32. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.

NBIO0NBIFMISC0x00000938...NBIO1NBIFMISC2x00000938 (NBIFMM::BIF_VF_UR_ATOMIC_LENGTH2)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000938; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000938; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_LENGTH_VF95. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
30	UR_ATOMIC_LENGTH_VF94. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
29	UR_ATOMIC_LENGTH_VF93. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
28	UR_ATOMIC_LENGTH_VF92. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
27	UR_ATOMIC_LENGTH_VF91. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
26	UR_ATOMIC_LENGTH_VF90. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
25	UR_ATOMIC_LENGTH_VF89. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
24	UR_ATOMIC_LENGTH_VF88. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
23	UR_ATOMIC_LENGTH_VF87. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
22	UR_ATOMIC_LENGTH_VF86. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
21	UR_ATOMIC_LENGTH_VF85. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
20	UR_ATOMIC_LENGTH_VF84. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
19	UR_ATOMIC_LENGTH_VF83. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
18	UR_ATOMIC_LENGTH_VF82. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
17	UR_ATOMIC_LENGTH_VF81. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
16	UR_ATOMIC_LENGTH_VF80. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
15	UR_ATOMIC_LENGTH_VF79. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
14	UR_ATOMIC_LENGTH_VF78. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
13	UR_ATOMIC_LENGTH_VF77. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
12	UR_ATOMIC_LENGTH_VF76. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
11	UR_ATOMIC_LENGTH_VF75. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
10	UR_ATOMIC_LENGTH_VF74. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.

9	UR_ATOMIC_LENGTH_VF73. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
8	UR_ATOMIC_LENGTH_VF72. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
7	UR_ATOMIC_LENGTH_VF71. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
6	UR_ATOMIC_LENGTH_VF70. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
5	UR_ATOMIC_LENGTH_VF69. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
4	UR_ATOMIC_LENGTH_VF68. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
3	UR_ATOMIC_LENGTH_VF67. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
2	UR_ATOMIC_LENGTH_VF66. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
1	UR_ATOMIC_LENGTH_VF65. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
0	UR_ATOMIC_LENGTH_VF64. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.

NBIO0NBIFMISC0x0000093C...NBIO1NBIFMISC2x0000093C (NBIFMM::BIF_VF_UR_ATOMIC_LENGTH3)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000093C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000093C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_LENGTH_VF127. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
30	UR_ATOMIC_LENGTH_VF126. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
29	UR_ATOMIC_LENGTH_VF125. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
28	UR_ATOMIC_LENGTH_VF124. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
27	UR_ATOMIC_LENGTH_VF123. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
26	UR_ATOMIC_LENGTH_VF122. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
25	UR_ATOMIC_LENGTH_VF121. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
24	UR_ATOMIC_LENGTH_VF120. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
23	UR_ATOMIC_LENGTH_VF119. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
22	UR_ATOMIC_LENGTH_VF118. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
21	UR_ATOMIC_LENGTH_VF117. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
20	UR_ATOMIC_LENGTH_VF116. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
19	UR_ATOMIC_LENGTH_VF115. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
18	UR_ATOMIC_LENGTH_VF114. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
17	UR_ATOMIC_LENGTH_VF113. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
16	UR_ATOMIC_LENGTH_VF112. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
15	UR_ATOMIC_LENGTH_VF111. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
14	UR_ATOMIC_LENGTH_VF110. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
13	UR_ATOMIC_LENGTH_VF109. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
12	UR_ATOMIC_LENGTH_VF108. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
11	UR_ATOMIC_LENGTH_VF107. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
10	UR_ATOMIC_LENGTH_VF106. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.

9	UR_ATOMIC_LENGTH_VF105. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
8	UR_ATOMIC_LENGTH_VF104. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
7	UR_ATOMIC_LENGTH_VF103. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
6	UR_ATOMIC_LENGTH_VF102. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
5	UR_ATOMIC_LENGTH_VF101. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
4	UR_ATOMIC_LENGTH_VF100. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
3	UR_ATOMIC_LENGTH_VF99. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
2	UR_ATOMIC_LENGTH_VF98. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
1	UR_ATOMIC_LENGTH_VF97. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.
0	UR_ATOMIC_LENGTH_VF96. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomic length is received from MC DMA trans. write 1 to be cleared.

NBIO0NBIFMISC0x00000940...NBIO1NBIFMISC2x00000940 (NBIFMM::BIF_VF_UR_ATOMIC_NR0)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000940; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000940; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_NR_VF31. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
30	UR_ATOMIC_NR_VF30. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
29	UR_ATOMIC_NR_VF29. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
28	UR_ATOMIC_NR_VF28. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
27	UR_ATOMIC_NR_VF27. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
26	UR_ATOMIC_NR_VF26. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
25	UR_ATOMIC_NR_VF25. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
24	UR_ATOMIC_NR_VF24. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
23	UR_ATOMIC_NR_VF23. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
22	UR_ATOMIC_NR_VF22. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
21	UR_ATOMIC_NR_VF21. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
20	UR_ATOMIC_NR_VF20. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
19	UR_ATOMIC_NR_VF19. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
18	UR_ATOMIC_NR_VF18. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
17	UR_ATOMIC_NR_VF17. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
16	UR_ATOMIC_NR_VF16. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
15	UR_ATOMIC_NR_VF15. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
14	UR_ATOMIC_NR_VF14. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
13	UR_ATOMIC_NR_VF13. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
12	UR_ATOMIC_NR_VF12. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
11	UR_ATOMIC_NR_VF11. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
10	UR_ATOMIC_NR_VF10. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.

9	UR_ATOMIC_NR_VF9. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
8	UR_ATOMIC_NR_VF8. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
7	UR_ATOMIC_NR_VF7. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
6	UR_ATOMIC_NR_VF6. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
5	UR_ATOMIC_NR_VF5. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
4	UR_ATOMIC_NR_VF4. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
3	UR_ATOMIC_NR_VF3. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
2	UR_ATOMIC_NR_VF2. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
1	UR_ATOMIC_NR_VF1. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
0	UR_ATOMIC_NR_VF0. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.

NBIO0NBIFMISC0x00000944...NBIO1NBIFMISC2x00000944 (NBIFMM::BIF_VF_UR_ATOMIC_NR1)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000944; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000944; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_NR_VF63. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
30	UR_ATOMIC_NR_VF62. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
29	UR_ATOMIC_NR_VF61. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
28	UR_ATOMIC_NR_VF60. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
27	UR_ATOMIC_NR_VF59. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
26	UR_ATOMIC_NR_VF58. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
25	UR_ATOMIC_NR_VF57. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
24	UR_ATOMIC_NR_VF56. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
23	UR_ATOMIC_NR_VF55. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
22	UR_ATOMIC_NR_VF54. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
21	UR_ATOMIC_NR_VF53. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
20	UR_ATOMIC_NR_VF52. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
19	UR_ATOMIC_NR_VF51. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
18	UR_ATOMIC_NR_VF50. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
17	UR_ATOMIC_NR_VF49. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
16	UR_ATOMIC_NR_VF48. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
15	UR_ATOMIC_NR_VF47. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
14	UR_ATOMIC_NR_VF46. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
13	UR_ATOMIC_NR_VF45. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
12	UR_ATOMIC_NR_VF44. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
11	UR_ATOMIC_NR_VF43. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
10	UR_ATOMIC_NR_VF42. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.

9	UR_ATOMIC_NR_VF41. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
8	UR_ATOMIC_NR_VF40. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
7	UR_ATOMIC_NR_VF39. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
6	UR_ATOMIC_NR_VF38. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
5	UR_ATOMIC_NR_VF37. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
4	UR_ATOMIC_NR_VF36. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
3	UR_ATOMIC_NR_VF35. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
2	UR_ATOMIC_NR_VF34. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
1	UR_ATOMIC_NR_VF33. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
0	UR_ATOMIC_NR_VF32. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.

NBIO0NBIFMISC0x00000948...NBIO1NBIFMISC2x00000948 (NBIFMM::BIF_VF_UR_ATOMIC_NR2)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x00000948; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x00000948; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_NR_VF95. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
30	UR_ATOMIC_NR_VF94. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
29	UR_ATOMIC_NR_VF93. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
28	UR_ATOMIC_NR_VF92. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
27	UR_ATOMIC_NR_VF91. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
26	UR_ATOMIC_NR_VF90. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
25	UR_ATOMIC_NR_VF89. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
24	UR_ATOMIC_NR_VF88. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
23	UR_ATOMIC_NR_VF87. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
22	UR_ATOMIC_NR_VF86. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
21	UR_ATOMIC_NR_VF85. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
20	UR_ATOMIC_NR_VF84. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
19	UR_ATOMIC_NR_VF83. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
18	UR_ATOMIC_NR_VF82. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
17	UR_ATOMIC_NR_VF81. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
16	UR_ATOMIC_NR_VF80. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
15	UR_ATOMIC_NR_VF79. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
14	UR_ATOMIC_NR_VF78. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
13	UR_ATOMIC_NR_VF77. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
12	UR_ATOMIC_NR_VF76. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
11	UR_ATOMIC_NR_VF75. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
10	UR_ATOMIC_NR_VF74. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.

9	UR_ATOMIC_NR_VF73. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
8	UR_ATOMIC_NR_VF72. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
7	UR_ATOMIC_NR_VF71. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
6	UR_ATOMIC_NR_VF70. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
5	UR_ATOMIC_NR_VF69. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
4	UR_ATOMIC_NR_VF68. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
3	UR_ATOMIC_NR_VF67. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
2	UR_ATOMIC_NR_VF66. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
1	UR_ATOMIC_NR_VF65. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
0	UR_ATOMIC_NR_VF64. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.

NBIO0NBIFMISC0x0000094C...NBIO1NBIFMISC2x0000094C (NBIFMM::BIF_VF_UR_ATOMIC_NR3)

Read,Write-1-to-clear. Reset: 0000_0000h.

When receiving unsupported atomic opcode from MC DMA trans, log error in this register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISC[2:0]x0000094C; NBIO0NBIFMISC[2:0]=[1053A000,1023A000,1013A000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISC[2:0]x0000094C; NBIO1NBIFMISC[2:0]=[1073A000,1043A000,1033A000]h

Bits	Description
31	UR_ATOMIC_NR_VF127. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
30	UR_ATOMIC_NR_VF126. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
29	UR_ATOMIC_NR_VF125. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
28	UR_ATOMIC_NR_VF124. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
27	UR_ATOMIC_NR_VF123. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
26	UR_ATOMIC_NR_VF122. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
25	UR_ATOMIC_NR_VF121. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
24	UR_ATOMIC_NR_VF120. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
23	UR_ATOMIC_NR_VF119. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
22	UR_ATOMIC_NR_VF118. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
21	UR_ATOMIC_NR_VF117. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
20	UR_ATOMIC_NR_VF116. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
19	UR_ATOMIC_NR_VF115. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
18	UR_ATOMIC_NR_VF114. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
17	UR_ATOMIC_NR_VF113. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
16	UR_ATOMIC_NR_VF112. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
15	UR_ATOMIC_NR_VF111. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
14	UR_ATOMIC_NR_VF110. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
13	UR_ATOMIC_NR_VF109. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
12	UR_ATOMIC_NR_VF108. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
11	UR_ATOMIC_NR_VF107. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
10	UR_ATOMIC_NR_VF106. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.

9	UR_ATOMIC_NR_VF105. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
8	UR_ATOMIC_NR_VF104. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
7	UR_ATOMIC_NR_VF103. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
6	UR_ATOMIC_NR_VF102. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
5	UR_ATOMIC_NR_VF101. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
4	UR_ATOMIC_NR_VF100. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
3	UR_ATOMIC_NR_VF99. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
2	UR_ATOMIC_NR_VF98. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
1	UR_ATOMIC_NR_VF97. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.
0	UR_ATOMIC_NR_VF96. Read,Write-1-to-clear. Reset: 0. Indicate unsupported atomicNR cmd is received from MC DMA trans.write 1 to be cleared.

NBIO[0...1]NBIFMISC2x000000A4 (NBIFMM::BIFC_GSI_CNTL_NBIF2)

Read-write. Reset: B001_D7C0h.

BIFC GSI control registers.

_instNBIF2_nbif[1:0]_aliasSMN; NBIO[1:0]NBIFMISC2x000000A4; NBIO[1:0]NBIFMISC2=10[7,5]3_A000h

Bits	Description
31	HDP_FB_UPLIMIT_COUNT_ALL . Read-write. Reset: 1. Inc hdp fb uplimit count when all the request is valid with sst_pp_rd_rts_last
30	HDP_FB_UPLIMIT_COUNT_HDPRD . Read-write. Reset: 0. Inc hdp fb uplimit count when hdp read request is valid with sst_pp_rd_rts_last
29	HDP_FB_UPLIMIT_COUNT_HDPFLUSH . Read-write. Reset: 1. Inc hdp fb uplimit count when hdp flush request is valid with sst_pp_rd_rts_last
28	HDP_FB_UPLIMIT_COUNT_FBFLUSH . Read-write. Reset: 1. Inc hdp fb uplimit count when fb flush request is valid with sst_pp_rd_rts_last
27	SMN_PP_PIPE_ENABLE . Read-write. Reset: 0. Enable Smn pp pipe line.
26:18	Reserved.
17	GSI_SMN_256B_SPLIT_64B_EN . Read-write. Reset: 0. 256B read will be split to 512/256 bit for smn burst feature .
16	GSI_SMN_BURST_EN . Read-write. Reset: 1. whole enable register for smn burst feature.
15	GSI_SMN_PARITY_CHK_BE_MSK . Read-write. Reset: 1. this bite will mask the byte_en to all 1 for parity check.
14	GSI_CPL_SST_ATOMIC_EP_CAUSE_UR_EN . Read-write. Reset: 1. 1: enable to convert pure poisoned Atomic trans status to UR for SST; 0: not generate UR status by pure EP bit for Atomic trans.
13:12	GSI_SMN_REQ_ARB_MODE . Read-write. Reset: 1h. GSI's SMN rep arbiter mode. 0: round-robin; 1: rd first; 2: wr first.
11:10	GSI_SDP_REQ_ARB_MODE . Read-write. Reset: 1h. GSI's SDP rep arbiter mode. 0: round-robin; 1: rd first; 2: wr first.
9	GSI_CPL_SST_EP_CAUSE_UR_EN . Read-write. Reset: 1. 1: enable to convert pure poisoned trans status to UR for SST; 0: not generate UR status by pure EP bit.
8	GSI_CPL_SMN_NP_EP_CAUSE_UR_EN . Read-write. Reset: 1. 1: enable to convert pure poisoned trans status to UR for SMN non-posted; 0: not generate UR status by pure EP bit.
7	GSI_CPL_SMN_P_EP_CAUSE_UR_EN . Read-write. Reset: 1. 1: enable to convert pure poisoned trans status to UR for SMN posted; 0: not generate UR status by pure EP bit.
6	GSI_CPL_PCR_EP_CAUSE_UR_EN . Read-write. Reset: 1. 1: enable to convert pure poisoned trans status to UR for PCR; 0: not generate UR status by pure EP bit.
5	GSI_CPL_INTERLEAVING_EN . Read-write. Reset: 0. 1: GSI's response can interleave in cycle b/w diff targets; 0: interleave can only happen in 64B trunk
4:2	GSI_CPL_RSP_ARB_MODE . Read-write. Reset: 0h. GSI's last stage rsp arbiter mode. 0: round-robin; 1: rd first; 2: wr first.
1:0	GSI_SDP_RSP_ARB_MODE . Read-write. Reset: 0h. GSI's SDP rsp arbiter mode

NBIO0NBIFMISCSEC0x00000010...NBIO1NBIFMISCSEC2x00000010 (NBIFMM::MISC_PCIE_UNITID)

Read-write. Reset: 0000_0010h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[2:0]x00000010; NBIO0NBIFMISCSEC[2:0]=[10533000,10233000,10133000]h_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[2:0]x00000010; NBIO1NBIFMISCSEC[2:0]=[10733000,10433000,10333000]h

Bits	Description
31:11	Reserved.
10:0	PCIE_UNITID . Read-write. Reset: 010h. pcie unit id

**NBIO0NBIFMISCSEC0x00000014...NBIO1NBIFMISCSEC2x00000014
(NBIFMM::UNITID_SECURITY_CNTL)**

Read-write. Reset: 0000_0000h.

BIF UnitID and Security control.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[2:0]x00000014; NBIO0NBIFMISCSEC[2:0]=[10533000,10233000,10133000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[2:0]x00000014; NBIO1NBIFMISCSEC[2:0]=[10733000,10433000,10333000]h

Bits	Description
31:16	Reserved.
15:13	SEC_LVL_OVERRIDE_FOR_INDEX_VALUE . Read-write. Reset: 0h. Value of Override the Security Level of Index/data pair access.
12	SEC_LVL_OVERRIDE_FOR_INDEX_EN . Read-write. Reset: 0. Enable Override the Security Level of Index/data pair access.
11:1	UNITID_OVERRIDE_FOR_INDEX_VALUE . Read-write. Reset: 000h. Value of Override the UnitID of Index/data pair access.
0	UNITID_OVERRIDE_FOR_INDEX_EN . Read-write. Reset: 0. Enable Override the UnitID of Index/data pair access.

**NBIO0NBIFMISCSEC0x00000084...NBIO1NBIFMISCSEC2x00000084
(NBIFMM::BIF_MISC_HW_DEBUG_REG0)**

Read-write. Reset: FF00_FF00h.

hardware debug register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[2:0]x00000084; NBIO0NBIFMISCSEC[2:0]=[10533000,10233000,10133000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[2:0]x00000084; NBIO1NBIFMISCSEC[2:0]=[10733000,10433000,10333000]h

Bits	Description
31	BIF_MISC_31_DEBUG_REG0. Read-write. Reset: 1. bit31
30	BIF_MISC_30_DEBUG_REG0. Read-write. Reset: 1. bit30.
29	BIF_MISC_29_DEBUG_REG0. Read-write. Reset: 1. bit29.
28	BIF_MISC_28_DEBUG_REG0. Read-write. Reset: 1. bit28.
27	BIF_MISC_27_DEBUG_REG0. Read-write. Reset: 1. bit27.
26	BIF_MISC_26_DEBUG_REG0. Read-write. Reset: 1. bit26.
25	BIF_MISC_25_DEBUG_REG0. Read-write. Reset: 1. bit25.
24	BIF_MISC_24_DEBUG_REG0. Read-write. Reset: 1. bit24.
23	BIF_MISC_23_DEBUG_REG0. Read-write. Reset: 0. bit23.
22	BIF_MISC_22_DEBUG_REG0. Read-write. Reset: 0. bit22.
21	BIF_MISC_21_DEBUG_REG0. Read-write. Reset: 0. bit21
20	BIF_MISC_20_DEBUG_REG0. Read-write. Reset: 0. bit20
19	BIF_MISC_19_DEBUG_REG0. Read-write. Reset: 0. bit19.
18	BIF_MISC_18_DEBUG_REG0. Read-write. Reset: 0. bit18.
17	BIF_MISC_17_DEBUG_REG0. Read-write. Reset: 0. bit17.
16	BIF_MISC_16_DEBUG_REG0. Read-write. Reset: 0. bit16.
15	BIF_MISC_15_DEBUG_REG0. Read-write. Reset: 1. bit15
14	BIF_MISC_14_DEBUG_REG0. Read-write. Reset: 1. bit14.
13	BIF_MISC_13_DEBUG_REG0. Read-write. Reset: 1. bit13.
12	BIF_MISC_12_DEBUG_REG0. Read-write. Reset: 1. bit12.
11	BIF_MISC_11_DEBUG_REG0. Read-write. Reset: 1. bit11.
10	BIF_MISC_10_DEBUG_REG0. Read-write. Reset: 1. bit10.
9	BIF_MISC_09_DEBUG_REG0. Read-write. Reset: 1. bit9.
8	BIF_MISC_08_DEBUG_REG0. Read-write. Reset: 1. bit8.
7	BIF_MISC_07_DEBUG_REG0. Read-write. Reset: 0. bit7.
6	BIF_MISC_06_DEBUG_REG0. Read-write. Reset: 0. bit6.
5	BIF_MISC_05_DEBUG_REG0. Read-write. Reset: 0. It is assigned to Override_type_code_chain_en. If set Override_type_code_chain_en to 1, HW would monitor the req train and would override the hit_type/hit_code to the whole chain req with the value of first beat.If set Override_type_code_chain_en to 0, HW keep the org behavior.
4	BIF_MISC_04_DEBUG_REG0. Read-write. Reset: 0. It is assigned to dis_chain_en.Dis chain static- If set the dis_chain_en to 1, check_chain_en to 0 from initial. All sdp chain would be dis for host path.Dis chain dynamically-Set check_chain_en to 1, HW would start to watch the chain for income SDP req. After finished the FLR/rst sequence, set set dis_chain_en to 0, HW would dis the override for chain, let req perform with org chain.If set both en to 0, no behavior would be changed.
3	BIF_MISC_03_DEBUG_REG0. Read-write. Reset: 0. It is assigned to check_chain_en.Dis chain static- If set the dis_chain_en to 1, check_chain_en to 0 from initial. All sdp chain would be dis for host path.Dis chain dynamically-Set check_chain_en to 1, HW would start to watch the chain for income SDP req. After finished the FLR/rst sequence, set set dis_chain_en to 0, HW would dis the override for chain, let req perform with org chain.If set both en to 0, no behavior would be changed.
2	BIF_MISC_02_DEBUG_REG0. Read-write. Reset: 0. bit2.
1	BIF_MISC_01_DEBUG_REG0. Read-write. Reset: 0. bit1.
0	BIF_MISC_00_DEBUG_REG0. Read-write. Reset: 0. bit0.

NBIO0NBIFMISCSEC0x00000088...NBIO1NBIFMISCSEC2x00000088 (NBIFMM::SDPVW_UPDATE_EN)

Read-write. Reset: 00h.

To disable SDP vwire update to shadow regs.

[_inst\[NBIF\[2:0\]\]_nbio0_aliasSMN](#); NBIO0NBIFMISCSEC[2:0]x00000088; NBIO0NBIFMISCSEC[2:0]=[10533000,10233000,10133000]h[_inst\[NBIF\[2:0\]\]_nbio1_aliasSMN](#); NBIO1NBIFMISCSEC[2:0]x00000088; NBIO1NBIFMISCSEC[2:0]=[10733000,10433000,10333000]h

Bits	Description
7:2	Reserved.
1	SWUS_SECBUSRST_SET_EN . Read-write. Reset: 0. 0: disable swus_secBusRst_set when SDP vwire update to [45], 1: enable swus_secBusRst_set when SDP vwire update to [45]
0	SDPVW_UPDATE_EN . Read-write. Reset: 0. 0:disable SDP vwire update to shadow regs, 1: enable SDP vwire update to shadow regs.

NBIO0NBIFMISCSEC0x00000110...NBIO1NBIFMISCSEC2x00000110 (NBIFMM::BIFC_SEC_MCA_SMN_CTRL0)

Read-write. Reset: 4900_5380h.

[MCA SMN](#) sec control register 0.[_inst\[NBIF\[2:0\]\]_nbio0_aliasSMN](#); NBIO0NBIFMISCSEC[2:0]x00000110; NBIO0NBIFMISCSEC[2:0]=[10533000,10233000,10133000]h[_inst\[NBIF\[2:0\]\]_nbio1_aliasSMN](#); NBIO1NBIFMISCSEC[2:0]x00000110; NBIO1NBIFMISCSEC[2:0]=[10733000,10433000,10333000]h

Bits	Description
31:20	MCA_INT_REQ_APER_ID . Read-write. Reset: 490h. Aper_ID for diff aperture access.
19:0	MCA_INT_REQ_ADDR . Read-write. Reset: 0_5380h. SMN offset in certain aperture.

NBIO0NBIFMISCSEC0x00000114...NBIO1NBIFMISCSEC2x00000114 (NBIFMM::BIFC_SEC_MCA_SMN_CTRL1)

Read-write. Reset: 0000_0200h.

[MCA SMN](#) sec control register 1.[_inst\[NBIF\[2:0\]\]_nbio0_aliasSMN](#); NBIO0NBIFMISCSEC[2:0]x00000114; NBIO0NBIFMISCSEC[2:0]=[10533000,10233000,10133000]h[_inst\[NBIF\[2:0\]\]_nbio1_aliasSMN](#); NBIO1NBIFMISCSEC[2:0]x00000114; NBIO1NBIFMISCSEC[2:0]=[10733000,10433000,10333000]h

Bits	Description
31:11	Reserved.
10:8	MCA_SMN_SEC_SEL . Read-write. Reset: 2h. SMN offset in certain aperture.
7:0	Reserved.

**NBIO0NBIFMISCSEC0x00000118...NBIO1NBIFMISCSEC2x00000118
(NBIFMM::BIFL_SEC_RAS_POISON_DEBUG_CTRL)**

Read-write. Reset: 0000_0000h.

sec ras injection control register for poison error.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[2:0]x00000118; NBIO0NBIFMISCSEC[2:0]=[10533000,10233000,10133000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[2:0]x00000118; NBIO1NBIFMISCSEC[2:0]=[10733000,10433000,10333000]h

Bits	Description
31:7	Reserved.
6	BIFL_SEC_RAS_LEAF6_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf6 control for pollute data to poison.
5	BIFL_SEC_RAS_LEAF5_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf5 control for pollute data to poison.
4	BIFL_SEC_RAS_LEAF4_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf4 control for pollute data to poison.
3	BIFL_SEC_RAS_LEAF3_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf3 control for pollute data to poison.
2	BIFL_SEC_RAS_LEAF2_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to poison.
1	BIFL_SEC_RAS_LEAF1_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to poison.
0	BIFL_SEC_RAS_LEAF0_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to poison.

**NBIO0NBIFMISCSEC0x0000011C...NBIO1NBIFMISCSEC2x0000011C
(NBIFMM::BIFL_SEC_RAS_PARITY_DEBUG_CTRL)**

Read-write. Reset: 0000_0000h.

sec ras injection control register for poison error.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[2:0]x0000011C; NBIO0NBIFMISCSEC[2:0]=[10533000,10233000,10133000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[2:0]x0000011C; NBIO1NBIFMISCSEC[2:0]=[10733000,10433000,10333000]h

Bits	Description
31:7	Reserved.
6	BIFL_SEC_RAS_LEAF6_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf6 control for pollute data to poison.
5	BIFL_SEC_RAS_LEAF5_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf5 control for pollute data to poison.
4	BIFL_SEC_RAS_LEAF4_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf4 control for pollute data to poison.
3	BIFL_SEC_RAS_LEAF3_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf3 control for pollute data to poison.
2	BIFL_SEC_RAS_LEAF2_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to poison.
1	BIFL_SEC_RAS_LEAF1_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to poison.
0	BIFL_SEC_RAS_LEAF0_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to poison.

**NBIO0NBIFMISCSEC0x00000120...NBIO1NBIFMISCSEC2x00000120
(NBIFMM::BIFL_SEC_RAS_RCVERREVENT_DEBUG_CTRL)**

Read-write. Reset: 0000_0000h.

sec ras injection control register for poison error.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[2:0]x00000120; NBIO0NBIFMISCSEC[2:0]=[10533000,10233000,10133000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[2:0]x00000120; NBIO1NBIFMISCSEC[2:0]=[10733000,10433000,10333000]h

Bits	Description
31:7	Reserved.
6	BIFL_SEC_RAS_LEAF6_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf6 control for pollute data to poison.
5	BIFL_SEC_RAS_LEAF5_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf5 control for pollute data to poison.
4	BIFL_SEC_RAS_LEAF4_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf4 control for pollute data to poison.
3	BIFL_SEC_RAS_LEAF3_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf3 control for pollute data to poison.
2	BIFL_SEC_RAS_LEAF2_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to poison.
1	BIFL_SEC_RAS_LEAF1_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to poison.
0	BIFL_SEC_RAS_LEAF0_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to poison.

**NBIO0NBIFMISCSEC0x00000124...NBIO1NBIFMISCSEC2x00000124
(NBIFMM::BIFL_SEC_RAS_TIMEOUT_DEBUG_CTRL)**

Read-write. Reset: 0000_0000h.

sec ras injection control register for poison error.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[2:0]x00000124; NBIO0NBIFMISCSEC[2:0]=[10533000,10233000,10133000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[2:0]x00000124; NBIO1NBIFMISCSEC[2:0]=[10733000,10433000,10333000]h

Bits	Description
31:7	Reserved.
6	BIFL_SEC_RAS_LEAF6_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf6 control for pollute data to poison.
5	BIFL_SEC_RAS_LEAF5_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf5 control for pollute data to poison.
4	BIFL_SEC_RAS_LEAF4_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf4 control for pollute data to poison.
3	BIFL_SEC_RAS_LEAF3_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf3 control for pollute data to poison.
2	BIFL_SEC_RAS_LEAF2_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to poison.
1	BIFL_SEC_RAS_LEAF1_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to poison.
0	BIFL_SEC_RAS_LEAF0_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to poison.

**NBIO0NBIFMISCSEC0x00000204...NBIO1NBIFMISCSEC2x00000204
(NBIFMM::NBIF_STRAP_BIOS_CNTL)**

Read-write. Reset: 0000_0001h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[2:0]x00000204; NBIO0NBIFMISCSEC[2:0]=[10533000,10233000,10133000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[2:0]x00000204; NBIO1NBIFMISCSEC[2:0]=[10733000,10433000,10333000]h	
Bits	Description
31:2	Reserved.
1	NBIF_STRAP_PCIE_ID_BIOS_EN. Read-write. Reset: 0. Whether NBIF PCIE ID BIOS Strap could be write by SW or not. 0, PCIE ID BIOS Strap couldn't be Programmed by SW; 1, PCIE ID BIOS Strap could be Programmed by SW.
0	NBIF_STRAP_BIOS_EN. Read-write. Reset: 1. Whether NBIF BIOS Strap could be write by SW or not. 0, BIOS Strap couldn't be Programmed by SW; 1, BIOS Strap could be Programmed by SW.

NBIO0NBIFMISCSEC0x00000208...NBIO1NBIFMISCSEC1x00000208 (NBIFMM::BIFC_TF_CTRL)

Read-write. Reset: 0C00_FFFFh.	
nbif SDXI control logic register 0.	
_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000208; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h	
_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000208; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h	
Bits	Description
31:28	Reserved.
27:26	FLUSH_DELAY_VALUE. Read-write. Reset: 3h. Counter down timer before flush is triggered by remote linkrst/flr. This is used to wait for normal response from IOHUB. 11= 0xF00, 10=0xB00, 01= 0x700, 00=0x300.
25	REMOTE_RCC_CLEAR_DIS. Read-write. Reset: 0. 1= Disable clearing remote_rcc when flr/linkrst. 0 = Enable clearing remote_rcc when flr/linkrst. Not effective on BUSMASTEREN, BUSMASTEREN is always cleared when FLR/LINKRST/SOFT FLR.
24	TRIGGER_REMOTE_PENDING. Read-write. Reset: 0. Start sorting the trans-pending information for all the remote nodes.After trans-pending bits for each PF/VF is done, HW will clear this bit.
23:20	Reserved.
19:16	TF_THIS_INSTID. Read-write. Reset: 0h. Instance ID of local nbif.
15:0	TF_GROUP_MASK. Read-write. Reset: FFFFh. 1: nbif instance represented by this bit is in the same group with local nbif instance. 0: nbif instance represented by this bit is not in the same group with local nbif instance.

**NBIO0NBIFMISCSEC0x00000210...NBIO1NBIFMISCSEC1x00000210
(NBIFMM::TF_REMOTE_CTRL_TO_INST0)**

Read-write. Reset: 0000_0101h.	
nbif SDXI remote control register for INST0 NBIF.	
_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000210; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h	
_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000210; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h	
Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST0. Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST0 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST0. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST0 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x00000214...NBIO1NBIFMISCSEC1x00000214
(NBIFMM::TF_REMOTE_CTRL_TO_INST1)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST1 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000214; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000214; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST1. Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST1 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST1. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST1 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x00000218...NBIO1NBIFMISCSEC1x00000218
(NBIFMM::TF_REMOTE_CTRL_TO_INST2)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST2 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000218; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000218; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST2. Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST2 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST2. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST2 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x0000021C...NBIO1NBIFMISCSEC1x0000021C
(NBIFMM::TF_REMOTE_CTRL_TO_INST3)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST3 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000021C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000021C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST3. Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST3 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST3. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST3 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x00000220...NBIO1NBIFMISCSEC1x00000220
(NBIFMM::TF_REMOTE_CTRL_TO_INST4)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST4 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000220; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000220; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST4. Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST4 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST4. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST4 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x00000224...NBIO1NBIFMISCSEC1x00000224
(NBIFMM::TF_REMOTE_CTRL_TO_INST5)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST5 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000224; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000224; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST5. Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST5 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST5. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST5 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x00000228...NBIO1NBIFMISCSEC1x00000228
(NBIFMM::TF_REMOTE_CTRL_TO_INST6)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST6 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000228; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000228; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST6. Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST6 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST6. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST6 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x0000022C...NBIO1NBIFMISCSEC1x0000022C
(NBIFMM::TF_REMOTE_CTRL_TO_INST7)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST7 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000022C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000022C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST7 . Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST7 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST7 . Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST7 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x00000230...NBIO1NBIFMISCSEC1x00000230
(NBIFMM::TF_REMOTE_CTRL_TO_INST8)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST8 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000230; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000230; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST8 . Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST8 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST8 . Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST8 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x00000234...NBIO1NBIFMISCSEC1x00000234
(NBIFMM::TF_REMOTE_CTRL_TO_INST9)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST9 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000234; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000234; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST9 . Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST9 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST9 . Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST9 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x00000238...NBIO1NBIFMISCSEC1x00000238
(NBIFMM::TF_REMOTE_CTRL_TO_INST10)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST10 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000238; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000238; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST10. Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST10 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST10. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST10 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x0000023C...NBIO1NBIFMISCSEC1x0000023C
(NBIFMM::TF_REMOTE_CTRL_TO_INST11)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST11 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000023C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000023C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST11. Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST11 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST11. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST11 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x00000240...NBIO1NBIFMISCSEC1x00000240
(NBIFMM::TF_REMOTE_CTRL_TO_INST12)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST12 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000240; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000240; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST12. Read-write. Reset: 0. enable bit of the capability of sending remote_LUT and remote_AER, routing to INST12 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST12. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST12 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x00000244...NBIO1NBIFMISCSEC1x00000244
(NBIFMM::TF_REMOTE_CTRL_TO_INST13)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST13 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000244; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000244; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST13. Read-write. Reset: 0. enable bit of the capablity of sending remote_LUT and remote_AER, routing to INST13 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST13. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST13 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x00000248...NBIO1NBIFMISCSEC1x00000248
(NBIFMM::TF_REMOTE_CTRL_TO_INST14)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST14 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000248; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000248; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST14. Read-write. Reset: 0. enable bit of the capablity of sending remote_LUT and remote_AER, routing to INST14 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST14. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST14 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x0000024C...NBIO1NBIFMISCSEC1x0000024C
(NBIFMM::TF_REMOTE_CTRL_TO_INST15)**

Read-write. Reset: 0000_0101h.

nbif SDXI remote control register for INST15 NBIF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000024C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000024C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:25	Reserved.
24	TF_RMT_VLD_TO_INST15. Read-write. Reset: 0. enable bit of the capablity of sending remote_LUT and remote_AER, routing to INST15 NBIF. 1-enable.
23:20	Reserved.
19:0	TF_RMT_ADDR_TO_INST15. Read-write. Reset: 0_0101h. bit 39:20 of SMN_ADDR routing to INST15 NBIF, for send MPDMA's remote_LUT and remote_AER. Within a single die: nbif0-101, nbif1-102, nbif2-103, nbif3-104. But note that SMN -aper-assigned nbif0/1/2/3 has no fixed relationship with INST number.

**NBIO0NBIFMISCSEC0x00000250...NBIO1NBIFMISCSEC1x00000250
(NBIFMM::TF_REMOTE_SMN_VWR_CTRL)**

Read-write. Reset: 0000_0000h.

nbif SDXI remote smn virtual wire control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000250; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000250; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:3	Reserved.
2	TF_RMT_SMN_VWR_DBGMSK . Read-write. Reset: 0. 1: dbgmsk for remote SMN Virtual wire trans.
1	TF_RMT_SMN_VWR_POSTED . Read-write. Reset: 0. reserved
0	TF_RMT_SMN_VWR_POST_MASK_EN . Read-write. Reset: 0. 0: do normal map from request posted field to AxCACHE[0]; 1: all NP and P use AxCACHE[0]=0.

**NBIO0NBIFMISCSEC0x00000260...NBIO1NBIFMISCSEC1x00000260
(NBIFMM::RMT_SMN_VWR_DIS_CTRL1)**

Read-write. Reset: 0000_0000h.

Remote-[SMN](#) VIRTUAL WIRE DISABLE REGISTER PER SET.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000260; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000260; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31	RMT_SMN_VWR_VF_SET31_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set31 . sticky.
30	RMT_SMN_VWR_VF_SET30_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set30 . sticky.
29	RMT_SMN_VWR_VF_SET29_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set29 . sticky.
28	RMT_SMN_VWR_VF_SET28_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set28 . sticky.
27	RMT_SMN_VWR_VF_SET27_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set27 . sticky.
26	RMT_SMN_VWR_VF_SET26_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set26 . sticky.
25	RMT_SMN_VWR_VF_SET25_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set25 . sticky.
24	RMT_SMN_VWR_VF_SET24_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set24 . sticky.
23	RMT_SMN_VWR_VF_SET23_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set23 . sticky.
22	RMT_SMN_VWR_VF_SET22_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set22 . sticky.
21	RMT_SMN_VWR_VF_SET21_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set21 . sticky.
20	RMT_SMN_VWR_VF_SET20_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set20 . sticky.
19	RMT_SMN_VWR_VF_SET19_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set19 . sticky.
18	RMT_SMN_VWR_VF_SET18_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set18 . sticky.
17	RMT_SMN_VWR_VF_SET17_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set17 . sticky.
16	RMT_SMN_VWR_VF_SET16_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set16 . sticky.
15	RMT_SMN_VWR_VF_SET15_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set15 . sticky.
14	RMT_SMN_VWR_VF_SET14_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set14 . sticky.
13	RMT_SMN_VWR_VF_SET13_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set13 . sticky.
12	RMT_SMN_VWR_VF_SET12_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set12 . sticky.
11	RMT_SMN_VWR_VF_SET11_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set11 . sticky.
10	RMT_SMN_VWR_VF_SET10_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set10 . sticky.

9	RMT_SMN_VWR_VF_SET9_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set9 . sticky.
8	RMT_SMN_VWR_VF_SET8_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set8 . sticky.
7	RMT_SMN_VWR_VF_SET7_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set7 . sticky.
6	RMT_SMN_VWR_VF_SET6_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set6 . sticky.
5	RMT_SMN_VWR_VF_SET5_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set5 . sticky.
4	RMT_SMN_VWR_VF_SET4_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set4 . sticky.
3	RMT_SMN_VWR_VF_SET3_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set3 . sticky.
2	RMT_SMN_VWR_VF_SET2_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set2 . sticky.
1	RMT_SMN_VWR_VF_SET1_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set1 . sticky.
0	RMT_SMN_VWR_VF_SET0_DIS. Read-write. Reset: 0. 1: Remote SMN Virtual wire feature local disable for all vf events of set0 . sticky.

**NBIO0NBIFMISCSEC0x00000270...NBIO1NBIFMISCSEC1x00000270
(NBIFMM::RMT_SMN_VWR_DIS_CTRL2)**

Read-write. Reset: 0000_0000h.

Remote-[SMN](#) VIRTUAL WIRE DISABLE REGISTER PER SET.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000270; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000270; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31	RMT_SMN_VWR_ALL_SET_TRIG. Read-write. Reset: 0. write 1 to trigger one virtual wire trans for all remote smn vwr.
30:8	Reserved.
7	RMT_SMN_VWR_NONVF_SET7_DIS. Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all non-vf events of set7 . sticky.
6	RMT_SMN_VWR_NONVF_SET6_DIS. Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all non-vf events of set6 . sticky.
5	RMT_SMN_VWR_NONVF_SET5_DIS. Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all non-vf events of set5 . sticky.
4	RMT_SMN_VWR_NONVF_SET4_DIS. Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all non-vf events of set4 . sticky.
3	RMT_SMN_VWR_NONVF_SET3_DIS. Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all non-vf events of set3 . sticky.
2	RMT_SMN_VWR_NONVF_SET2_DIS. Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all non-vf events of set2 . sticky.
1	RMT_SMN_VWR_NONVF_SET1_DIS. Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all non-vf events of set1 . sticky.
0	RMT_SMN_VWR_NONVF_SET0_DIS. Read-write. Reset: 0. 1: SMN Virtual wire feature local disable for all non-vf events of set0 . sticky.

NBIO0NBIFMISCSEC0x00000280...NBIO1NBIFMISCSEC1x00000280 (NBIFMM::NBIF_DDR_CTRL)

Reset: 0000_0008h.

NBIF DDR control.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000280; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000280; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:4	Reserved.
3	NBIF_DDR_FLR_TRIGGER_RESET . Read-write. Reset: 1. 1: FLR will trigger reset. 0: FLR will not trigger reset.
2	NBIF_DDR_INIT_DONE . Read,Write-1-to-clear. Reset: 0. 1: DDR initiate flow is done. 0: DDR initiate flow is not done.
1	NBIF_DDR_INIT_START . Read-write. Reset: 0. Write 1 to trigger DDR initiate flow.
0	NBIF_DDR_READY . Read-write. Reset: 0. 1: DDR is ready to receive transaction from NBIF. 0: DDR is not ready to receive transaction from NBIF.

NBIO0NBIFMISCSEC0x00000284...NBIO1NBIFMISCSEC1x00000284 (NBIFMM::NBIF_DDR_BASE_ADDRESS_LO)

Read-write. Reset: 0000_0000h.

DDR Base Address Lower part.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000284; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000284; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	NBIF_DDR_BASE_ADDRESS_LO . Read-write. Reset: 0000_0000h. The Lower 32bits of DDR Base Address. This Address is used for NBIF to access MSI/MSIX capability.

NBIO0NBIFMISCSEC0x00000288...NBIO1NBIFMISCSEC1x00000288 (NBIFMM::NBIF_DDR_BASE_ADDRESS_HI)

Read-write. Reset: 0000_0000h.

DDR Base Address Higher part.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000288; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000288; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	NBIF_DDR_BASE_ADDRESS_HI . Read-write. Reset: 0000_0000h. The Higher 32bits of DDR Base Address. This Address is used for NBIF to access MSI/MSIX capability.

NBIO0NBIFMISCSEC0x0000028C...NBIO1NBIFMISCSEC1x0000028C (NBIFMM::NBIF_DIH_GMIREQ_NORMAL_CTRL0)

Read-write. Reset: 0000_0007h.

DIH send trans to GMI_REQ from channel0, to control the feild for these transactions.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000028C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000028C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:8	Reserved.
7	NBIF_DIH_GMIREQ_NORMAL_REQRSPPASSPW0 . Read-write. Reset: 0. The Req Rsp PassPW for the transaction from DIH to GMI_REQ in channel0.
6	NBIF_DIH_GMIREQ_NORMAL_REQPASSPW0 . Read-write. Reset: 0. The Req PassPW for the transaction from DIH to GMI_REQ in channel0.
5:4	NBIF_DIH_GMIREQ_NORMAL_REQBLOCKLEVEL0 . Read-write. Reset: 0h. The Req Block Level for the transaction from DIH to GMI_REQ in channel0.
3:0	NBIF_DIH_GMIREQ_NORMAL_REQSECLEVEL0 . Read-write. Reset: 7h. The Req Seccurity Level for the transaction from DIH to GMI_REQ in channel0.

**NBIO0NBIFMISCSEC0x00000290...NBIO1NBIFMISCSEC1x00000290
(NBIFMM::NBIF_DIH_GMIREQ_NORMAL_CTRL1)**

Read-write. Reset: 0000_0007h.

DIH send trans to GMI_REQ from channel1, to control the feild for these transactions.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000290; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000290; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:8	Reserved.
7	NBIF_DIH_GMIREQ_NORMAL_REQRSPPASSPW1. Read-write. Reset: 0. The Req Rsp PassPW for the transaction from DIH to GMI_REQ in channel1.
6	NBIF_DIH_GMIREQ_NORMAL_REQPASSPW1. Read-write. Reset: 0. The Req PassPW for the transaction from DIH to GMI_REQ in channel1.
5:4	NBIF_DIH_GMIREQ_NORMAL_REQBLOCKLEVEL1. Read-write. Reset: 0h. The Req Block Level for the transaction from DIH to GMI_REQ in channel1.
3:0	NBIF_DIH_GMIREQ_NORMAL_REQSECLEVEL1. Read-write. Reset: 7h. The Req Seccurty Level for the transaction from DIH to GMI_REQ in channel1.

**NBIO0NBIFMISCSEC0x00000294...NBIO1NBIFMISCSEC1x00000294
(NBIFMM::NBIF_DIH_GMIREQ_NORMAL_CTRL2)**

Read-write. Reset: 0000_0007h.

DIH send trans to GMI_REQ from channel2, to control the feild for these transactions.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000294; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000294; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:8	Reserved.
7	NBIF_DIH_GMIREQ_NORMAL_REQRSPPASSPW2. Read-write. Reset: 0. The Req Rsp PassPW for the transaction from DIH to GMI_REQ in channel2.
6	NBIF_DIH_GMIREQ_NORMAL_REQPASSPW2. Read-write. Reset: 0. The Req PassPW for the transaction from DIH to GMI_REQ in channel2.
5:4	NBIF_DIH_GMIREQ_NORMAL_REQBLOCKLEVEL2. Read-write. Reset: 0h. The Req Block Level for the transaction from DIH to GMI_REQ in channel2.
3:0	NBIF_DIH_GMIREQ_NORMAL_REQSECLEVEL2. Read-write. Reset: 7h. The Req Seccurty Level for the transaction from DIH to GMI_REQ in channel2.

**NBIO0NBIFMISCSEC0x00000298...NBIO1NBIFMISCSEC1x00000298
(NBIFMM::NBIF_DIH_GMIREQ_NORMAL_CTRL3)**

Read-write. Reset: 0000_0007h.

DIH send trans to GMI_REQ from channel3, to control the feild for these transactions.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000298; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000298; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:8	Reserved.
7	NBIF_DIH_GMIREQ_NORMAL_REQRSPPASSPW3. Read-write. Reset: 0. The Req Rsp PassPW for the transaction from DIH to GMI_REQ in channel3.
6	NBIF_DIH_GMIREQ_NORMAL_REQPASSPW3. Read-write. Reset: 0. The Req PassPW for the transaction from DIH to GMI_REQ in channel3.
5:4	NBIF_DIH_GMIREQ_NORMAL_REQBLOCKLEVEL3. Read-write. Reset: 0h. The Req Block Level for the transaction from DIH to GMI_REQ in channel3.
3:0	NBIF_DIH_GMIREQ_NORMAL_REQSECLEVEL3. Read-write. Reset: 7h. The Req Seccurty Level for the transaction from DIH to GMI_REQ in channel3.

**NBIO0NBIFMISCSEC0x0000029C...NBIO1NBIFMISCSEC1x0000029C
(NBIFMM::NBIF_DIH_GMIREQ_NORMAL_CTRL4)**

Read-write. Reset: 0000_0007h.

DIH send trans to GMI_REQ from channel4, to control the feild for these transactions.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000029C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000029C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:8	Reserved.
7	NBIF_DIH_GMIREQ_NORMAL_REQRSPPASSPW4. Read-write. Reset: 0. The Req Rsp PassPW for the transaction from DIH to GMI_REQ in channel4.
6	NBIF_DIH_GMIREQ_NORMAL_REQPASSPW4. Read-write. Reset: 0. The Req PassPW for the transaction from DIH to GMI_REQ in channel4.
5:4	NBIF_DIH_GMIREQ_NORMAL_REQBLOCKLEVEL4. Read-write. Reset: 0h. The Req Block Level for the transaction from DIH to GMI_REQ in channel4.
3:0	NBIF_DIH_GMIREQ_NORMAL_REQSECLEVEL4. Read-write. Reset: 7h. The Req Seccurty Level for the transaction from DIH to GMI_REQ in channel4.

**NBIO0NBIFMISCSEC0x000002A0...NBIO1NBIFMISCSEC1x000002A0
(NBIFMM::NBIF_DIH_GMIREQ_NORMAL_CTRL5)**

Read-write. Reset: 0000_0007h.

DIH send trans to GMI_REQ from channel5, to control the feild for these transactions.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x000002A0; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x000002A0; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:8	Reserved.
7	NBIF_DIH_GMIREQ_NORMAL_REQRSPPASSPW5. Read-write. Reset: 0. The Req Rsp PassPW for the transaction from DIH to GMI_REQ in channel5.
6	NBIF_DIH_GMIREQ_NORMAL_REQPASSPW5. Read-write. Reset: 0. The Req PassPW for the transaction from DIH to GMI_REQ in channel5.
5:4	NBIF_DIH_GMIREQ_NORMAL_REQBLOCKLEVEL5. Read-write. Reset: 0h. The Req Block Level for the transaction from DIH to GMI_REQ in channel5.
3:0	NBIF_DIH_GMIREQ_NORMAL_REQSECLEVEL5. Read-write. Reset: 7h. The Req Seccurty Level for the transaction from DIH to GMI_REQ in channel5.

NBIO0NBIFMISCSEC0x000002FC...NBIO1NBIFMISCSEC1x000002FC
(NBIFMM::Remote_PF_Instance_PF_Pending)

Read-only. Reset: 0000_0000h.

Pending status of PF transactions from remote nbif.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x000002FC; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x000002FC; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:16	Reserved.
15	Remote_PF_Instance_15_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 15.
14	Remote_PF_Instance_14_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 14.
13	Remote_PF_Instance_13_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 13.
12	Remote_PF_Instance_12_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 12.
11	Remote_PF_Instance_11_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 11.
10	Remote_PF_Instance_10_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 10.
9	Remote_PF_Instance_9_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 9.
8	Remote_PF_Instance_8_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 8.
7	Remote_PF_Instance_7_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 7.
6	Remote_PF_Instance_6_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 6.
5	Remote_PF_Instance_5_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 5.
4	Remote_PF_Instance_4_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 4.
3	Remote_PF_Instance_3_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 3.
2	Remote_PF_Instance_2_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 2.
1	Remote_PF_Instance_1_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 1.
0	Remote_PF_Instance_0_PF_Pending. Read-only. Reset: 0. Pending status of PF transactions from remote nbif instance 0.

NBIO0NBIFMISCSEC0x00000300...NBIO1NBIFMISCSEC1x00000300
(NBIFMM::Remote_PF_Instance_0_VF_Pending_Set_0)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000300; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000300; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_0_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 0 vf between 31 and 0.

NBIO0NBIFMISCSEC0x00000304...NBIO1NBIFMISCSEC1x00000304
(NBIFMM::Remote_PF_Instance_0_VF_Pending_Set_1)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000304; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000304; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_0_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 0 vf between 63 and 32.

NBIO0NBIFMISCSEC0x00000308...NBIO1NBIFMISCSEC1x00000308
(NBIFMM::Remote_PF_Instance_1_VF_Pending_Set_0)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000308; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000308; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_1_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 1 vf between 31 and 0.

NBIO0NBIFMISCSEC0x0000030C...NBIO1NBIFMISCSEC1x0000030C
(NBIFMM::Remote_PF_Instance_1_VF_Pending_Set_1)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000030C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000030C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_1_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 1 vf between 63 and 32.

NBIO0NBIFMISCSEC0x00000310...NBIO1NBIFMISCSEC1x00000310
(NBIFMM::Remote_PF_Instance_2_VF_Pending_Set_0)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000310; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000310; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_2_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 2 vf between 31 and 0.

NBIO0NBIFMISCSEC0x00000314...NBIO1NBIFMISCSEC1x00000314
(NBIFMM::Remote_PF_Instance_2_VF_Pending_Set_1)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000314; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000314; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_2_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 2 vf between 63 and 32.

NBIO0NBIFMISCSEC0x00000318...NBIO1NBIFMISCSEC1x00000318
(NBIFMM::Remote_PF_Instance_3_VF_Pending_Set_0)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000318; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000318; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_3_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 3 vf between 31 and 0.

NBIO0NBIFMISCSEC0x0000031C...NBIO1NBIFMISCSEC1x0000031C
(NBIFMM::Remote_PF_Instance_3_VF_Pending_Set_1)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000031C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000031C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_3_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 3 vf between 63 and 32.

NBIO0NBIFMISCSEC0x00000320...NBIO1NBIFMISCSEC1x00000320
(NBIFMM::Remote_PF_Instance_4_VF_Pending_Set_0)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000320; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000320; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_4_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 4 vf between 31 and 0.

NBIO0NBIFMISCSEC0x00000324...NBIO1NBIFMISCSEC1x00000324
(NBIFMM::Remote_PF_Instance_4_VF_Pending_Set_1)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000324; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000324; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_4_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 4 vf between 63 and 32.

NBIO0NBIFMISCSEC0x00000328...NBIO1NBIFMISCSEC1x00000328
(NBIFMM::Remote_PF_Instance_5_VF_Pending_Set_0)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000328; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000328; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_5_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 5 vf between 31 and 0.

**NBIO0NBIFMISCSEC0x0000032C...NBIO1NBIFMISCSEC1x0000032C
(NBIFMM::Remote_PF_Instance_5_VF_Pending_Set_1)**

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000032C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000032C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_5_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 5 vf between 63 and 32.

**NBIO0NBIFMISCSEC0x00000330...NBIO1NBIFMISCSEC1x00000330
(NBIFMM::Remote_PF_Instance_6_VF_Pending_Set_0)**

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000330; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000330; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_6_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 6 vf between 31 and 0.

**NBIO0NBIFMISCSEC0x00000334...NBIO1NBIFMISCSEC1x00000334
(NBIFMM::Remote_PF_Instance_6_VF_Pending_Set_1)**

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000334; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000334; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_6_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 6 vf between 63 and 32.

**NBIO0NBIFMISCSEC0x00000338...NBIO1NBIFMISCSEC1x00000338
(NBIFMM::Remote_PF_Instance_7_VF_Pending_Set_0)**

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000338; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000338; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_7_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 7 vf between 31 and 0.

**NBIO0NBIFMISCSEC0x0000033C...NBIO1NBIFMISCSEC1x0000033C
(NBIFMM::Remote_PF_Instance_7_VF_Pending_Set_1)**

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000033C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000033C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_7_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 7 vf between 63 and 32.

**NBIO0NBIFMISCSEC0x00000340...NBIO1NBIFMISCSEC1x00000340
(NBIFMM::Remote_PF_Instance_8_VF_Pending_Set_0)**

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000340; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000340; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_8_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 8 vf between 31 and 0.

**NBIO0NBIFMISCSEC0x00000344...NBIO1NBIFMISCSEC1x00000344
(NBIFMM::Remote_PF_Instance_8_VF_Pending_Set_1)**

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000344; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000344; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_8_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 8 vf between 63 and 32.

**NBIO0NBIFMISCSEC0x00000348...NBIO1NBIFMISCSEC1x00000348
(NBIFMM::Remote_PF_Instance_9_VF_Pending_Set_0)**

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000348; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000348; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_9_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 9 vf between 31 and 0.

**NBIO0NBIFMISCSEC0x0000034C...NBIO1NBIFMISCSEC1x0000034C
(NBIFMM::Remote_PF_Instance_9_VF_Pending_Set_1)**

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000034C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000034C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_9_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 9 vf between 63 and 32.

**NBIO0NBIFMISCSEC0x00000350...NBIO1NBIFMISCSEC1x00000350
(NBIFMM::Remote_PF_Instance_10_VF_Pending_Set_0)**

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000350; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000350; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_10_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 10 vf between 31 and 0.

NBIO0NBIFMISCSEC0x00000354...NBIO1NBIFMISCSEC1x00000354
(NBIFMM::Remote_PF_Instance_10_VF_Pending_Set_1)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000354; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000354; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
------	-------------

31:0	Remote_PF_Instance_10_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 10 vf between 63 and 32.
------	---

NBIO0NBIFMISCSEC0x00000358...NBIO1NBIFMISCSEC1x00000358
(NBIFMM::Remote_PF_Instance_11_VF_Pending_Set_0)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000358; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000358; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
------	-------------

31:0	Remote_PF_Instance_11_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 11 vf between 31 and 0.
------	---

NBIO0NBIFMISCSEC0x0000035C...NBIO1NBIFMISCSEC1x0000035C
(NBIFMM::Remote_PF_Instance_11_VF_Pending_Set_1)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000035C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000035C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
------	-------------

31:0	Remote_PF_Instance_11_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 11 vf between 63 and 32.
------	---

NBIO0NBIFMISCSEC0x00000360...NBIO1NBIFMISCSEC1x00000360
(NBIFMM::Remote_PF_Instance_12_VF_Pending_Set_0)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000360; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000360; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
------	-------------

31:0	Remote_PF_Instance_12_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 12 vf between 31 and 0.
------	---

NBIO0NBIFMISCSEC0x00000364...NBIO1NBIFMISCSEC1x00000364
(NBIFMM::Remote_PF_Instance_12_VF_Pending_Set_1)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000364; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000364; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
------	-------------

31:0	Remote_PF_Instance_12_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 12 vf between 63 and 32.
------	---

NBIO0NBIFMISCSEC0x00000368...NBIO1NBIFMISCSEC1x00000368
(NBIFMM::Remote_PF_Instance_13_VF_Pending_Set_0)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000368; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000368; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_13_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 13 vf between 31 and 0.

NBIO0NBIFMISCSEC0x0000036C...NBIO1NBIFMISCSEC1x0000036C
(NBIFMM::Remote_PF_Instance_13_VF_Pending_Set_1)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000036C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000036C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_13_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 13 vf between 63 and 32.

NBIO0NBIFMISCSEC0x00000370...NBIO1NBIFMISCSEC1x00000370
(NBIFMM::Remote_PF_Instance_14_VF_Pending_Set_0)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000370; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000370; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_14_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 14 vf between 31 and 0.

NBIO0NBIFMISCSEC0x00000374...NBIO1NBIFMISCSEC1x00000374
(NBIFMM::Remote_PF_Instance_14_VF_Pending_Set_1)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000374; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000374; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_14_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 14 vf between 63 and 32.

NBIO0NBIFMISCSEC0x00000378...NBIO1NBIFMISCSEC1x00000378
(NBIFMM::Remote_PF_Instance_15_VF_Pending_Set_0)

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x00000378; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x00000378; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_15_VF_31_0_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 15 vf between 31 and 0.

**NBIO0NBIFMISCSEC0x0000037C...NBIO1NBIFMISCSEC1x0000037C
(NBIFMM::Remote_PF_Instance_15_VF_Pending_Set_1)**

Read-only. Reset: 0000_0000h.

Pending status of VF transactions from remote nbif

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFMISCSEC[1:0]x0000037C; NBIO0NBIFMISCSEC[1:0]=10[2:1]3_3000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFMISCSEC[1:0]x0000037C; NBIO1NBIFMISCSEC[1:0]=10[4:3]3_3000h

Bits	Description
31:0	Remote_PF_Instance_15_VF_63_32_Pending. Read-only. Reset: 0000_0000h. Pending status of PF transactions from remote nbif instance 15 vf between 63 and 32.

NBIO0NBIFRAS0x00000000...NBIO1NBIFRAS2x00000000 (NBIFMM::BIFL_RAS_CENTRAL_CNTL)

Read-write. Reset: 0000_0000h.

BIFL [RAS](#) CENTRAL Control register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x00000000; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x00000000; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h

Bits	Description
31	BIFL_LINKDIS_TRIG_EGRESS_STALL_DIS. Read-write. Reset: 0. 0, send egress stall when receive LinkDis; 1, disable send.
30	Reserved.
29	BIFL_RAS_CNTL_ERREVENT_DIS. Read-write. Reset: 0. 0, send sdp err_event to all nBIF's SDP orig port and stall all nBIF's egress port when received ras err_event from RAS controller; 1, disable this feature.
28:0	Reserved.

NBIO0NBIFRAS0x00000004...NBIO1NBIFRAS2x00000004 (NBIFMM::BIF_RAS_HW_DEBUG)

Read-write. Reset: FF00_FF00h.

hardware debug register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x00000004; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x00000004; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h

Bits	Description
31	BIF_RAS_HW_31_DEBUG. Read-write. Reset: 1. bit31
30	BIF_RAS_HW_30_DEBUG. Read-write. Reset: 1. bit30.
29	BIF_RAS_HW_29_DEBUG. Read-write. Reset: 1. bit29.
28	BIF_RAS_HW_28_DEBUG. Read-write. Reset: 1. bit28.
27	BIF_RAS_HW_27_DEBUG. Read-write. Reset: 1. bit27.
26	BIF_RAS_HW_26_DEBUG. Read-write. Reset: 1. bit26.
25	BIF_RAS_HW_25_DEBUG. Read-write. Reset: 1. bit25.
24	BIF_RAS_HW_24_DEBUG. Read-write. Reset: 1. bit24.
23	BIF_RAS_HW_23_DEBUG. Read-write. Reset: 0. bit23.
22	BIF_RAS_HW_22_DEBUG. Read-write. Reset: 0. bit22.
21	BIF_RAS_HW_21_DEBUG. Read-write. Reset: 0. bit21
20	BIF_RAS_HW_20_DEBUG. Read-write. Reset: 0. bit20
19	BIF_RAS_HW_19_DEBUG. Read-write. Reset: 0. bit19.
18	BIF_RAS_HW_18_DEBUG. Read-write. Reset: 0. bit18.
17	BIF_RAS_HW_17_DEBUG. Read-write. Reset: 0. bit17.
16	BIF_RAS_HW_16_DEBUG. Read-write. Reset: 0. bit16.
15	BIF_RAS_HW_15_DEBUG. Read-write. Reset: 1. bit15
14	BIF_RAS_HW_14_DEBUG. Read-write. Reset: 1. bit14.
13	BIF_RAS_HW_13_DEBUG. Read-write. Reset: 1. bit13.
12	BIF_RAS_HW_12_DEBUG. Read-write. Reset: 1. bit12.
11	BIF_RAS_HW_11_DEBUG. Read-write. Reset: 1. bit11.
10	BIF_RAS_HW_10_DEBUG. Read-write. Reset: 1. bit10.
9	BIF_RAS_HW_09_DEBUG. Read-write. Reset: 1. bit9.
8	BIF_RAS_HW_08_DEBUG. Read-write. Reset: 1. bit8.
7	BIF_RAS_HW_07_DEBUG. Read-write. Reset: 0. bit7.
6	BIF_RAS_HW_06_DEBUG. Read-write. Reset: 0. bit6.
5	BIF_RAS_HW_05_DEBUG. Read-write. Reset: 0. bit5
4	BIF_RAS_HW_04_DEBUG. Read-write. Reset: 0. bit4
3	BIF_RAS_HW_03_DEBUG. Read-write. Reset: 0. bit3.
2	BIF_RAS_HW_02_DEBUG. Read-write. Reset: 0. bit2.
1	BIF_RAS_HW_01_DEBUG. Read-write. Reset: 0. bit1.
0	BIF_RAS_HW_00_DEBUG. Read-write. Reset: 0. bit0.

NBIO0NBIFRAS0x00000040...NBIO1NBIFRAS2x00000040 (NBIFMM::BIFL_RAS_CENTRAL_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

BIF [RAS](#) CENTRAL STATUS register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x00000040; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x00000040; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h

Bits	Description
31	BIFL_LinkDis_Recv. Read,Write-1-to-clear. Reset: 0. received LinkDis.
30	BIFL_RasContller_Intr_Recv. Read,Write-1-to-clear. Reset: 0. received ras_intr from RAS controller.
29	BIFL_RasContller_ErrEvent_Recv. Read,Write-1-to-clear. Reset: 0. received ras_err_event from RAS controller.
28:4	Reserved.
3	BIFL_C2L_ErrEvent_det. Read,Write-1-to-clear. Reset: 0. propagated ErrEvent_det.
2	BIFL_C2L_EgStall_det. Read,Write-1-to-clear. Reset: 0. propagated EgStall_det.
1	BIFL_L2C_ErrEvent_det. Read,Write-1-to-clear. Reset: 0. local ErrEvent_det.
0	BIFL_L2C_EgStall_det. Read,Write-1-to-clear. Reset: 0. local EgStall_det.

NBIO0NBIFRAS0x00000080...NBIO1NBIFRAS2x00000080 (NBIFMM::BIFL_RAS_LEAF0_CTRL)

Read-write. Reset: 0018_0F61h.

BIFL [RAS](#) LEAF0 Control register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x00000080; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x00000080; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h

Bits	Description
31:21	Reserved.
20	RCVERREVENT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf0 enable to log sdp errevent error into mca.
19	TIMEOUT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf0 enable to log timeout error into mca.
18	POISON_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf0 enable to log poison error into mca.
17	PARITY_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf0 enable to log prity error into mca.
16	ERR_EVENT_RAS_INTR_EN. Read-write. Reset: 0. Only for athub.
15:12	Reserved.
11	EGRESS_STALL_PROP_EN. Read-write. Reset: 1. RAS Leaf0 control to propagate egress stall.
10	ERR_EVENT_PROP_EN. Read-write. Reset: 1. RAS Leaf0 control to propagate errEvent.
9	EGRESS_STALL_GEN_EN. Read-write. Reset: 1. RAS Leaf0 control to propagate egress stall.
8	ERR_EVENT_GEN_EN. Read-write. Reset: 1. RAS Leaf0 control to propagate errEvent.
7	Reserved.
6	RCVERREVENT_STALL_EN. Read-write. Reset: 1. RAS Leaf0 control for stalling its egress port when receive a errevent.
5	RCVERREVENT_ERREVENT_EN. Read-write. Reset: 1. RAS Leaf0 control for sending error event when receive a errevent.
4	PARITY_STALL_EN. Read-write. Reset: 0. RAS Leaf0 control for stalling its egress port when detecting parity error.
3	PARITY_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf0 control for sending error event when detecting parity error.
2	POISON_STALL_EN. Read-write. Reset: 0. RAS Leaf0 control for stalling its egress port when detecting poison data.
1	POISON_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf0 control for sending error event when detecting poison data.
0	ERR_EVENT_DET_EN. Read-write. Reset: 1. RAS Leaf0 control bit for port err event detection.

NBIO0NBIFRAS0x00000084...NBIO1NBIFRAS2x00000084 (NBIFMM::BIFL_RAS_LEAF1_CTRL)

Read-write. Reset: 0018_0F61h.

BIFL [RAS](#) LEAF1 Control register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x00000084; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x00000084; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h

Bits	Description
31:21	Reserved.
20	RCVERREVENT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf1 enable to log sdp errevent error into mca.
19	TIMEOUT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf1 enable to log timeout error into mca.
18	POISON_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf1 enable to log poison error into mca.
17	PARITY_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf1 enable to log prity error into mca.
16	ERR_EVENT_RAS_INTR_EN . Read-write. Reset: 0. Only for athub.
15:12	Reserved.
11	EGRESS_STALL_PROP_EN . Read-write. Reset: 1. RAS Leaf1 control to propagate egress stall.
10	ERR_EVENT_PROP_EN . Read-write. Reset: 1. RAS Leaf1 control to propagate errEvent.
9	EGRESS_STALL_GEN_EN . Read-write. Reset: 1. RAS Leaf1 control to propagate egress stall.
8	ERR_EVENT_GEN_EN . Read-write. Reset: 1. RAS Leaf1 control to propagate errEvent.
7	Reserved.
6	RCVERREVENT_STALL_EN . Read-write. Reset: 1. RAS Leaf1 control for stalling its egress port when receive a errevent.
5	RCVERREVENT_ERREVENT_EN . Read-write. Reset: 1. RAS Leaf1 control for sending error event when receive a errevent.
4	PARITY_STALL_EN . Read-write. Reset: 0. RAS Leaf1 control for stalling its egress port when dectecting parity error.
3	PARITY_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf1 control for sending error event when dectecting parity error.
2	POISON_STALL_EN . Read-write. Reset: 0. RAS Leaf1 control for stalling its egress port when dectecting poison data.
1	POISON_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf1 control for sending error event when dectecting poison data.
0	ERR_EVENT_DET_EN . Read-write. Reset: 1. RAS Leaf1 control bit for port err event detection.

NBIO0NBIFRAS0x00000088...NBIO1NBIFRAS2x00000088 (NBIFMM::BIFL_RAS_LEAF2_CTRL)

Read-write. Reset: 0018_0F61h.

BIFL [RAS](#) LEAF2 Control register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x00000088; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x00000088; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h

Bits	Description
31:21	Reserved.
20	RCVERREVENT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf2 enable to log sdp errevent error into mca.
19	TIMEOUT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf2 enable to log timeout error into mca.
18	POISON_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf2 enable to log poison error into mca.
17	PARITY_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf2 enable to log prity error into mca.
16	ERR_EVENT_RAS_INTR_EN . Read-write. Reset: 0. Only for athub.
15:12	Reserved.
11	EGRESS_STALL_PROP_EN . Read-write. Reset: 1. RAS Leaf2 control to propagate egress stall.
10	ERR_EVENT_PROP_EN . Read-write. Reset: 1. RAS Leaf2 control to propagate errEvent.
9	EGRESS_STALL_GEN_EN . Read-write. Reset: 1. RAS Leaf2 control to propagate egress stall.
8	ERR_EVENT_GEN_EN . Read-write. Reset: 1. RAS Leaf2 control to propagate errEvent.
7	Reserved.
6	RCVERREVENT_STALL_EN . Read-write. Reset: 1. RAS Leaf2 control for stalling its egress port when receive a errevent.
5	RCVERREVENT_ERREVENT_EN . Read-write. Reset: 1. RAS Leaf2 control for sending error event when receive a errevent.
4	PARITY_STALL_EN . Read-write. Reset: 0. RAS Leaf2 control for stalling its egress port when dectecting parity error.
3	PARITY_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf2 control for sending error event when dectecting parity error.
2	POISON_STALL_EN . Read-write. Reset: 0. RAS Leaf2 control for stalling its egress port when dectecting poison data.
1	POISON_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf2 control for sending error event when dectecting poison data.
0	ERR_EVENT_DET_EN . Read-write. Reset: 1. RAS Leaf2 control bit for port err event detection.

NBIO0NBIFRAS0x0000008C...NBIO1NBIFRAS2x0000008C (NBIFMM::BIFL_RAS_LEAF3_CTRL)

Read-write. Reset: 0018_0F61h.

BIFL [RAS](#) LEAF3 Control register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x0000008C; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x0000008C; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h

Bits	Description
31:21	Reserved.
20	RCVERREVENT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf3 enable to log sdp errevent error into mca.
19	TIMEOUT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf3 enable to log timeout error into mca.
18	POISON_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf3 enable to log poison error into mca.
17	PARITY_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf3 enable to log prity error into mca.
16	ERR_EVENT_RAS_INTR_EN . Read-write. Reset: 0. Only for athub.
15:12	Reserved.
11	EGRESS_STALL_PROP_EN . Read-write. Reset: 1. RAS Leaf3 control to propagate egress stall.
10	ERR_EVENT_PROP_EN . Read-write. Reset: 1. RAS Leaf3 control to propagate errEvent.
9	EGRESS_STALL_GEN_EN . Read-write. Reset: 1. RAS Leaf3 control to propagate egress stall.
8	ERR_EVENT_GEN_EN . Read-write. Reset: 1. RAS Leaf3 control to propagate errEvent.
7	Reserved.
6	RCVERREVENT_STALL_EN . Read-write. Reset: 1. RAS Leaf3 control for stalling its egress port when receive a errevent.
5	RCVERREVENT_ERREVENT_EN . Read-write. Reset: 1. RAS Leaf3 control for sending error event when receive a errevent.
4	PARITY_STALL_EN . Read-write. Reset: 0. RAS Leaf3 control for stalling its egress port when dectecting parity error.
3	PARITY_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf3 control for sending error event when dectecting parity error.
2	POISON_STALL_EN . Read-write. Reset: 0. RAS Leaf3 control for stalling its egress port when dectecting poison data.
1	POISON_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf3 control for sending error event when dectecting poison data.
0	ERR_EVENT_DET_EN . Read-write. Reset: 1. RAS Leaf3 control bit for port err event detection.

NBIO0NBIFRAS0x00000090...NBIO1NBIFRAS2x00000090 (NBIFMM::BIFL_RAS_LEAF4_CTRL)

Read-write. Reset: 0018_0F61h.

BIFL [RAS](#) LEAF4 Control register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x00000090; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x00000090; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h

Bits	Description
31:21	Reserved.
20	RCVERREVENT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf4 enable to log sdp errevent error into mca.
19	TIMEOUT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf4 enable to log timeout error into mca.
18	POISON_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf4 enable to log poison error into mca.
17	PARITY_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf4 enable to log prity error into mca.
16	ERR_EVENT_RAS_INTR_EN . Read-write. Reset: 0. Only for athub.
15:12	Reserved.
11	EGRESS_STALL_PROP_EN . Read-write. Reset: 1. RAS Leaf4 control to propagate egress stall.
10	ERR_EVENT_PROP_EN . Read-write. Reset: 1. RAS Leaf4 control to propagate errEvent.
9	EGRESS_STALL_GEN_EN . Read-write. Reset: 1. RAS Leaf4 control to propagate egress stall.
8	ERR_EVENT_GEN_EN . Read-write. Reset: 1. RAS Leaf4 control to propagate errEvent.
7	Reserved.
6	RCVERREVENT_STALL_EN . Read-write. Reset: 1. RAS Leaf4 control for stalling its egress port when receive a errevent.
5	RCVERREVENT_ERREVENT_EN . Read-write. Reset: 1. RAS Leaf4 control for sending error event when receive a errevent.
4	PARITY_STALL_EN . Read-write. Reset: 0. RAS Leaf4 control for stalling its egress port when dectecting parity error.
3	PARITY_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf4 control for sending error event when dectecting parity error.
2	POISON_STALL_EN . Read-write. Reset: 0. RAS Leaf4 control for stalling its egress port when dectecting poison data.
1	POISON_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf4 control for sending error event when dectecting poison data.
0	ERR_EVENT_DET_EN . Read-write. Reset: 1. RAS Leaf4 control bit for port err event detection.

NBIO0NBIFRAS0x00000094...NBIO1NBIFRAS2x00000094 (NBIFMM::BIFL_RAS_LEAF5_CTRL)

Read-write. Reset: 0018_0F61h.

BIFL [RAS](#) LEAF5 Control register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x00000094; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x00000094; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h

Bits	Description
31:21	Reserved.
20	RCVERREVENT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf5 enable to log sdp errevent error into mca.
19	TIMEOUT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf5 enable to log timeout error into mca.
18	POISON_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf5 enable to log poison error into mca.
17	PARITY_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf5 enable to log prity error into mca.
16	ERR_EVENT_RAS_INTR_EN . Read-write. Reset: 0. Only for athub.
15:12	Reserved.
11	EGRESS_STALL_PROP_EN . Read-write. Reset: 1. RAS Leaf5 control to propagate egress stall.
10	ERR_EVENT_PROP_EN . Read-write. Reset: 1. RAS Leaf5 control to propagate errEvent.
9	EGRESS_STALL_GEN_EN . Read-write. Reset: 1. RAS Leaf5 control to propagate egress stall.
8	ERR_EVENT_GEN_EN . Read-write. Reset: 1. RAS Leaf5 control to propagate errEvent.
7	Reserved.
6	RCVERREVENT_STALL_EN . Read-write. Reset: 1. RAS Leaf5 control for stalling its egress port when receive a errevent.
5	RCVERREVENT_ERREVENT_EN . Read-write. Reset: 1. RAS Leaf5 control for sending error event when receive a errevent.
4	PARITY_STALL_EN . Read-write. Reset: 0. RAS Leaf5 control for stalling its egress port when dectecting parity error.
3	PARITY_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf5 control for sending error event when dectecting parity error.
2	POISON_STALL_EN . Read-write. Reset: 0. RAS Leaf5 control for stalling its egress port when dectecting poison data.
1	POISON_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf5 control for sending error event when dectecting poison data.
0	ERR_EVENT_DET_EN . Read-write. Reset: 1. RAS Leaf5 control bit for port err event detection.

NBIO0NBIFRAS0x00000098...NBIO1NBIFRAS2x00000098 (NBIFMM::BIFL_RAS_LEAF6_CTRL)

Read-write. Reset: 0018_0F61h.

BIFL [RAS](#) LEAF6 Control register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x00000098; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x00000098; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h

Bits	Description
31:21	Reserved.
20	RCVERREVENT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf6 enable to log sdp errevent error into mca.
19	TIMEOUT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf6 enable to log timeout error into mca.
18	POISON_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf6 enable to log poison error into mca.
17	PARITY_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf6 enable to log prity error into mca.
16	ERR_EVENT_RAS_INTR_EN . Read-write. Reset: 0. Only for athub.
15:12	Reserved.
11	EGRESS_STALL_PROP_EN . Read-write. Reset: 1. RAS Leaf6 control to propagate egress stall.
10	ERR_EVENT_PROP_EN . Read-write. Reset: 1. RAS Leaf6 control to propagate errEvent.
9	EGRESS_STALL_GEN_EN . Read-write. Reset: 1. RAS Leaf6 control to propagate egress stall.
8	ERR_EVENT_GEN_EN . Read-write. Reset: 1. RAS Leaf6 control to propagate errEvent.
7	Reserved.
6	RCVERREVENT_STALL_EN . Read-write. Reset: 1. RAS Leaf6 control for stalling its egress port when receive a errevent.
5	RCVERREVENT_ERREVENT_EN . Read-write. Reset: 1. RAS Leaf6 control for sending error event when receive a errevent.
4	PARITY_STALL_EN . Read-write. Reset: 0. RAS Leaf6 control for stalling its egress port when dectecting parity error.
3	PARITY_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf6 control for sending error event when dectecting parity error.
2	POISON_STALL_EN . Read-write. Reset: 0. RAS Leaf6 control for stalling its egress port when dectecting poison data.
1	POISON_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf6 control for sending error event when dectecting poison data.
0	ERR_EVENT_DET_EN . Read-write. Reset: 1. RAS Leaf6 control bit for port err event detection.

NBIO0NBIFRAS0x000000C0...NBIO1NBIFRAS2x000000C0 (NBIFMM::BIFL_RAS_LEAF0_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

BIFL [RAS](#) LEAF0 Control register.

Warm-reset persistent.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x000000C0; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x000000C0; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h`

Bits	Description
31:12	Reserved.
11	EGRESS_STALLED_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf0 stalled egress port from propagated stall.
10	ERR_EVENT_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf0 sent error event from propagated errEvent.
9	EGRESS_STALLED_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf0 has stalled egress port from self-generated error.
8	ERR_EVENT_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf0 has sent errEvent from self-generated error.
7:3	Reserved.
2	PARITY_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf0 status for self-detected parity error recording.
1	POISON_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf0 status for self-detected poison data recording.
0	ERR_EVENT_RECV . Read,Write-1-to-clear. Reset: 0. RAS Leaf0 status for SDP error event receive recording.

NBIO0NBIFRAS0x000000C4...NBIO1NBIFRAS2x000000C4 (NBIFMM::BIFL_RAS_LEAF1_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

BIFL [RAS](#) LEAF1 Control register.

Warm-reset persistent.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x000000C4; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x000000C4; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h`

Bits	Description
31:12	Reserved.
11	EGRESS_STALLED_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf1 stalled egress port from propagated stall.
10	ERR_EVENT_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf1 sent error event from propagated errEvent.
9	EGRESS_STALLED_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf1 has stalled egress port from self-generated error.
8	ERR_EVENT_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf1 has sent errEvent from self-generated error.
7:3	Reserved.
2	PARITY_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf1 status for self-detected parity error recording.
1	POISON_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf1 status for self-detected poison data recording.
0	ERR_EVENT_RECV . Read,Write-1-to-clear. Reset: 0. RAS Leaf1 status for SDP error event receive recording.

NBIO0NBIFRAS0x000000C8...NBIO1NBIFRAS2x000000C8 (NBIFMM::BIFL_RAS_LEAF2_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

BIFL [RAS](#) LEAF2 Control register.

Warm-reset persistent.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x000000C8; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x000000C8; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h`

Bits	Description
31:12	Reserved.
11	EGRESS_STALLED_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 stalled egress port from propagated stall.
10	ERR_EVENT_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 sent error event from propagated errEvent.
9	EGRESS_STALLED_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 has stalled egress port from self-generated error.
8	ERR_EVENT_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 has sent errEvent from self-generated error.
7:3	Reserved.
2	PARITY_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 status for self-detected parity error recording.
1	POISON_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 status for self-detected poison data recording.
0	ERR_EVENT_RECV . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 status for SDP error event receive recording.

NBIO0NBIFRAS0x000000CC...NBIO1NBIFRAS2x000000CC (NBIFMM::BIFL_RAS_LEAF3_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

BIFL [RAS](#) LEAF3 Control register.

Warm-reset persistent.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x000000CC; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x000000CC; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h`

Bits	Description
31:12	Reserved.
11	EGRESS_STALLED_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf3 stalled egress port from propagated stall.
10	ERR_EVENT_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf3 sent error event from propagated errEvent.
9	EGRESS_STALLED_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf3 has stalled egress port from self-generated error.
8	ERR_EVENT_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf3 has sent errEvent from self-generated error.
7:3	Reserved.
2	PARITY_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf3 status for self-detected parity error recording.
1	POISON_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf3 status for self-detected poison data recording.
0	ERR_EVENT_RECV . Read,Write-1-to-clear. Reset: 0. RAS Leaf3 status for SDP error event receive recording.

NBIO0NBIFRAS0x000000D0...NBIO1NBIFRAS2x000000D0 (NBIFMM::BIFL_RAS_LEAF4_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

BIFL [RAS](#) LEAF4 Control register.

Warm-reset persistent.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x000000D0; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x000000D0; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h`

Bits	Description
31:12	Reserved.
11	EGRESS_STALLED_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf4 stalled egress port from propagated stall.
10	ERR_EVENT_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf4 sent error event from propagated errEvent.
9	EGRESS_STALLED_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf4 has stalled egress port from self-generated error.
8	ERR_EVENT_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf4 has sent errEvent from self-generated error.
7:3	Reserved.
2	PARITY_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf4 status for self-detected parity error recording.
1	POISON_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf4 status for self-detected poison data recording.
0	ERR_EVENT_RECV . Read,Write-1-to-clear. Reset: 0. RAS Leaf4 status for SDP error event receive recording.

NBIO0NBIFRAS0x000000D4...NBIO1NBIFRAS2x000000D4 (NBIFMM::BIFL_RAS_LEAF5_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

BIFL [RAS](#) LEAF5 Control register.

Warm-reset persistent.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x000000D4; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x000000D4; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h`

Bits	Description
31:12	Reserved.
11	EGRESS_STALLED_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf5 stalled egress port from propagated stall.
10	ERR_EVENT_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf5 sent error event from propagated errEvent.
9	EGRESS_STALLED_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf5 has stalled egress port from self-generated error.
8	ERR_EVENT_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf5 has sent errEvent from self-generated error.
7:3	Reserved.
2	PARITY_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf5 status for self-detected parity error recording.
1	POISON_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf5 status for self-detected poison data recording.
0	ERR_EVENT_RECV . Read,Write-1-to-clear. Reset: 0. RAS Leaf5 status for SDP error event receive recording.

NBIO0NBIFRAS0x000000D8...NBIO1NBIFRAS2x000000D8 (NBIFMM::BIFL_RAS_LEAF6_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

BIFL [RAS](#) LEAF6 Control register.

Warm-reset persistent.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x000000D8; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x000000D8; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h`

Bits	Description
31:12	Reserved.
11	EGRESS_STALLED_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf6 stalled egress port from propagated stall.
10	ERR_EVENT_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf6 sent error event from propagated errEvent.
9	EGRESS_STALLED_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf6 has stalled egress port from self-generated error.
8	ERR_EVENT_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf6 has sent errEvent from self-generated error.
7:3	Reserved.
2	PARITY_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf6 status for self-detected parity error recording.
1	POISON_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf6 status for self-detected poison data recording.
0	ERR_EVENT_RECV . Read,Write-1-to-clear. Reset: 0. RAS Leaf6 status for SDP error event receive recording.

NBIO0NBIFRAS0x00000FF8...NBIO1NBIFRAS2x00000FF8 (NBIFMM::BIFL_IOHUB_RAS_IH_CNTL)

Read-write. Reset: 0000_0000h.

BIFL [RAS](#) MISC Control.`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x00000FF8; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x00000FF8; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h`

Bits	Description
31:1	Reserved.
0	BIFL_RAS_IH_INTR_EN . Read-write. Reset: 0. enable IOHUB->BIF's RAS IH interrupt.

NBIO0NBIFRAS0x00000FFC...NBIO1NBIFRAS2x00000FFC (NBIFMM::BIFL_RAS_VWR_FROM_IOHUB)

Read-write. Reset: 0000_0000h.

BIFL [RAS](#) MISC Control.`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRAS[2:0]x00000FFC; NBIO0NBIFRAS[2:0]=[10539000,10239000,10139000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRAS[2:0]x00000FFC; NBIO1NBIFRAS[2:0]=[10739000,10439000,10339000]h`

Bits	Description
31:1	Reserved.
0	BIFL_RAS_IH_INTR_TRIG . Read-write. Reset: 0. Write 1 to assert virtual IOHC RAS interrupt line; Write 0 to de-assert virtual IOHC RAS interrupt line

NBIO0NBIFRCC0x00003578...NBIO1NBIFRCCSTRAP2x00000130 (NBIFMM::EP_PCIE_SCRATCH)

Read-write. Reset: 0000_0000h.

software test register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003578; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003578; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003578; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]30; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000130; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000130; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003578; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003578; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003578; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]30; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000130; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000130; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits Description**31:0 PCIE_SCRATCH.** Read-write. Reset: 0000_0000h. software test register.**NBIO0NBIFRCC0x0000357C...NBIO1NBIFRCCSTRAP2x00000134 (NBIFMM::EP_PCIE_HW_DEBUG)**

Read-write. Reset: 0000_4F00h.

hardware debug register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x0000357C; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x0000357C; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x0000357C; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]34; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000134; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000134; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x0000357C; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x0000357C; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x0000357C; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]34; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000134; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000134; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits Description**31:16** Reserved.**15 HW_15_DEBUG.** Read-write. Reset: 0. Selects between chip power state (1) and software power state (0).**14 HW_14_DEBUG.** Read-write. Reset: 1. bit14.**13 HW_13_DEBUG.** Read-write. Reset: 0. bit13.**12 HW_12_DEBUG.** Read-write. Reset: 0. Force-waive CLK_EN high.**11 HW_11_DEBUG.** Read-write. Reset: 1. bit11.**10 HW_10_DEBUG.** Read-write. Reset: 1. bit10.**9 HW_09_DEBUG.** Read-write. Reset: 1. bit9.**8 HW_08_DEBUG.** Read-write. Reset: 1. bit8.**7 HW_07_DEBUG.** Read-write. Reset: 0. bit7.**6 HW_06_DEBUG.** Read-write. Reset: 0. bit6.**5 HW_05_DEBUG.** Read-write. Reset: 0. Don't block arming L1 and L23 with TxPhyStatus.**4 HW_04_DEBUG.** Read-write. Reset: 0. For TXCLK_DYN clock-gating feature, if enabled gates off TX FIFO enable.**3 HW_03_DEBUG.** Read-write. Reset: 0. bit3.**2 HW_02_DEBUG.** Read-write. Reset: 0. bit2.**1 HW_01_DEBUG.** Read-write. Reset: 0. bit1.**0 HW_00_DEBUG.** Read-write. Reset: 0. bit0.

NBIO0NBIFRCC0x00003580...NBIO1NBIFRCCSTRAP2x00000138 (NBIFMM::EP_PCIE_CNTL)

Read-write. Reset: 0000_0000h.

PCIExpress control register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003580; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003580; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003580; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]38; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000138; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000138; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003580; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003580; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003580; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]38; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000138; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000138; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31	Reserved.
30	RX_IGNORE_LTR_MSG_UR. Read-write. Reset: 0. 0=RX will UR LTR MSGs if LTR disabled. 1=RX will not UR LTR MSGs if LTR disabled. Disable RX from asserting UR bit to slv when LTR MSG is received and LTR is disabled.
29:9	Reserved.
8	PCIE_MALFORM_ATOMIC_OPS. Read-write. Reset: 0. Force-waive Malforming of received Atomic Ops. 0 - Atomics are UR, 1 - Atomics are Malformed.
7	UR_ERR_REPORT_DIS. Read-write. Reset: 0. UR error reporting disable for TX.
6:0	Reserved.

NBIO0NBIFRCC0x00003584...NBIO1NBIFRCCSTRAP2x0000013C (NBIFMM::EP_PCIE_INT_CNTL)

Read-write. Reset: 0000_0000h.

Interrupt Control.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003584; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003584; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003584; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]3C; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x0000013C; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x0000013C; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003584; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003584; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003584; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]3C; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x0000013C; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x0000013C; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:7	Reserved.
6	POWER_STATE_CHG_INT_EN. Read-write. Reset: 0. Enable power state change interrupt generation.
5	Reserved.
4	MISC_ERR_INT_EN. Read-write. Reset: 0. Enable misc error interrupt generation.
3	USR_DETECTED_INT_EN. Read-write. Reset: 0. Enable usr detected interrupt generation - usr detection must be enabled through pcie cfg.
2	FATAL_ERR_INT_EN. Read-write. Reset: 0. Enable fatal error interrupt generation - fatal error must be enabled through pcie cfg.
1	NON_FATAL_ERR_INT_EN. Read-write. Reset: 0. Enable non-fatal error interrupt generation - non-fatal error must be enabled through pcie cfg.
0	CORR_ERR_INT_EN. Read-write. Reset: 0. Enable correctable error interrupt generation - corr error must be enabled through pcie cfg.

NBIO0NBIFRCC0x00003588...NBIO1NBIFRCCSTRAP2x00000140 (NBIFMM::EP_PCIE_INT_STATUS)**Interrupt Status.**

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003588; NBIO0NBIFRCC0=1012_0000h
_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003588; NBIO0NBIFRCC1=1022_0000h
_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003588; NBIO0NBIFRCC2=1052_0000h
_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]40; NBIO0NBIFRCCSTRAP0=1013_1000h
_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000140; NBIO0NBIFRCCSTRAP1=1023_1000h
_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000140; NBIO0NBIFRCCSTRAP2=1053_1000h
_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003588; NBIO1NBIFRCC0=1032_0000h
_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003588; NBIO1NBIFRCC1=1042_0000h
_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003588; NBIO1NBIFRCC2=1072_0000h
_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]40; NBIO1NBIFRCCSTRAP0=1033_1000h
_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000140; NBIO1NBIFRCCSTRAP1=1043_1000h
_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000140; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:7	Reserved.
6	POWER_STATE_CHG_INT_STATUS. Read,Write-1-to-clear. Power State Change interrupt - to disabled interrupt write 1 to this field.
5	Reserved.
4	MISC_ERR_INT_STATUS. Read-only. Misc error interrupt - to disabled interrupt, write 1 to the RW1C fields in PCIE_RTR_CPL_TIMEOUT_STATUS or PCIE_TX_CREDITS_STATUS.
3	USR_DETECTED_INT_STATUS. Read-only. USR detected interrupt - to disabled interrupt, write 1 to DEVICE_STATUS.USER_DETECTED.
2	FATAL_ERR_INT_STATUS. Read-only. Fatal error interrupt - to disabled interrupt, write 1 to DEVICE_STATUS.FATAL_ERR.
1	NON_FATAL_ERR_INT_STATUS. Read-only. Non-fatal error interrupt - to disabled interrupt, write 1 to DEVICE_STATUS.NON_FATAL_ERR.
0	CORR_ERR_INT_STATUS. Read-only. Correctable error interrupt - to disabled interrupt, write 1 to DEVICE_STATUS.CORR_ERR.

NBIO0NBIFRCC0x0000358C...NBIO1NBIFRCCSTRAP2x00000144 (NBIFMM::EP_PCIE_RX_CNTL2)

Read-write. Reset: 0000_0000h.

RX Control 2 (EP ONLY) Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x0000358C; NBIO0NBIFRCC0=1012_0000h
_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x0000358C; NBIO0NBIFRCC1=1022_0000h
_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x0000358C; NBIO0NBIFRCC2=1052_0000h
_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]44; NBIO0NBIFRCCSTRAP0=1013_1000h
_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000144; NBIO0NBIFRCCSTRAP1=1023_1000h
_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000144; NBIO0NBIFRCCSTRAP2=1053_1000h
_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x0000358C; NBIO1NBIFRCC0=1032_0000h
_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x0000358C; NBIO1NBIFRCC1=1042_0000h
_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x0000358C; NBIO1NBIFRCC2=1072_0000h
_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]44; NBIO1NBIFRCCSTRAP0=1033_1000h
_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000144; NBIO1NBIFRCCSTRAP1=1043_1000h
_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000144; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:1	Reserved.
0	RX_IGNORE_EP_INVALIDPASID_UR. Read-write. Reset: 0. This applies to EP ONLY and it is hardwired to 1'b1 in bif_core for RC; Ignore TLP with Invalid PASID; no UR is issued if this bit is set.

NBIO0NBIFRCC0x00003590...NBIO1NBIFRCCSTRAP2x00000148 (NBIFMM::EP_PCIE_BUS_CNTL)

Read-write. Reset: 0000_0080h.

PCI Express Bus Control Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003590; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003590; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003590; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]48; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000148; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000148; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003590; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003590; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003590; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]48; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000148; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000148; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits Description

31:8 Reserved.

7 **IMMEDIATE_PMI_DIS.** Read-write. Reset: 1. 0=Enable. 1=Disable. Immediate PMI Disable.

6:0 Reserved.

NBIO0NBIFRCC0x00003594...NBIO1NBIFRCCSTRAP2x0000014C (NBIFMM::EP_PCIE_CFG_CNTL)

Read-write. Reset: 0000_0000h.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003594; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003594; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003594; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]4C; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x0000014C; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x0000014C; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003594; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003594; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003594; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]4C; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x0000014C; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x0000014C; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits Description

31:5 Reserved.

4 **CFG_EN_DEC_TO_GEN5_HIDDEN_REG.** Read-write. Reset: 0.3 **CFG_EN_DEC_TO_GEN4_HIDDEN_REG.** Read-write. Reset: 0.2 **CFG_EN_DEC_TO_GEN3_HIDDEN_REG.** Read-write. Reset: 0.1 **CFG_EN_DEC_TO_GEN2_HIDDEN_REG.** Read-write. Reset: 0.0 **CFG_EN_DEC_TO_HIDDEN_REG.** Read-write. Reset: 0.

NBIO0NBIFRCC0x0000359C...NBIO1NBIFRCCSTRAP2x00000150 (NBIFMM::EP_PCIE_TX_LTR_CNTL)

Read-write. Reset: 0000_7468h.

TX LTR Control Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x0000359C; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x0000359C; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x0000359C; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]50; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000150; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000150; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x0000359C; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x0000359C; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x0000359C; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]50; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000150; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000150; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description																		
31:18	Reserved.																		
17	LTR_DSTATE_USING_WDATA_EN. Read-write. Reset: 0. Enable checking PMCSR register wdata for dstate status for LTR message generation.																		
16	TX_CHK_FC_FOR_L1. Read-write. Reset: 0. Enable for downstream component to wait for minimum flow control credits prior to going to L1.																		
15	LTR_PRIV_RST_LTR_IN_DL_DOWN. Read-write. Reset: 0. 0=Do NOT reset during DL_Down->DL_UP transition. 1=Reset during DL_Down->DL_UP transition. Control resetting LTR fields based on DL_Down->DL_UP transition.																		
14	LTR_PRIV_MSG_DIS_IN_PM_NON_D0. Read-write. Reset: 1. 0=Send LTR MSGs. 1=Do not send LTR MSGs. Control sending of LTR Clear/Reset MSG sent during D0 <-> non-D0 transition.																		
13	LTR_PRIV_NS_REQUIREMENT. Read-write. Reset: 1. 0=Requirement Disabled. 1=Requirement Enabled. No-Snoop Latency Requirement bit, used to indicate whether EP has a requirement for No-Snoop Transactions. This bit maps to the No-Snoop requirement bit in send in LTR MSGs when LTR is enabled.																		
12:10	LTR_PRIV_NS_LONG_VALUE. Read-write. Reset: 5h. Adjust the long LTR Latency value for No-Snoop transactions advertised via LTR MSG. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>best possible service requested</td></tr> <tr> <td>1h</td><td>2.048us</td></tr> <tr> <td>2h</td><td>7.168us</td></tr> <tr> <td>3h</td><td>20.48us</td></tr> <tr> <td>4h</td><td>65.54us</td></tr> <tr> <td>5h</td><td>163.8us</td></tr> <tr> <td>6h</td><td>425.9us</td></tr> <tr> <td>7h</td><td>1.048ms</td></tr> </table>	Value	Description	0h	best possible service requested	1h	2.048us	2h	7.168us	3h	20.48us	4h	65.54us	5h	163.8us	6h	425.9us	7h	1.048ms
Value	Description																		
0h	best possible service requested																		
1h	2.048us																		
2h	7.168us																		
3h	20.48us																		
4h	65.54us																		
5h	163.8us																		
6h	425.9us																		
7h	1.048ms																		
9:7	LTR_PRIV_NS_SHORT_VALUE. Read-write. Reset: 0h. Adjust the short LTR Latency value for No-Snoop transactions advertised via LTR MSG.																		

	ValidValues:	
	Value	Description
	0h	best possible service requested
	1h	300ns
	2h	650ns
	3h	1.28us
	4h	2.56us
	5h	5.12us
	6h	10.24us
	7h	20.48us
6	LTR_PRIV_S_REQUIREMENT . Read-write. Reset: 1. 0=Requirement Disabled. 1=Requirement Enabled. Snoop Latency Requirement bit, used to indicate whether EP has a requirement for Snoop Transactions. This bit maps to the Snoop requirement bit in send in LTR MSGs when LTR is enabled.	
5:3	LTR_PRIV_S_LONG_VALUE . Read-write. Reset: 5h. Adjust the long LTR Latency value for Snoop transactions advertised via LTR MSG.	
	ValidValues:	
	Value	Description
	0h	best possible service requested
	1h	2.048us
	2h	7.168us
	3h	20.48us
	4h	65.54us
	5h	163.8us
	6h	425.9us
	7h	1.048ms
2:0	LTR_PRIV_S_SHORT_VALUE . Read-write. Reset: 0h. Adjust the short LTR Latency value for Snoop transactions advertised via LTR MSG.	
	ValidValues:	
	Value	Description
	0h	best possible service requested
	1h	300ns
	2h	650ns
	3h	1.28us
	4h	2.56us
	5h	5.12us
	6h	10.24us
	7h	20.48us

NBIO0NBIFRCC0x000035A0...NBIO1NBIFRCC2x000035A0
(NBIFMM::PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0)

Read-write. Reset: FAh.

Private register for F1 Substate 0 Power Allocation Register.

_inst[NBIF[2:0]]_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC[2:0]x000035A0; NBIO0NBIFRCC[2:0]=[10520000,10220000,10120000]h

_inst[NBIF[2:0]]_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC[2:0]x000035A0; NBIO1NBIFRCC[2:0]=[10720000,10420000,10320000]h

Bits	Description
7:0	SUBSTATE_PWR_ALLOC . Read-write. Reset: FAh. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.

**NBIO0NBIFRCC0x000035A1...NBIO1NBIFRCC2x000035A1
(NBIFMM::PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1)**

Read-write. Reset: C8h.

Private register for F1 Substate 0 Power Allocation Register.

_inst[NBIF[2:0]]_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC[2:0]x000035A1; NBIO0NBIFRCC[2:0]=[10520000,10220000,10120000]h

_inst[NBIF[2:0]]_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC[2:0]x000035A1; NBIO1NBIFRCC[2:0]=[10720000,10420000,10320000]h

Bits	Description
------	-------------

7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: C8h. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.
-----	--

**NBIO0NBIFRCC0x000035A2...NBIO1NBIFRCC2x000035A2
(NBIFMM::PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2)**

Read-write. Reset: 96h.

Private register for F1 Substate 0 Power Allocation Register.

_inst[NBIF[2:0]]_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC[2:0]x000035A2; NBIO0NBIFRCC[2:0]=[10520000,10220000,10120000]h

_inst[NBIF[2:0]]_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC[2:0]x000035A2; NBIO1NBIFRCC[2:0]=[10720000,10420000,10320000]h

Bits	Description
------	-------------

7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: 96h. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.
-----	--

**NBIO0NBIFRCC0x000035A3...NBIO1NBIFRCC2x000035A3
(NBIFMM::PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3)**

Read-write. Reset: 64h.

Private register for F1 Substate 0 Power Allocation Register.

_inst[NBIF[2:0]]_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC[2:0]x000035A3; NBIO0NBIFRCC[2:0]=[10520000,10220000,10120000]h

_inst[NBIF[2:0]]_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC[2:0]x000035A3; NBIO1NBIFRCC[2:0]=[10720000,10420000,10320000]h

Bits	Description
------	-------------

7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: 64h. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.
-----	--

**NBIO0NBIFRCC0x000035A4...NBIO1NBIFRCC2x000035A4
(NBIFMM::PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4)**

Read-write. Reset: 4Bh.

Private register for F1 Substate 0 Power Allocation Register.

_inst[NBIF[2:0]]_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC[2:0]x000035A4; NBIO0NBIFRCC[2:0]=[10520000,10220000,10120000]h

_inst[NBIF[2:0]]_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC[2:0]x000035A4; NBIO1NBIFRCC[2:0]=[10720000,10420000,10320000]h

Bits	Description
------	-------------

7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: 4Bh. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.
-----	--

**NBIO0NBIFRCC0x000035A5...NBIO1NBIFRCC2x000035A5
(NBIFMM::PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5)**

Read-write. Reset: 32h.

Private register for F1 Substate 0 Power Allocation Register.

_inst[NBIF[2:0]]_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC[2:0]x000035A5; NBIO0NBIFRCC[2:0]=[10520000,10220000,10120000]h

_inst[NBIF[2:0]]_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC[2:0]x000035A5; NBIO1NBIFRCC[2:0]=[10720000,10420000,10320000]h

Bits	Description
------	-------------

7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: 32h. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.
-----	--

**NBIO0NBIFRCC0x000035A6...NBIO1NBIFRCC2x000035A6
(NBIFMM::PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6)**

Read-write. Reset: 19h.

Private register for F1 Substate 0 Power Allocation Register.

_inst[NBIF[2:0]]_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC[2:0]x000035A6; NBIO0NBIFRCC[2:0]=[10520000,10220000,10120000]h

_inst[NBIF[2:0]]_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC[2:0]x000035A6; NBIO1NBIFRCC[2:0]=[10720000,10420000,10320000]h

Bits	Description
7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: 19h. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.

**NBIO0NBIFRCC0x000035A7...NBIO1NBIFRCC2x000035A7
(NBIFMM::PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7)**

Read-write. Reset: 0Ah.

Private register for F1 Substate 0 Power Allocation Register.

_inst[NBIF[2:0]]_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC[2:0]x000035A7; NBIO0NBIFRCC[2:0]=[10520000,10220000,10120000]h

_inst[NBIF[2:0]]_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC[2:0]x000035A7; NBIO1NBIFRCC[2:0]=[10720000,10420000,10320000]h

Bits	Description
7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: 0Ah. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.

NBIO0NBIFRCC0x000035A8...NBIO1NBIFRCCSTRAP2x00000154 (NBIFMM::EP_PCIE_STRAP_MISC)

Read-write.

Misc strap loadable register values.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035A8; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035A8; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035A8; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]54; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000154; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000154; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035A8; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035A8; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035A8; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]54; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000154; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000154; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:30	Reserved.
29	STRAP_MST_ADR64_EN. Read-write. Provides an override for STRAP_MST_ADR64_EN.
28:0	Reserved.

NBIO0NBIFRCC0x000035AC...NBIO1NBIFRCCSTRAP2x00000158 (NBIFMM::EP_PCIE_STRAP_MISC2)

Read-write.

Misc strap loadable register values 2.

`_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035AC; NBIO0NBIFRCC0=1012_0000h``_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035AC; NBIO0NBIFRCC1=1022_0000h``_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035AC; NBIO0NBIFRCC2=1052_0000h``_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]58; NBIO0NBIFRCCSTRAP0=1013_1000h``_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000158; NBIO0NBIFRCCSTRAP1=1023_1000h``_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000158; NBIO0NBIFRCCSTRAP2=1053_1000h``_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035AC; NBIO1NBIFRCC0=1032_0000h``_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035AC; NBIO1NBIFRCC1=1042_0000h``_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035AC; NBIO1NBIFRCC2=1072_0000h``_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]58; NBIO1NBIFRCCSTRAP0=1033_1000h``_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000158; NBIO1NBIFRCCSTRAP1=1043_1000h``_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000158; NBIO1NBIFRCCSTRAP2=1073_1000h`**Bits Description**

31:5 Reserved.

4 **STRAP_TPH_SUPPORTED.** Read-write. Provides an override for STRAP_TPH_SUPPORTED.

3:0 Reserved.

NBIO0NBIFRCC0x000035B4...NBIO1NBIFRCCSTRAP2x0000015C (NBIFMM::EP_PCIE_F0_DPA_CAP)

Read-write. Reset: 190A_1000h.

Private register for Function 0's DPA Extended Capability Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035B4; NBIO0NBIFRCC0=1012_0000h_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035B4; NBIO0NBIFRCC1=1022_0000h_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035B4; NBIO0NBIFRCC2=1052_0000h_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]5C; NBIO0NBIFRCCSTRAP0=1013_1000h_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x0000015C; NBIO0NBIFRCCSTRAP1=1023_1000h_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x0000015C; NBIO0NBIFRCCSTRAP2=1053_1000h_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035B4; NBIO1NBIFRCC0=1032_0000h_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035B4; NBIO1NBIFRCC1=1042_0000h_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035B4; NBIO1NBIFRCC2=1072_0000h_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]5C; NBIO1NBIFRCCSTRAP0=1033_1000h_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x0000015C; NBIO1NBIFRCCSTRAP1=1043_1000h_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x0000015C; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description										
31:24	TRANS_LAT_VAL_1. Read-write. Reset: 19h. This value is multiplied by the Transition Latency Unit to determine the maximum Transition Latency for the substate.										
23:16	TRANS_LAT_VAL_0. Read-write. Reset: 0Ah. This value is multiplied by the Transition Latency Unit to determine the maximum Transition Latency for the substate.										
15:14	Reserved.										
13:12	PWR_ALLOC_SCALE. Read-write. Reset: 1h. The encodings provide the scale to determine power allocation per substate in Watts. The value corresponding to the substate in the Substate Power Allocation Register is multiplied by this field to determine the power allocation for the substate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>10x</td></tr> <tr> <td>1h</td><td>1x</td></tr> <tr> <td>2h</td><td>0.1x</td></tr> <tr> <td>3h</td><td>0.01x</td></tr> </table>	Value	Description	0h	10x	1h	1x	2h	0.1x	3h	0.01x
Value	Description										
0h	10x										
1h	1x										
2h	0.1x										
3h	0.01x										
11:10	Reserved.										
9:8	TRANS_LAT_UNIT. Read-write. Reset: 0h. A substate's Transition Latency Value is multiplied by the Transition Latency Unit to determine the maximum Transition Latency for the substate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>1ms</td></tr> <tr> <td>1h</td><td>10ms</td></tr> <tr> <td>2h</td><td>100ms</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	1ms	1h	10ms	2h	100ms	3h	Reserved.
Value	Description										
0h	1ms										
1h	10ms										
2h	100ms										
3h	Reserved.										
7:0	Reserved.										

**NBIO0NBIFRCC0x000035B8...NBIO1NBIFRCCSTRAP2x00000160
(NBIFMM::EP_PCIE_F0_DPA_LATENCY_INDICATOR)**

Read-write. Reset: F0h.

Private register for Function 0's DPA Latency Indicator Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035B8; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035B8; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035B8; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]60; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000160; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000160; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035B8; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035B8; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035B8; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]60; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000160; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000160; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description								
7:0	TRANS_LAT_INDICATOR_BITS. Read-write. Reset: F0h. Each bit indicates which Transition Latency Value is associated with the corresponding substate.								
	ValidValues:								
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>00h</td><td>Transition Latency Value 0</td></tr> <tr> <td>01h</td><td>Transition Latency Value 1</td></tr> <tr> <td>FFh-02h</td><td>Reserved.</td></tr> </table>	Value	Description	00h	Transition Latency Value 0	01h	Transition Latency Value 1	FFh-02h	Reserved.
Value	Description								
00h	Transition Latency Value 0								
01h	Transition Latency Value 1								
FFh-02h	Reserved.								

NBIO0NBIFRCC0x000035B9...NBIO1NBIFRCCSTRAP2x00000161 (NBIFMM::EP_PCIE_F0_DPA_CNTL)

Read-write. Reset: 0100h.

Private register for Function 0's DPA Status and Control Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035B9; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035B9; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035B9; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]61; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000161; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000161; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035B9; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035B9; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035B9; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]61; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000161; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000161; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
15:9	Reserved.
8	DPA_COMPLIANCE_MODE. Read-write. Reset: 1. 0=Functional Mode behaviour, expect driver/firmware to be loaded to service DPA interrupt. 1=Compliance Mode behaviour, only select this mode to run PCIECV/PTC testing. Enable Compliance behaviour for Function 0.
7:5	Reserved.
4:0	SUBSTATE_STATUS. Read-write. Reset: 00h. Indicates current substate for Function 0.

**NBIO0NBIFRCC0x000035BB...NBIO1NBIFRCCSTRAP2x00000163
(NBIFMM::PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0)**

Read-write. Reset: FAh.

Private register for F0 Substate 0 Power Allocation Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035BB; NBIO0NBIFRCC0=1012_0000h_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035BB; NBIO0NBIFRCC1=1022_0000h_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035BB; NBIO0NBIFRCC2=1052_0000h_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]63; NBIO0NBIFRCCSTRAP0=1013_1000h_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000163; NBIO0NBIFRCCSTRAP1=1023_1000h_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000163; NBIO0NBIFRCCSTRAP2=1053_1000h_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035BB; NBIO1NBIFRCC0=1032_0000h_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035BB; NBIO1NBIFRCC1=1042_0000h_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035BB; NBIO1NBIFRCC2=1072_0000h_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]63; NBIO1NBIFRCCSTRAP0=1033_1000h_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000163; NBIO1NBIFRCCSTRAP1=1043_1000h_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000163; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
------	-------------

7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: FAh. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.
-----	--

**NBIO0NBIFRCC0x000035BC...NBIO1NBIFRCCSTRAP2x00000164
(NBIFMM::PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1)**

Read-write. Reset: C8h.

Private register for F0 Substate 1 Power Allocation Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035BC; NBIO0NBIFRCC0=1012_0000h_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035BC; NBIO0NBIFRCC1=1022_0000h_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035BC; NBIO0NBIFRCC2=1052_0000h_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]64; NBIO0NBIFRCCSTRAP0=1013_1000h_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000164; NBIO0NBIFRCCSTRAP1=1023_1000h_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000164; NBIO0NBIFRCCSTRAP2=1053_1000h_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035BC; NBIO1NBIFRCC0=1032_0000h_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035BC; NBIO1NBIFRCC1=1042_0000h_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035BC; NBIO1NBIFRCC2=1072_0000h_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]64; NBIO1NBIFRCCSTRAP0=1033_1000h_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000164; NBIO1NBIFRCCSTRAP1=1043_1000h_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000164; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
------	-------------

7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: C8h. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.
-----	--

**NBIO0NBIFRCC0x000035BD...NBIO1NBIFRCCSTRAP2x00000165
(NBIFMM::PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2)**

Read-write. Reset: 96h.

Private register for F0 Substate 2 Power Allocation Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035BD; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035BD; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035BD; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]65; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000165; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000165; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035BD; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035BD; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035BD; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]65; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000165; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000165; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
------	-------------

7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: 96h. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.
-----	--

**NBIO0NBIFRCC0x000035BE...NBIO1NBIFRCCSTRAP2x00000166
(NBIFMM::PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3)**

Read-write. Reset: 64h.

Private register for F0 Substate 3 Power Allocation Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035BE; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035BE; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035BE; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]66; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000166; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000166; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035BE; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035BE; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035BE; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]66; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000166; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000166; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
------	-------------

7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: 64h. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.
-----	--

**NBIO0NBIFRCC0x000035BF...NBIO1NBIFRCCSTRAP2x00000167
(NBIFMM::PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4)**

Read-write. Reset: 4Bh.

Private register for F0 Substate 4 Power Allocation Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035BF; NBIO0NBIFRCC0=1012_0000h_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035BF; NBIO0NBIFRCC1=1022_0000h_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035BF; NBIO0NBIFRCC2=1052_0000h_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]67; NBIO0NBIFRCCSTRAP0=1013_1000h_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000167; NBIO0NBIFRCCSTRAP1=1023_1000h_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000167; NBIO0NBIFRCCSTRAP2=1053_1000h_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035BF; NBIO1NBIFRCC0=1032_0000h_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035BF; NBIO1NBIFRCC1=1042_0000h_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035BF; NBIO1NBIFRCC2=1072_0000h_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]67; NBIO1NBIFRCCSTRAP0=1033_1000h_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000167; NBIO1NBIFRCCSTRAP1=1043_1000h_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000167; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
------	-------------

7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: 4Bh. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.
-----	--

**NBIO0NBIFRCC0x000035C0...NBIO1NBIFRCCSTRAP2x00000168
(NBIFMM::PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5)**

Read-write. Reset: 32h.

Private register for F0 Substate 5 Power Allocation Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035C0; NBIO0NBIFRCC0=1012_0000h_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035C0; NBIO0NBIFRCC1=1022_0000h_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035C0; NBIO0NBIFRCC2=1052_0000h_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]68; NBIO0NBIFRCCSTRAP0=1013_1000h_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000168; NBIO0NBIFRCCSTRAP1=1023_1000h_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000168; NBIO0NBIFRCCSTRAP2=1053_1000h_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035C0; NBIO1NBIFRCC0=1032_0000h_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035C0; NBIO1NBIFRCC1=1042_0000h_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035C0; NBIO1NBIFRCC2=1072_0000h_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]68; NBIO1NBIFRCCSTRAP0=1033_1000h_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000168; NBIO1NBIFRCCSTRAP1=1043_1000h_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000168; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
------	-------------

7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: 32h. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.
-----	--

**NBIO0NBIFRCC0x000035C1...NBIO1NBIFRCCSTRAP2x00000169
(NBIFMM::PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6)**

Read-write. Reset: 19h.

Private register for F0 Substate 6 Power Allocation Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035C1; NBIO0NBIFRCC0=1012_0000h
 _instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035C1; NBIO0NBIFRCC1=1022_0000h
 _instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035C1; NBIO0NBIFRCC2=1052_0000h
 _instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]69; NBIO0NBIFRCCSTRAP0=1013_1000h
 _instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000169; NBIO0NBIFRCCSTRAP1=1023_1000h
 _instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000169; NBIO0NBIFRCCSTRAP2=1053_1000h
 _instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035C1; NBIO1NBIFRCC0=1032_0000h
 _instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035C1; NBIO1NBIFRCC1=1042_0000h
 _instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035C1; NBIO1NBIFRCC2=1072_0000h
 _instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]69; NBIO1NBIFRCCSTRAP0=1033_1000h
 _instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000169; NBIO1NBIFRCCSTRAP1=1043_1000h
 _instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000169; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: 19h. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.

**NBIO0NBIFRCC0x000035C2...NBIO1NBIFRCCSTRAP2x0000016A
(NBIFMM::PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7)**

Read-write. Reset: 0Ah.

Private register for F0 Substate 7 Power Allocation Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035C2; NBIO0NBIFRCC0=1012_0000h
 _instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035C2; NBIO0NBIFRCC1=1022_0000h
 _instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035C2; NBIO0NBIFRCC2=1052_0000h
 _instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]6A; NBIO0NBIFRCCSTRAP0=1013_1000h
 _instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x0000016A; NBIO0NBIFRCCSTRAP1=1023_1000h
 _instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x0000016A; NBIO0NBIFRCCSTRAP2=1053_1000h
 _instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035C2; NBIO1NBIFRCC0=1032_0000h
 _instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035C2; NBIO1NBIFRCC1=1042_0000h
 _instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035C2; NBIO1NBIFRCC2=1072_0000h
 _instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]6A; NBIO1NBIFRCCSTRAP0=1033_1000h
 _instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x0000016A; NBIO1NBIFRCCSTRAP1=1043_1000h
 _instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x0000016A; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
7:0	SUBSTATE_PWR_ALLOC. Read-write. Reset: 0Ah. The value in this field is multiplied by the Power Allocation Scale to determine power allocation in Watts for the associated substate.

NBIO0NBIFRCC0x000035C3...NBIO1NBIFRCCSTRAP2x00000173 (NBIFMM::EP_PCIE_PME_CONTROL)

Read-write. Reset: 00h.

PME service control register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035C3; NBIO0NBIFRCC0=1012_0000h
 _instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035C3; NBIO0NBIFRCC1=1022_0000h
 _instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035C3; NBIO0NBIFRCC2=1052_0000h
 _instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]73; NBIO0NBIFRCCSTRAP0=1013_1000h
 _instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000173; NBIO0NBIFRCCSTRAP1=1023_1000h
 _instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000173; NBIO0NBIFRCCSTRAP2=1053_1000h
 _instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035C3; NBIO1NBIFRCC0=1032_0000h
 _instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035C3; NBIO1NBIFRCC1=1042_0000h
 _instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035C3; NBIO1NBIFRCC2=1072_0000h
 _instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]73; NBIO1NBIFRCCSTRAP0=1033_1000h
 _instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000173; NBIO1NBIFRCCSTRAP1=1043_1000h
 _instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000173; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
7:5	Reserved.
4:0	PME_SERVICE_TIMER. Read-write. Reset: 00h.

NBIO0NBIFRCC0x000035C4...NBIO1NBIFRCCSTRAP2x00000174 (NBIFMM::EP_PCIEP_RESERVED)

Read-only. Reset: Fixed,FFFF_FFFFh.

RESERVED.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035C4; NBIO0NBIFRCC0=1012_0000h_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035C4; NBIO0NBIFRCC1=1022_0000h_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035C4; NBIO0NBIFRCC2=1052_0000h_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]74; NBIO0NBIFRCCSTRAP0=1013_1000h_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000174; NBIO0NBIFRCCSTRAP1=1023_1000h_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000174; NBIO0NBIFRCCSTRAP2=1053_1000h_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035C4; NBIO1NBIFRCC0=1032_0000h_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035C4; NBIO1NBIFRCC1=1042_0000h_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035C4; NBIO1NBIFRCC2=1072_0000h_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]74; NBIO1NBIFRCCSTRAP0=1033_1000h_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000174; NBIO1NBIFRCCSTRAP1=1043_1000h_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000174; NBIO1NBIFRCCSTRAP2=1073_1000h**Bits Description**31:0 **PCIEP_RESERVED.** Read-only. Reset: Fixed,FFFF_FFFFh. RESERVED.**NBIO0NBIFRCC0x000035C8...NBIO1NBIFRCCSTRAP2x00000178 (NBIFMM::EP_PCIEP_HW_DEBUG)**

Read-write. Reset: 0000_0F00h.

Hardware Debug Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035C8; NBIO0NBIFRCC0=1012_0000h_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035C8; NBIO0NBIFRCC1=1022_0000h_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035C8; NBIO0NBIFRCC2=1052_0000h_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]78; NBIO0NBIFRCCSTRAP0=1013_1000h_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000178; NBIO0NBIFRCCSTRAP1=1023_1000h_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000178; NBIO0NBIFRCCSTRAP2=1053_1000h_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035C8; NBIO1NBIFRCC0=1032_0000h_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035C8; NBIO1NBIFRCC1=1042_0000h_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035C8; NBIO1NBIFRCC2=1072_0000h_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]78; NBIO1NBIFRCCSTRAP0=1033_1000h_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000178; NBIO1NBIFRCCSTRAP1=1043_1000h_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000178; NBIO1NBIFRCCSTRAP2=1073_1000h**Bits Description**

31:16 Reserved.

15 **HW_15_DEBUG.** Read-write. Reset: 0. REGS_LC_WAIT_FOR_RSPEED_SB1_DIS: Disable wait for PIF ack of TxPhyCmd change from 0->1 when in Recovery Speed.14 **HW_14_DEBUG.** Read-write. Reset: 0. REGS_LC_NO_TSx_PAD_RCVD_DIS: Training sets can contain link and lane numbers set to PAD when transitioning from Polling.Active to Detect.Idle.13 **HW_13_DEBUG.** Read-write. Reset: 0. REGS_PME_MODE_HW_DEBUG: Disable asserting legacy hot-plug messages (BIF_CHIP_hpme).12 **HW_12_DEBUG.** Read-write. Reset: 0. REGS_PME_EN_HW_DEBUG: XOR'd with PMI_STATUS_CNTL:PME_EN to override asserting legacy PME messages (BIF_CHIP_pme).11 **HW_11_DEBUG.** Read-write. Reset: 1. bit11.10 **HW_10_DEBUG.** Read-write. Reset: 1. bit10.9 **HW_09_DEBUG.** Read-write. Reset: 1. bit9.8 **HW_08_DEBUG.** Read-write. Reset: 1. bit8.7 **HW_07_DEBUG.** Read-write. Reset: 0. bit7.6 **HW_06_DEBUG.** Read-write. Reset: 0. bit6.5 **HW_05_DEBUG.** Read-write. Reset: 0. bit5.4 **HW_04_DEBUG.** Read-write. Reset: 0. bit4.3 **HW_03_DEBUG.** Read-write. Reset: 0. bit3.2 **HW_02_DEBUG.** Read-write. Reset: 0. bit2.1 **HW_01_DEBUG.** Read-write. Reset: 0. bit1.0 **HW_00_DEBUG.** Read-write. Reset: 0. bit0.

NBIO0NBIFRCC0x000035CC...NBIO1NBIFRCCSTRAP2x0000017C (NBIFMM::EP_PCIE_TX_CNTL)

Read-write. Reset: 0000_0000h.

TX Control Register._instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035CC; NBIO0NBIFRCC0=1012_0000h_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035CC; NBIO0NBIFRCC1=1022_0000h_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035CC; NBIO0NBIFRCC2=1052_0000h_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]7C; NBIO0NBIFRCCSTRAP0=1013_1000h_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x0000017C; NBIO0NBIFRCCSTRAP1=1023_1000h_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x0000017C; NBIO0NBIFRCCSTRAP2=1053_1000h_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035CC; NBIO1NBIFRCC0=1032_0000h_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035CC; NBIO1NBIFRCC1=1042_0000h_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035CC; NBIO1NBIFRCC2=1072_0000h_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]7C; NBIO1NBIFRCCSTRAP0=1033_1000h_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x0000017C; NBIO1NBIFRCCSTRAP1=1043_1000h_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x0000017C; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description										
31:27	Reserved.										
26	TX_F2_TPH_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Disable TPH Functionality for function2.										
25	TX_F1_TPH_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Disable TPH Functionality for function1.										
24	TX_F0_TPH_DIS. Read-write. Reset: 0. 0=Enable. 1=Disable. Disable TPH Functionality for function0.										
23:14	Reserved.										
13:12	TX_RO_OVERRIDE. Read-write. Reset: 0h. Relaxed Ordering Override - control relaxed ordering bit for master requests. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Generate bit as normal</td></tr> <tr> <td>1h</td><td>Override equation, and always set bit</td></tr> <tr> <td>2h</td><td>Override equation, and always clear bit</td></tr> <tr> <td>3h</td><td>Invalid</td></tr> </table>	Value	Description	0h	Generate bit as normal	1h	Override equation, and always set bit	2h	Override equation, and always clear bit	3h	Invalid
Value	Description										
0h	Generate bit as normal										
1h	Override equation, and always set bit										
2h	Override equation, and always clear bit										
3h	Invalid										
11:10	TX_SNR_OVERRIDE. Read-write. Reset: 0h. Snoop Not Required Override - control of the Snoop bit for master requests. ValidValues: <table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Generate bit as normal</td></tr> <tr> <td>1h</td><td>Override equation, and always set bit</td></tr> <tr> <td>2h</td><td>Override equation, and always clear bit</td></tr> <tr> <td>3h</td><td>Invalid</td></tr> </table>	Value	Description	0h	Generate bit as normal	1h	Override equation, and always set bit	2h	Override equation, and always clear bit	3h	Invalid
Value	Description										
0h	Generate bit as normal										
1h	Override equation, and always set bit										
2h	Override equation, and always clear bit										
3h	Invalid										
9:0	Reserved.										

**NBIO0NBIFRCC0x000035D0...NBIO1NBIFRCCSTRAP2x00000180
(NBIFMM::EP_PCIE_TX_REQUESTER_ID)**

Read-only.

TX Requester ID Register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035D0; NBIO0NBIFRCC0=1012_0000h_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035D0; NBIO0NBIFRCC1=1022_0000h_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035D0; NBIO0NBIFRCC2=1052_0000h_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]80; NBIO0NBIFRCCSTRAP0=1013_1000h_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000180; NBIO0NBIFRCCSTRAP1=1023_1000h_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000180; NBIO0NBIFRCCSTRAP2=1053_1000h_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035D0; NBIO1NBIFRCC0=1032_0000h_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035D0; NBIO1NBIFRCC1=1042_0000h_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035D0; NBIO1NBIFRCC2=1072_0000h_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]80; NBIO1NBIFRCCSTRAP0=1033_1000h_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000180; NBIO1NBIFRCCSTRAP1=1043_1000h_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000180; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:16	Reserved.
15:8	TX_REQUESTER_ID_BUS . Read-only. Reset: 00h. Bus ID of Requester for Master transactions or Completer for Slave Completions.
7:3	TX_REQUESTER_ID_DEVICE . Read-only. Reset: 00h. Device ID of Requester for Master transactions or Completer for Slave Completions.
2:0	TX_REQUESTER_ID_FUNCTION . Read-only. Reset: Fixed,0h. Function ID of Requester for Master transactions or Completer for Slave Completions.

NBIO0NBIFRCC0x000035D4...NBIO1NBIFRCCSTRAP2x00000184 (NBIFMM::EP_PCIE_ERR_CNTL)**Error Control Registers.**

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035D4; NBIO0NBIFRCC0=1012_0000h	
_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035D4; NBIO0NBIFRCC1=1022_0000h	
_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035D4; NBIO0NBIFRCC2=1052_0000h	
_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]84; NBIO0NBIFRCCSTRAP0=1013_1000h	
_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000184; NBIO0NBIFRCCSTRAP1=1023_1000h	
_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000184; NBIO0NBIFRCCSTRAP2=1053_1000h	
_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035D4; NBIO1NBIFRCC0=1032_0000h	
_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035D4; NBIO1NBIFRCC1=1042_0000h	
_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035D4; NBIO1NBIFRCC2=1072_0000h	
_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]84; NBIO1NBIFRCCSTRAP0=1033_1000h	
_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000184; NBIO1NBIFRCCSTRAP1=1043_1000h	
_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000184; NBIO1NBIFRCCSTRAP2=1073_1000h	
Bits	Description
31	AER_HDR_LOG_F7_TIMER_EXPIRED. Read-write. AER function 7 first error log timer expired.
30	AER_HDR_LOG_F6_TIMER_EXPIRED. Read-write. AER function 6 first error log timer expired.
29	AER_HDR_LOG_F5_TIMER_EXPIRED. Read-write. AER function 5 first error log timer expired.
28	AER_HDR_LOG_F4_TIMER_EXPIRED. Read-write. AER function 4 first error log timer expired.
27	AER_HDR_LOG_F3_TIMER_EXPIRED. Read-write. AER function 3 first error log timer expired.
26	AER_HDR_LOG_F2_TIMER_EXPIRED. Read-write. AER function 2 first error log timer expired.
25	AER_HDR_LOG_F1_TIMER_EXPIRED. Read-write. AER function 1 first error log timer expired.
24	AER_HDR_LOG_F0_TIMER_EXPIRED. Read-write. AER function 0 first error log timer expired.
23:19	Reserved.
18	STRAP_POISONED_ADVISORY_NONFATAL. Read-only. Reset: Fixed,0. Provide an override for STRAP_POISONED_ADVISORY_NONFATAL for RC.
17	SEND_ERR_MSG_IMMEDIATELY. Read-write. Reset: 0. To enable to send fatal/non-fatal error messages immediately instead of delaying until first error logged.
16:11	Reserved.
10:8	AER_HDR_LOG_TIMEOUT. Read-write. Reset: 5h. AER first error log timeout.
Valid Values:	
Value	Description
0h	disable
1h	67ms
2h	134ms
3h	268ms
4h	537ms
5h	1s
6h	2s
7h	4s
7:1	Reserved.
0	ERR_REPORTING_DIS. Read-write. Disable PCI Express Advanced Error Reporting.

NBIO0NBIFRCC0x000035D8...NBIO1NBIFRCCSTRAP2x00000188 (NBIFMM::EP_PCIE_RX_CNTL)**RX Control Register.**

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035D8; NBIO0NBIFRCC0=1012_0000h	
_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035D8; NBIO0NBIFRCC1=1022_0000h	
_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035D8; NBIO0NBIFRCC2=1052_0000h	
_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]88; NBIO0NBIFRCCSTRAP0=1013_1000h	
_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000188; NBIO0NBIFRCCSTRAP1=1023_1000h	
_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000188; NBIO0NBIFRCCSTRAP2=1053_1000h	
_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035D8; NBIO1NBIFRCC0=1032_0000h	
_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035D8; NBIO1NBIFRCC1=1042_0000h	
_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035D8; NBIO1NBIFRCC2=1072_0000h	
_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]88; NBIO1NBIFRCCSTRAP0=1033_1000h	
_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000188; NBIO1NBIFRCCSTRAP1=1043_1000h	
_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000188; NBIO1NBIFRCCSTRAP2=1073_1000h	
Bits	Description
31:27	Reserved.
26	RX_TPH_DIS. Read-only. Reset: Fixed,0. Override TPH Functionality for completer.
25	RX_IGNORE_NOT_PASID_UR. Read-write. Reset: 0. Ignore any TLP with PREFIX other than PASID; no UR is issued if this bit is set.
24	RX_IGNORE_INVALIDPASID_ERR. Read-write. Reset: 1. Ignore Malformed TLP with Invalid PASID Errors.
23	Reserved.
22	RX_IGNORE_MAXPREFIX_ERR. Read-write. Reset: 0. Ignore Malformed TLP with more Prefixes than supported Errors.
21	RX_IGNORE_SHORTPREFIX_ERR. Read-write. Reset: 0. Ignore Malformed short TLP with Prefix Errors.
20	RX_PCIE_CPL_TIMEOUT_DIS. Read-write. Reset: 0.
19:10	Reserved.
9	RX_IGNORE_TC_ERR. Read-write. Ignore Malformed Traffic Class Errors.
8	RX_IGNORE_MAX_PAYLOAD_ERR. Read-write. Ignore Malformed Maximum Payload Errors.
7:0	Reserved.

**NBIO0NBIFRCC0x000035DC...NBIO1NBIFRCCSTRAP2x0000018C
(NBIFMM::EP_PCIE_LC_SPEED_CNTL)**

Read-write. Reset: 0000_0000h.

Data Rate Control.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035DC; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035DC; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035DC; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]8C; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x0000018C; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x0000018C; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035DC; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035DC; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035DC; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]8C; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x0000018C; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x0000018C; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:4	Reserved.
3	LC_GEN5_EN_STRAP. Read-write. Reset: 0. 0=Gen5 not supported. 1=Gen5 supported. PCIE Generation 5 enable bit. Strap Loadable.
2	LC_GEN4_EN_STRAP. Read-write. Reset: 0. 0=Gen4 not supported. 1=Gen4 supported. PCIE Generation 4 enable bit. Strap Loadable.
1	LC_GEN3_EN_STRAP. Read-write. Reset: 0. 0=Gen3 not supported. 1=Gen3 supported. PCIE Generation 3 enable bit. Strap Loadable.
0	LC_GEN2_EN_STRAP. Read-write. Reset: 0. 0=Gen2 not supported. 1=Gen2 supported. PCIE Generation 2 enable bit. Strap Loadable.

NBIO0NBIFRCC0x000035E0...NBIO1NBIFRCCSTRAP2x00000190 (NBIFMM::DVSEC_PRIV_CNTL)

Read-write. Reset: 0000_0000h.

DVSEC private control register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035E0; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035E0; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035E0; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]90; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000190; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000190; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035E0; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035E0; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035E0; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]90; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000190; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000190; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:0	DVSEC_PRIV_REG. Read-write. Reset: 0000_0000h. private register for DVSEC_SPACE_ID reserved.0-2bit for the 17-19bits of the register DVSEC_SPACE_ID,3-11bit for the 23-31 bits of the register DVSEC_SPACE_ID,12-17bit for the 6-11 bits of the register DVSEC_CONTENT.

NBIO0NBIFRCC0x000035E4...NBIO1NBIFRCCSTRAP2x00000194 (NBIFMM::DVSEC_PRIV_CNTL2)

Read-write. Reset: 0000_0000h.

DVSEC private control register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035E4; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035E4; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035E4; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]94; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000194; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000194; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035E4; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035E4; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035E4; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]94; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000194; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000194; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits Description31:0 **DVSEC_PRIV_REG2.** Read-write. Reset: 0000_0000h. 0-25bit for private register for filed DVSEC_CMD_GRP0_SUPPORT[6:31].**NBIO0NBIFRCC0x000035E8...NBIO1NBIFRCCSTRAP2x00000198 (NBIFMM::DVSEC_VF_PRIV_CNTL)**

Read-write. Reset: 0000_0000h.

DVSEC VF private control register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035E8; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035E8; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035E8; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]98; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x00000198; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x00000198; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035E8; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035E8; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035E8; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]98; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x00000198; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x00000198; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits Description31:0 **DVSEC_VF_PRIV_REG.** Read-write. Reset: 0000_0000h. private register for DVSEC_VF_SPACE_ID reserved.0-2bit for the 17-19bits of the register DVSEC_VF_SPACE_ID,3-11bit for the 23-31 bits of the register DVSEC_VF_SPACE_ID,11-16bit for the 6-11 bits of the register DVSEC_VF_SPACE_ID.**NBIO0NBIFRCC0x000035EC...NBIO1NBIFRCCSTRAP2x0000019C (NBIFMM::DVSEC_VF_PRIV_CNTL2)**

Read-write. Reset: 0000_0000h.

DVSEC VF private control register.

_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035EC; NBIO0NBIFRCC0=1012_0000h

_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035EC; NBIO0NBIFRCC1=1022_0000h

_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035EC; NBIO0NBIFRCC2=1052_0000h

_instNBIF0_nbio0_alias[SMNPORT[1:0]DEC]; NBIO0NBIFRCCSTRAP0x0000_0[3,1]9C; NBIO0NBIFRCCSTRAP0=1013_1000h

_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x0000019C; NBIO0NBIFRCCSTRAP1=1023_1000h

_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x0000019C; NBIO0NBIFRCCSTRAP2=1053_1000h

_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035EC; NBIO1NBIFRCC0=1032_0000h

_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035EC; NBIO1NBIFRCC1=1042_0000h

_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035EC; NBIO1NBIFRCC2=1072_0000h

_instNBIF0_nbio1_alias[SMNPORT[1:0]DEC]; NBIO1NBIFRCCSTRAP0x0000_0[3,1]9C; NBIO1NBIFRCCSTRAP0=1033_1000h

_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x0000019C; NBIO1NBIFRCCSTRAP1=1043_1000h

_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x0000019C; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits Description31:0 **DVSEC_VF_PRIV_REG2.** Read-write. Reset: 0000_0000h. 0-25bit for private register for filed DVSEC_VF_CMD_GRP0_SUPPORT[6:31].

NBIO0NBIFRCC0x000035F4...NBIO1NBIFRCCSTRAP2x000001A0 (NBIFMM::DN_PCIE_RESERVED)

Read-only. Reset: Fixed,FFFF_FFFFh.

RESERVED.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035F4; NBIO0NBIFRCC0=1012_0000h

_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035F4; NBIO0NBIFRCC1=1022_0000h

_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035F4; NBIO0NBIFRCC2=1052_0000h

_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001A0; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003A0; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001A0; NBIO0NBIFRCCSTRAP1=1023_1000h

_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001A0; NBIO0NBIFRCCSTRAP2=1053_1000h

_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035F4; NBIO1NBIFRCC0=1032_0000h

_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035F4; NBIO1NBIFRCC1=1042_0000h

_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035F4; NBIO1NBIFRCC2=1072_0000h

_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001A0; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003A0; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001A0; NBIO1NBIFRCCSTRAP1=1043_1000h

_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001A0; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits Description31:0 **PCIE_RESERVED.** Read-only. Reset: Fixed,FFFF_FFFFh. RESERVED.**NBIO0NBIFRCC0x000035F8...NBIO1NBIFRCCSTRAP2x000001A4 (NBIFMM::DN_PCIE_SCRATCH)**

Read-write. Reset: 0000_0000h.

software test register.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035F8; NBIO0NBIFRCC0=1012_0000h

_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035F8; NBIO0NBIFRCC1=1022_0000h

_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035F8; NBIO0NBIFRCC2=1052_0000h

_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001A4; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003A4; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001A4; NBIO0NBIFRCCSTRAP1=1023_1000h

_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001A4; NBIO0NBIFRCCSTRAP2=1053_1000h

_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035F8; NBIO1NBIFRCC0=1032_0000h

_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035F8; NBIO1NBIFRCC1=1042_0000h

_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035F8; NBIO1NBIFRCC2=1072_0000h

_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001A4; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003A4; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001A4; NBIO1NBIFRCCSTRAP1=1043_1000h

_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001A4; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits Description31:0 **PCIE_SCRATCH.** Read-write. Reset: 0000_0000h. software test register.

NBIO0NBIFRCC0x000035FC...NBIO1NBIFRCCSTRAP2x000001A8 (NBIFMM::DN_PCIE_HW_DEBUG)

Read-write. Reset: 0000_4F00h.

hardware debug register.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x000035FC; NBIO0NBIFRCC0=1012_0000h

_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x000035FC; NBIO0NBIFRCC1=1022_0000h

_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x000035FC; NBIO0NBIFRCC2=1052_0000h

_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001A8; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003A8; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001A8; NBIO0NBIFRCCSTRAP1=1023_1000h

_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001A8; NBIO0NBIFRCCSTRAP2=1053_1000h

_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x000035FC; NBIO1NBIFRCC0=1032_0000h

_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x000035FC; NBIO1NBIFRCC1=1042_0000h

_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x000035FC; NBIO1NBIFRCC2=1072_0000h

_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001A8; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003A8; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001A8; NBIO1NBIFRCCSTRAP1=1043_1000h

_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001A8; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:16	Reserved.
15	HW_15_DEBUG. Read-write. Reset: 0. Selects between chip power state (1) and software power state (0).
14	HW_14_DEBUG. Read-write. Reset: 1. bit14.
13	HW_13_DEBUG. Read-write. Reset: 0. bit13.
12	HW_12_DEBUG. Read-write. Reset: 0. Force-waive CLK_EN high.
11	HW_11_DEBUG. Read-write. Reset: 1. bit11.
10	HW_10_DEBUG. Read-write. Reset: 1. bit10.
9	HW_09_DEBUG. Read-write. Reset: 1. bit9.
8	HW_08_DEBUG. Read-write. Reset: 1. bit8.
7	HW_07_DEBUG. Read-write. Reset: 0. bit7.
6	HW_06_DEBUG. Read-write. Reset: 0. bit6.
5	HW_05_DEBUG. Read-write. Reset: 0. Don't block arming L1 and L23 with TxPhyStatus.
4	HW_04_DEBUG. Read-write. Reset: 0. For TXCLK_DYN clock-gating feature, if enabled gates off TX FIFO enable.
3	HW_03_DEBUG. Read-write. Reset: 0. bit3.
2	HW_02_DEBUG. Read-write. Reset: 0. bit2.
1	HW_01_DEBUG. Read-write. Reset: 0. bit1.
0	HW_00_DEBUG. Read-write. Reset: 0. bit0.

NBIO0NBIFRCC0x00003600...NBIO1NBIFRCCSTRAP2x000001AC (NBIFMM::DN_PCIE_CNTL)

Read-write. Reset: 0000_0000h.

PCIExpress control register.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003600; NBIO0NBIFRCC0=1012_0000h

_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003600; NBIO0NBIFRCC1=1022_0000h

_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003600; NBIO0NBIFRCC2=1052_0000h

_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001AC; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003AC; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001AC; NBIO0NBIFRCCSTRAP1=1023_1000h

_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001AC; NBIO0NBIFRCCSTRAP2=1053_1000h

_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003600; NBIO1NBIFRCC0=1032_0000h

_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003600; NBIO1NBIFRCC1=1042_0000h

_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003600; NBIO1NBIFRCC2=1072_0000h

_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001AC; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003AC; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001AC; NBIO1NBIFRCCSTRAP1=1043_1000h

_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001AC; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31	Reserved.
30	RX_IGNORE_LTR_MSG_UR . Read-write. Reset: 0. 0=RX will treat LTR MSGs as unsupported if LTR disabled. 1=RX will not treat LTR MSGs as unsupported if LTR disabled. Disable RX from asserting UR bit to slv when LTR MSG is received and LTR is disabled.
29:8	Reserved.
7	UR_ERR_REPORT_DIS_DN . Read-write. Reset: 0.
6:1	Reserved.
0	HWINIT_WR_LOCK . Read-write. Reset: 0. 0=HWInit registers unlocked. 1=Lock HWInit registers.

NBIO0NBIFRCC0x00003604...NBIO1NBIFRCCSTRAP2x000001B0 (NBIFMM::DN_PCIE_CONFIG_CNTL)

Read-only. Reset: Fixed,0000_0000h.

PCIExpress Configuration Control Register.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003604; NBIO0NBIFRCC0=1012_0000h

_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003604; NBIO0NBIFRCC1=1022_0000h

_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003604; NBIO0NBIFRCC2=1052_0000h

_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001B0; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003B0; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001B0; NBIO0NBIFRCCSTRAP1=1023_1000h

_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001B0; NBIO0NBIFRCCSTRAP2=1053_1000h

_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003604; NBIO1NBIFRCC0=1032_0000h

_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003604; NBIO1NBIFRCC1=1042_0000h

_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003604; NBIO1NBIFRCC2=1072_0000h

_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001B0; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003B0; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001B0; NBIO1NBIFRCCSTRAP1=1043_1000h

_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001B0; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:27	Reserved.
26:25	CI_EXTENDED_TAG_EN_OVERRIDE . Read-only. Reset: Fixed,0h. Private override for DEVICE_CNTL:EXTENDED_TAG_EN. 0 - don't override, 1 - override to 1, 2 - override to 0.
24:0	Reserved.

NBIO0NBIFRCC0x00003608...NBIO1NBIFRCCSTRAP2x000001B4 (NBIFMM::DN_PCIE_RX_CNTL2)

Read-only. Reset: Fixed,0000_0000h.

RX Control 2 (EP ONLY) Register.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003608; NBIO0NBIFRCC0=1012_0000h

_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003608; NBIO0NBIFRCC1=1022_0000h

_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003608; NBIO0NBIFRCC2=1052_0000h

_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001B4; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003B4; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001B4; NBIO0NBIFRCCSTRAP1=1023_1000h

_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001B4; NBIO0NBIFRCCSTRAP2=1053_1000h

_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003608; NBIO1NBIFRCC0=1032_0000h

_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003608; NBIO1NBIFRCC1=1042_0000h

_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003608; NBIO1NBIFRCC2=1072_0000h

_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001B4; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003B4; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001B4; NBIO1NBIFRCCSTRAP1=1043_1000h

_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001B4; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31	Reserved.
30:28	FLR_EXTEND_MODE . Read-only. Reset: Fixed,0h. Extends time FLR is active in RCB. Silently ignore unexpected completions targeting that function.
27:0	Reserved.

NBIO0NBIFRCC0x0000360C...NBIO1NBIFRCCSTRAP2x000001B8 (NBIFMM::DN_PCIE_BUS_CNTL)

Read-write. Reset: 0000_0080h.

PCI Express Bus Control Register.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x0000360C; NBIO0NBIFRCC0=1012_0000h

_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x0000360C; NBIO0NBIFRCC1=1022_0000h

_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x0000360C; NBIO0NBIFRCC2=1052_0000h

_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001B8; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003B8; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001B8; NBIO0NBIFRCCSTRAP1=1023_1000h

_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001B8; NBIO0NBIFRCCSTRAP2=1053_1000h

_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x0000360C; NBIO1NBIFRCC0=1032_0000h

_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x0000360C; NBIO1NBIFRCC1=1042_0000h

_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x0000360C; NBIO1NBIFRCC2=1072_0000h

_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001B8; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003B8; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001B8; NBIO1NBIFRCCSTRAP1=1043_1000h

_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001B8; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:9	Reserved.
8	AER_CPL_TIMEOUT_RO_DIS_SWDN . Read-write. Reset: 0. Disable read-only attribute for CPL_TIMEOUT field in AER capability for Switch-DownStream.
7	IMMEDIATE_PMI_DIS . Read-write. Reset: 1. 0=Enable. 1=Disable. Immediate PMI Disable.
6:0	Reserved.

NBIO0NBIFRCC0x00003610...NBIO1NBIFRCCSTRAP2x000001BC (NBIFMM::DN_PCIE_CFG_CNTL)

Read-write. Reset: 0000_0000h.

Configuration space control register.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003610; NBIO0NBIFRCC0=1012_0000h

_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003610; NBIO0NBIFRCC1=1022_0000h

_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003610; NBIO0NBIFRCC2=1052_0000h

_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001BC; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003BC; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001BC; NBIO0NBIFRCCSTRAP1=1023_1000h

_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001BC; NBIO0NBIFRCCSTRAP2=1053_1000h

_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003610; NBIO1NBIFRCC0=1032_0000h

_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003610; NBIO1NBIFRCC1=1042_0000h

_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003610; NBIO1NBIFRCC2=1072_0000h

_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001BC; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003BC; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001BC; NBIO1NBIFRCCSTRAP1=1043_1000h

_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001BC; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:5	Reserved.
4	CFG_EN_DEC_TO_GEN5_HIDDEN_REG. Read-write. Reset: 0. Enable decoding of GEN5 hidden registers.
3	CFG_EN_DEC_TO_GEN4_HIDDEN_REG. Read-write. Reset: 0. Enable decoding of GEN4 hidden registers.
2	CFG_EN_DEC_TO_GEN3_HIDDEN_REG. Read-write. Reset: 0. Enable decoding of GEN3 hidden registers.
1	CFG_EN_DEC_TO_GEN2_HIDDEN_REG. Read-write. Reset: 0. Enable decoding of GEN2 hidden registers.
0	CFG_EN_DEC_TO_HIDDEN_REG. Read-write. Reset: 0. Enable decoding of hidden registers (excluding GEN2).

NBIO0NBIFRCC0x00003614...NBIO1NBIFRCCSTRAP2x000001C0 (NBIFMM::DN_PCIE_STRAP_F0)

Read-write.

Misc strap loadable register values for function 0.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003614; NBIO0NBIFRCC0=1012_0000h

_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003614; NBIO0NBIFRCC1=1022_0000h

_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003614; NBIO0NBIFRCC2=1052_0000h

_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001C0; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003C0; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001C0; NBIO0NBIFRCCSTRAP1=1023_1000h

_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001C0; NBIO0NBIFRCCSTRAP2=1053_1000h

_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003614; NBIO1NBIFRCC0=1032_0000h

_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003614; NBIO1NBIFRCC1=1042_0000h

_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003614; NBIO1NBIFRCC2=1072_0000h

_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001C0; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003C0; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001C0; NBIO1NBIFRCCSTRAP1=1043_1000h

_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001C0; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:24	Reserved.
23:21	STRAP_F0_MSI_MULTI_CAP. Read-write.
20:18	Reserved.
17	STRAP_F0_MC_EN. Read-write.
16:1	Reserved.
0	STRAP_F0_EN. Read-write. Reset: 1. Provides an override for STRAP_F0_EN.

NBIO0NBIFRCC0x00003618...NBIO1NBIFRCCSTRAP2x000001C4 (NBIFMM::DN_PCIE_STRAP_MISC)

Read-write.

Misc strap loadable register values.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003618; NBIO0NBIFRCC0=1012_0000h
_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003618; NBIO0NBIFRCC1=1022_0000h
_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003618; NBIO0NBIFRCC2=1052_0000h
_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001C4; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003C4; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001C4; NBIO0NBIFRCCSTRAP1=1023_1000h
_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001C4; NBIO0NBIFRCCSTRAP2=1053_1000h
_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003618; NBIO1NBIFRCC0=1032_0000h
_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003618; NBIO1NBIFRCC1=1042_0000h
_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003618; NBIO1NBIFRCC2=1072_0000h
_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001C4; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003C4; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001C4; NBIO1NBIFRCCSTRAP1=1043_1000h
_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001C4; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:30	Reserved.
29	STRAP_MST_ADR64_EN. Read-write. Provides an override for STRAP_MST_ADR64_EN.
28:25	Reserved.
24	STRAP_CLK_PM_EN. Read-write. Provides an override for STRAP_CLK_PM_EN.
23:0	Reserved.

NBIO0NBIFRCC0x0000361C...NBIO1NBIFRCCSTRAP2x000001C8 (NBIFMM::DN_PCIE_STRAP_MISC2)

Read-write.

Misc strap loadable register values 2.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x0000361C; NBIO0NBIFRCC0=1012_0000h
_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x0000361C; NBIO0NBIFRCC1=1022_0000h
_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x0000361C; NBIO0NBIFRCC2=1052_0000h
_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001C8; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003C8; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001C8; NBIO0NBIFRCCSTRAP1=1023_1000h
_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001C8; NBIO0NBIFRCCSTRAP2=1053_1000h
_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x0000361C; NBIO1NBIFRCC0=1032_0000h
_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x0000361C; NBIO1NBIFRCC1=1042_0000h
_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x0000361C; NBIO1NBIFRCC2=1072_0000h
_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001C8; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003C8; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001C8; NBIO1NBIFRCCSTRAP1=1043_1000h
_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001C8; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:3	Reserved.
2	STRAP_MSTCPL_TIMEOUT_EN. Read-write. Provides an override for STRAP_MSTCPL_TIMEOUT_EN.
1:0	Reserved.

NBIO0NBIFRCC0x00003620...NBIO1NBIFRCCSTRAP2x000001D0 (NBIFMM::PCIEP_HW_DEBUG)

Read-write. Reset: 0000_0F00h.

Hardware Debug Register.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003620; NBIO0NBIFRCC0=1012_0000h

_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003620; NBIO0NBIFRCC1=1022_0000h

_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003620; NBIO0NBIFRCC2=1052_0000h

_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001D0; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003D0; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001D0; NBIO0NBIFRCCSTRAP1=1023_1000h

_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001D0; NBIO0NBIFRCCSTRAP2=1053_1000h

_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003620; NBIO1NBIFRCC0=1032_0000h

_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003620; NBIO1NBIFRCC1=1042_0000h

_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003620; NBIO1NBIFRCC2=1072_0000h

_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001D0; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003D0; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001D0; NBIO1NBIFRCCSTRAP1=1043_1000h

_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001D0; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:16	Reserved.
15	HW_15_DEBUG. Read-write. Reset: 0. REGS_LC_WAIT_FOR_RSPEED_SB1_DIS: Disable wait for PIF ack of TxPhyCmd change from 0->1 when in Recovery Speed.
14	HW_14_DEBUG. Read-write. Reset: 0. REGS_LC_NO_TSx_PAD_RCVD_DIS: Training sets can contain link and lane numbers set to PAD when transitioning from Polling.Active to Detect.Idle.
13	HW_13_DEBUG. Read-write. Reset: 0. REGS_PME_MODE_HW_DEBUG: Disable asserting legacy hot-plug messages (BIF_CHIP_hpme).
12	HW_12_DEBUG. Read-write. Reset: 0. REGS_PME_EN_HW_DEBUG: XOR'd with PMI_STATUS_CNTL:PME_EN to override asserting legacy PME messages (BIF_CHIP_pme).
11	HW_11_DEBUG. Read-write. Reset: 1. Bit11.
10	HW_10_DEBUG. Read-write. Reset: 1. Bit10.
9	HW_09_DEBUG. Read-write. Reset: 1. Bit9.
8	HW_08_DEBUG. Read-write. Reset: 1. Bit8.
7	HW_07_DEBUG. Read-write. Reset: 0. Bit7.
6	HW_06_DEBUG. Read-write. Reset: 0. Bit6.
5	HW_05_DEBUG. Read-write. Reset: 0. Bit5.
4	HW_04_DEBUG. Read-write. Reset: 0. Bit4.
3	HW_03_DEBUG. Read-write. Reset: 0. Bit3.
2	HW_02_DEBUG. Read-write. Reset: 0. Bit2.
1	HW_01_DEBUG. Read-write. Reset: 0. Bit1.
0	HW_00_DEBUG. Read-write. Reset: 0. Bit0.

NBIO0NBIFRCC0x00003624...NBIO1NBIFRCCSTRAP2x000001D4 (NBIFMM::PCIE_ERR_CNTL)**Error Control Registers.**

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003624; NBIO0NBIFRCC0=1012_0000h
_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003624; NBIO0NBIFRCC1=1022_0000h
_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003624; NBIO0NBIFRCC2=1052_0000h
_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001D4; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003D4; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001D4; NBIO0NBIFRCCSTRAP1=1023_1000h
_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001D4; NBIO0NBIFRCCSTRAP2=1053_1000h
_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003624; NBIO1NBIFRCC0=1032_0000h
_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003624; NBIO1NBIFRCC1=1042_0000h
_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003624; NBIO1NBIFRCC2=1072_0000h
_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001D4; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003D4; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001D4; NBIO1NBIFRCCSTRAP1=1043_1000h
_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001D4; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:21	Reserved.
20	FATAL_ERR_RCVD_CLR. Read,Write-1-to-clear. Reset: 0. clear fatal error Message receive status for port0.
19	NONFATAL_ERR_RCVD_CLR. Read,Write-1-to-clear. Reset: 0. clear nonfatal error Message receive status for port0.
18	ERR_CORR_RCVD_CLR. Read,Write-1-to-clear. Reset: 0. clear correctable error Message receive status for port0.
17	SEND_ERR_MSG_IMMEDIATELY. Read-write. Reset: 0. To enable to send fatal/non-fatal error messages immediately instead of delaying until first error logged.
16:12	Reserved.
11	AER_HDR_LOG_F0_TIMER_EXPIRED. Read-write. AER function 0 first error log timer expired.
10:8	AER_HDR_LOG_TIMEOUT. Read-write. Reset: 5h. AER first error log timeout.
ValidValues:	
Value	Description
0h	disable
1h	67ms
2h	134ms
3h	268ms
4h	537ms
5h	1s
6h	2s
7h	4s
7:1	Reserved.
0	ERR_REPORTING_DIS. Read-write. Disable PCI Express Advanced Error Reporting.

NBIO0NBIFRCC0x00003628...NBIO1NBIFRCCSTRAP2x000001D8 (NBIFMM::PCIE_RX_CNTL)**RX Control Register.**

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003628; NBIO0NBIFRCC0=1012_0000h
_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003628; NBIO0NBIFRCC1=1022_0000h
_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003628; NBIO0NBIFRCC2=1052_0000h
_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001D8; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003D8; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001D8; NBIO0NBIFRCCSTRAP1=1023_1000h
_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001D8; NBIO0NBIFRCCSTRAP2=1053_1000h
_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003628; NBIO1NBIFRCC0=1032_0000h
_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003628; NBIO1NBIFRCC1=1042_0000h
_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003628; NBIO1NBIFRCC2=1072_0000h
_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001D8; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003D8; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001D8; NBIO1NBIFRCCSTRAP1=1043_1000h
_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001D8; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:28	Reserved.
27	RX_RCB_FLR_TIMEOUT_DIS. Read-only. Reset: Fixed,0. disable for immediate Master Completion timeout during FLR.
26:22	Reserved.
21	RX_IGNORE_SHORTPREFIX_ERR_DN. Read-write. Reset: 0. Ignore Malformed short TLP with Prefix Errors.
20	RX_PCIE_CPL_TIMEOUT_DIS. Read-write. Reset: 0. Disable Completion Timeout.
19:10	Reserved.
9	RX_IGNORE_TC_ERR_DN. Read-write. Ignore Malformed Traffic Class Errors.
8	RX_IGNORE_MAX_PAYLOAD_ERR. Read-write. Ignore Malformed Maximum Payload Errors.
7:0	Reserved.

NBIO0NBIFRCC0x0000362C...NBIO1NBIFRCCSTRAP2x000001DC (NBIFMM::PCIE_LC_SPEED_CNTL)

Read-write. Reset: 0000_0000h.

Data Rate Control.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x0000362C; NBIO0NBIFRCC0=1012_0000h
_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x0000362C; NBIO0NBIFRCC1=1022_0000h
_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x0000362C; NBIO0NBIFRCC2=1052_0000h
_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001DC; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003DC; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001DC; NBIO0NBIFRCCSTRAP1=1023_1000h
_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001DC; NBIO0NBIFRCCSTRAP2=1053_1000h
_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x0000362C; NBIO1NBIFRCC0=1032_0000h
_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x0000362C; NBIO1NBIFRCC1=1042_0000h
_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x0000362C; NBIO1NBIFRCC2=1072_0000h
_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001DC; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003DC; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001DC; NBIO1NBIFRCCSTRAP1=1043_1000h
_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001DC; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:4	Reserved.
3	LC_GEN5_EN_STRAP. Read-write. Reset: 0. 0=Gen5 not supported. 1=Gen5 supported. PCIE Generation 5 enable bit. Strap Loadable.
2	LC_GEN4_EN_STRAP. Read-write. Reset: 0. 0=Gen4 not supported. 1=Gen4 supported. PCIE Generation 4 enable bit. Strap Loadable.
1	LC_GEN3_EN_STRAP. Read-write. Reset: 0. 0=Gen3 not supported. 1=Gen3 supported. PCIE Generation 3 enable bit. Strap Loadable.
0	LC_GEN2_EN_STRAP. Read-write. Reset: 0. 0=Gen2 not supported. 1=Gen2 supported. PCIE Generation 2 enable bit. Strap Loadable.

NBIO0NBIFRCC0x00003630...NBIO1NBIFRCCSTRAP2x000001E0 (NBIFMM::PCIE_LC_CNTL2)

Read-write. Reset: 0000_0000h.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003630; NBIO0NBIFRCC0=1012_0000h
_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003630; NBIO0NBIFRCC1=1022_0000h
_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003630; NBIO0NBIFRCC2=1052_0000h
_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001E0; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003E0; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001E0; NBIO0NBIFRCCSTRAP1=1023_1000h
_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001E0; NBIO0NBIFRCCSTRAP2=1053_1000h
_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003630; NBIO1NBIFRCC0=1032_0000h
_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003630; NBIO1NBIFRCC1=1042_0000h
_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003630; NBIO1NBIFRCC2=1072_0000h
_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001E0; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003E0; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001E0; NBIO1NBIFRCCSTRAP1=1043_1000h
_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001E0; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:28	Reserved.
27	LC_LINK_BW_NOTIFICATION_DIS. Read-write. Reset: 0.
26:1	Reserved.
0	DL_STATE_CHANGED_NOTIFICATION_DIS. Read-write. Reset: 0.

NBIO0NBIFRCC0x00003634...NBIO1NBIFRCCSTRAP2x000001E4 (NBIFMM::PCIEP_STRAP_MISC)

Read-write.

Misc Strap Register.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003634; NBIO0NBIFRCC0=1012_0000h
_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003634; NBIO0NBIFRCC1=1022_0000h
_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003634; NBIO0NBIFRCC2=1052_0000h
_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001E4; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003E4; NBIO0NBIFRCCSTRAP0=1013_1000h
_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001E4; NBIO0NBIFRCCSTRAP1=1023_1000h
_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001E4; NBIO0NBIFRCCSTRAP2=1053_1000h
_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003634; NBIO1NBIFRCC0=1032_0000h
_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003634; NBIO1NBIFRCC1=1042_0000h
_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003634; NBIO1NBIFRCC2=1072_0000h
_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001E4; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003E4; NBIO1NBIFRCCSTRAP0=1033_1000h
_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001E4; NBIO1NBIFRCCSTRAP1=1043_1000h
_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001E4; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits	Description
31:11	Reserved.
10	STRAP_MULTI_FUNC_EN. Read-write. Provide override for STRAP_MULTI_FUNC_EN. Reset: _dev0_inst[NBIF[1:0]]_nbio[1:0]_alias[SMNPORT0DEC,SMNBIFDEC]: 1 Reset: _dev0_instNBIF2_nbio[1:0]_alias[SMNPORT0DEC,SMNBIFDEC]: 0 Reset: _dev1_instNBIF0_nbio[1:0]_aliasSMNPORT1DEC: 1
9:0	Reserved.

NBIO0NBIFRCC0x00003638...NBIO1NBIFRCCSTRAP2x000001E8 (NBIFMM::LTR_MSG_INFO_FROM_EP)

Read-only.

Store LTR message info from EP.

_dev0_instNBIF0_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC0x00003638; NBIO0NBIFRCC0=1012_0000h

_dev0_instNBIF1_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC1x00003638; NBIO0NBIFRCC1=1022_0000h

_dev0_instNBIF2_nbio0_aliasSMNBIFDEC; NBIO0NBIFRCC2x00003638; NBIO0NBIFRCC2=1052_0000h

_dev0_instNBIF0_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP0x000001E8; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev1_instNBIF0_nbio0_aliasSMNPORT1DEC; NBIO0NBIFRCCSTRAP0x000003E8; NBIO0NBIFRCCSTRAP0=1013_1000h

_dev0_instNBIF1_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP1x000001E8; NBIO0NBIFRCCSTRAP1=1023_1000h

_dev0_instNBIF2_nbio0_aliasSMNPORT0DEC; NBIO0NBIFRCCSTRAP2x000001E8; NBIO0NBIFRCCSTRAP2=1053_1000h

_dev0_instNBIF0_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC0x00003638; NBIO1NBIFRCC0=1032_0000h

_dev0_instNBIF1_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC1x00003638; NBIO1NBIFRCC1=1042_0000h

_dev0_instNBIF2_nbio1_aliasSMNBIFDEC; NBIO1NBIFRCC2x00003638; NBIO1NBIFRCC2=1072_0000h

_dev0_instNBIF0_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP0x000001E8; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev1_instNBIF0_nbio1_aliasSMNPORT1DEC; NBIO1NBIFRCCSTRAP0x000003E8; NBIO1NBIFRCCSTRAP0=1033_1000h

_dev0_instNBIF1_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP1x000001E8; NBIO1NBIFRCCSTRAP1=1043_1000h

_dev0_instNBIF2_nbio1_aliasSMNPORT0DEC; NBIO1NBIFRCCSTRAP2x000001E8; NBIO1NBIFRCCSTRAP2=1073_1000h

Bits Description31:0 **LTR_MSG_INFO_FROM_EP**. Read-only.**NBIO0NBIFRCCSTRAP0x00000000...NBIO1NBIFRCCSTRAP2x00000000 (NBIFMM::RCC_DEV0_PORT_STRAP0)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000000; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000000; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description31 **STRAP_EPF0_DUMMY_EN_DEV0**. Configure EPF0 as Dummy F0.

AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write

AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved

Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0

30:28 **STRAP_MAX_LINK_WIDTH_SUPPORT_DEV0**. Read-write. Reset: 5h. Set MAX_LINK_WIDTH for nBIF Virtual Link 0 -- x1 1-- x2 2 -- x4 3 -- x8 4 -- x12 5 -- x16 6 -- x32 7 -- reserved.27:25 **STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV0**. Read-write. Reset: 2h. Set MAX_PAYLOAD_SIZE in Downstream Port function.24 **STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV0**. Read-write. Reset: 0. Ignore UR caused by E2E Prefix for Downstream Port.23:21 **STRAP_INTERRUPT_PIN_DN_DEV0**. Set InterruptPin of Switch Downstream Port.

AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved

AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write

Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1h

20 Reserved.

19 **STRAP_CPL_ABORT_ERR_EN_DN_DEV0**. Read-write. Reset: 0. Enable CA error in AER capability in Downstream Port.18 **STRAP_AER_EN_DN_DEV0**. Read-write. Reset: 0. Enable AER capability in Downstream Port.17 **STRAP_ACS_EN_DN_DEV0**. Read-write. Reset: 0. Enable ACS capability in Downstream Port.16 **STRAP_ARI_EN_DN_DEV0**. Read-write. Reset: 0. Enable ARI forwarding in Downstream Port.15:0 **STRAP_DEVICE_ID_DN_DEV0**. Read-write. Set DEVICE_ID of Downstream Port.

Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 14A4h

Reset: _instNBIF2_nbio[1:0]_aliasSMN: 14C4h

**NBIO0NBIFRCCSTRAP0x00000004...NBIO1NBIFRCCSTRAP2x00000004
(NBIFMM::RCC_DEV0_PORT_STRAP1)**

Read-write.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000004; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000004; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:16	STRAP_SUBSYS_VEN_ID_DN_DEV0. Read-write. Set SUBSYSTEM_VENDOR_ID of Downstream Port. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1022h Reset: _instNBIF2_nbio[1:0]_aliasSMN: Fixed,1022h
15:0	STRAP_SUBSYS_ID_DN_DEV0. Read-write. Set SUBSYSTEM_ID of Downstream Port. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 14A4h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 14C4h

**NBIO0NBIFRCCSTRAP0x00000008...NBIO1NBIFRCCSTRAP2x00000008
(NBIFMM::RCC_DEV0_PORT_STRAP2)**

Read-write. Reset: 1C63_E009h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000008; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000008; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:29	STRAP_L1_EXIT_LATENCY_DEV0. Read-write. Reset: 0h. Set DEVICE_CAP.L1_EXIT_LATENCY.
28:26	STRAP_L1_ACCEPTABLE_LATENCY_DEV0. Read-write. Reset: 7h. Set DEVICE_CAP.L1_ACCEPTABLE_LATENCY.
25:23	STRAP_L0S_EXIT_LATENCY_DEV0. Read-write. Reset: 0h. Set DEVICE_CAP.L0S_EXIT_LATENCY.
22:20	STRAP_L0S_ACCEPTABLE_LATENCY_DEV0. Read-write. Reset: 6h. Set DEVICE_CAP.L0S_ACCEPTABLE_LATENCY.
19:18	Reserved.
17	STRAP_GEN4_COMPLIANCE_DEV0. Read-write. Reset: 1. Enable PCIE Gen4 config feature.
16	STRAP_GEN3_COMPLIANCE_DEV0. Read-write. Reset: 1. Enable PCIE Gen3 config feature.
15	STRAP_GEN2_EN_DEV0. Read-write. Reset: 1. Enable GEN2 support.
14	STRAP_GEN2_COMPLIANCE_DEV0. Read-write. Reset: 1. Enable PCIE Gen2 config feature.
13	STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV0. Read-write. Reset: 1. Enable Poisoned Error log as Advisory NonFatal Error type in Downstream Port.
12	STRAP_FIRST_RCVD_ERR_LOG_DN_DEV0. Read-write. Reset: 0. Define Header Logging Mode for first error. 0 -- First detected error logging; 1-- first received error logging.
11:9	STRAP_EXT_VC_COUNT_DN_DEV0. Read-write. Reset: 0h. obsolete, to be deleted.
8	STRAP_EXTENDED_TAG_ECN_EN_DEV0. Read-write. Reset: 0. Enable extended tag.
7	STRAP_EXTENDED_FMT_SUPPORTED_DEV0. Read-write. Reset: 0. Enable fmt[2] support.
6	STRAP_ERR_REPORTING_DIS_DEV0. Read-write. Reset: 0. Disable AER error reporting.
5	STRAP_ECRC_GEN_EN_DEV0. Read-write. Reset: 0. Enable ECRC generation.
4	STRAP_ECRC_CHECK_EN_DEV0. Read-write. Reset: 0. Enable ECRC check.
3	STRAP_ECN1P1_EN_DEV0. Read-write. Reset: 1. Enable PCIE ECN1.1 version support.
2	STRAP_E2E_PREFIX_EN_DEV0. Read-write. Reset: 0. Enable E2E Prefix support.
1	STRAP_DSN_EN_DN_DEV0. Read-write. Reset: 0. Enable DSN capability in Downstream Port.
0	STRAP_DE_EMPHASIS_SEL_DN_DEV0. Read-write. Reset: 1. Set LINK_CNTL2.SELECTABLE_DE_EMPHASIS.

**NBIO0NBIFRCCSTRAP0x0000000C...NBIO1NBIFRCCSTRAP2x0000000C
(NBIFMM::RCC_DEV0_PORT_STRAP3)**

Read-write. Reset: 1FFF_F849h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x0000000C; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x0000000C; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31	STRAP_PMC_DSI_DN_DEV0. Read-write. Reset: 0. Set PMC .DSI for downstream port function.
30	Reserved.
29	STRAP_ATOMIC_EN_DN_DEV0. Read-write. Reset: 0. Enable 32bit AtomicOP Completer in downstream port.
28:27	STRAP_PM_SUPPORT_DN_DEV0. Read-write. Reset: 3h. Set LINK_CAP.ASPM_SUPPORT in downstream port.
26:25	STRAP_PM_SUPPORT_DEV0. Read-write. Reset: 3h. Set LINK_CAP.ASPM_SUPPORT in EP function.
24:21	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV0. Read-write. Reset: Fh. Set LANE_EQ_CNTL.UPSTREAM_TX_PRESET in downstream port.
20:18	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV0. Read-write. Reset: 7h. Set LANE_EQ_CNTL.UPSTREAM_RX_PRESET_HINT in downstream port.
17:14	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV0. Read-write. Reset: Fh. Set LANE_EQ_CNTL.DOWNSTREAM_TX_PRESET in downstream port.
13:11	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV0. Read-write. Reset: 7h. Set LANE_EQ_CNTL.DOWNSTREAM_RX_PRESET_HINT in downstream port.
10:9	STRAP_OBFF_SUPPORTED_DEV0. Read-write. Reset: 0h. Set DEVICE_CAP2.OBFF_SUPPORTED.
8	STRAP_NO_SOFT_RESET_DN_DEV0. Read-write. Reset: 0. Set PMCSR.NO_SOFT_RESET for downstream port.
7	STRAP_MSTCPL_TIMEOUT_EN_DEV0. Read-write. Reset: 0. Enable master completion timeout.
6	STRAP_MSI_EN_DN_DEV0. Read-write. Reset: 1. Enable MSI capability in downstream port.
5:3	STRAP_MAX_PAYLOAD_SUPPORT_DEV0. Read-write. Reset: 1h. Set MAX_PAYLOAD_SIZE in EP function.
2	STRAP_LTR_EN_DN_DEV0. Read-write. Reset: 0. Enable LTR support in downstream port.
1	STRAP_LTR_EN_DEV0. Read-write. Reset: 0. Enable LTR support in EP function.
0	STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV0. Read-write. Reset: 1. Enable link bandwidth notification capability in downstream port.

**NBIO0NBIFRCCSTRAP0x00000010...NBIO1NBIFRCCSTRAP2x00000010
(NBIFMM::RCC_DEV0_PORT_STRAP4)**

Read-write. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000010; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000010; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:24	STRAP_PWR_BUDGET_DATA_8T0_3_DEV0. Read-write. Reset: 00h. PWR_BUDGET_DATA when PWR_BUDGET_SEL=3.
23:16	STRAP_PWR_BUDGET_DATA_8T0_2_DEV0. Read-write. Reset: 00h. PWR_BUDGET_DATA when PWR_BUDGET_SEL=2.
15:8	STRAP_PWR_BUDGET_DATA_8T0_1_DEV0. Read-write. Reset: 00h. PWR_BUDGET_DATA when PWR_BUDGET_SEL=1.
7:0	STRAP_PWR_BUDGET_DATA_8T0_0_DEV0. Read-write. Reset: 00h. PWR_BUDGET_DATA when PWR_BUDGET_SEL=0.

**NBIO0NBIFRCCSTRAP0x00000014...NBIO1NBIFRCCSTRAP2x00000014
(NBIFMM::RCC_DEV0_PORT_STRAP5)**

Read-write.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000014; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000014; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31	STRAP_SSID_EN_DEV0. Read-write. Reset: 1. Enable SSID Capability for downstream port.
30	Reserved.
29	STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV0. Read-write. Enable Direct Translated P2P in ACS capability for downstream port. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0 Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
28	STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV0. Read-write. Reset: 0.
27	STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV0. Read-write. Enable Upstream Forwarding in ACS capability for downstream port. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0 Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
26	STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV0. Read-write. Enable P2P Completion Redirect in ACS capability for downstream port. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0 Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
25	STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV0. Read-write. Enable P2P Request Redirect in ACS capability for downstream port. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0 Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
24	STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV0. Read-write. Reset: 1. Enable Translation Blocking in ACS capability for downstream port.
23	STRAP_ACS_SOURCE_VALIDATION_DN_DEV0. Read-write. Reset: 1. Enable Source Validation in ACS capability for downstream port.
22	STRAP_LOCAL_DLF_SUPPORTED_DEV0. Read-write. Reset: 0. Indicate that this Port supports the Scaled Flow Control Feature.
21	STRAP_TwoVC_EN_DN_DEV0. Read-write. Reset: 0. Enable Second VC in Downstream Port.
20	STRAP_TwoVC_EN_DEV0. Read-write. Reset: 0. Enable Second VC in EP function.
19	STRAP_VC_EN_DN_DEV0. Read-write. Reset: 0. Enable VC capability in Downstream Port.
18	STRAP_ATOMIC_ROUTING_EN_DEV0. Read-write. Reset: 0. Enable AtomicOp Routing support in Downstream Port.
17	STRAP_ATOMIC_64BIT_EN_DN_DEV0. Read-write. Reset: 0. Enable 64bit AtomicOP Completer in downstream port.
16	STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV0. Read-write. Reset: 0. Set PWR_BUDGET_CAP.SYSTEM_ALLOCATED.
15:8	STRAP_PWR_BUDGET_DATA_8T0_5_DEV0. Read-write. Reset: 00h. PWR_BUDGET_DATA when PWR_BUDGET_SEL=5.
7:0	STRAP_PWR_BUDGET_DATA_8T0_4_DEV0. Read-write. Reset: 00h. PWR_BUDGET_DATA when PWR_BUDGET_SEL=4.

**NBIO0NBIFRCCSTRAP0x00000018...NBIO1NBIFRCCSTRAP2x00000018
(NBIFMM::RCC_DEV0_PORT_STRAP6)**

Read-write.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000018; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000018; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:28	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0. Read-write. Reset: Fh. ROM Override EFUSE type strap register for LANE*_EQUALIZATION_CNTL_32GT.LANE*_USP_32GT_TX_PRESET for both Downstream Port and EP.
27:24	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0. Read-write. Reset: Fh. ROM Override EFUSE type strap register for LANE*_EQUALIZATION_CNTL_32GT.LANE*_DSP_32GT_TX_PRESET for Downstream Port.
23:21	STRAP_TARGET_LINK_SPEED_DEV0. Read-write. Reset: 4h. Set as default value of LINK_CNTL2.TARGET_LINK_SPEED. 000 : GEN1, 001 : GEN2, 010 : GEN3, 011 : GEN4, 100 : GEN5.
20	STRAP_GEN5_COMPLIANCE_DEV0. Read-write. Reset: 1. Enable PCIE Gen5 config feature.
19	STRAP_NO_COMMAND_COMPLETED_SUPPORTED_DEV0. Read-write. Reset: 0. Strap register for SLOT_CAP.NO_COMMAND_COMPLETED_SUPPORTED of downstream port.
18	STRAP_MSI_EXT_MSG_DATA_CAP_DN_DEV0. Read-write. Reset: 0. Strap register for MSI_MSG_CNTL.MSI_EXT_MSG_DATA_CAP of downstream port.
17:16	STRAP_TPH_CPLR_SUPPORTED_DN_DEV0. Read-write. Reset: 0h. Strap register for DEVICE_CAP2.TPH_COMPLETER_SUPPORTED of downstream port.
15:12	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0. Read-write. Reset: Fh. ROM Override EFUSE type strap register for LANE*_EQUALIZATION_CNTL_16GT.LANE*_USP_16GT_TX_PRESET for both Downstream Port and EP.
11:8	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0. Read-write. Reset: Fh. ROM Override EFUSE type strap register for LANE*_EQUALIZATION_CNTL_16GT.LANE*_DSP_16GT_TX_PRESET for Downstream Port.
7	STRAP_VF_10BIT_TAG_REQUESTER_SUPPORTED_DEV0. Read-write. Reset: 0. ROM Override EFUSE type strap register for SRIOV_CAP.VF_10BIT_TAG_REQUESTER_SUPPORTED.
6	STRAP_10BIT_TAG_REQUESTER_SUPPORTED_DEV0. Read-write. Reset: 0. ROM Override EFUSE type strap register for DEVICE_CAP2.10BIT_TAG_REQUESTER_SUPPORTED.
5	STRAP_10BIT_TAG_COMPLETER_SUPPORTED_DEV0. Read-write. Reset: 0. ROM Override EFUSE type strap register for DEVICE_CAP2.10BIT_TAG_COMPLETER_SUPPORTED.
4	STRAP_RTM2_PRESENCE_DET_SUPPORT_DEV0. Read-write. Reset: 0. ROM Override EFUSE type strap register for LINK_CAP2.RTM2_PRESENCE_DET_SUPPORT of both down stream port and EP.
3	STRAP_RTM1_PRESENCE_DET_SUPPORT_DEV0. Read-write. Reset: 0. ROM Override EFUSE type strap register for LINK_CAP2.RTM1_PRESENCE_DET_SUPPORT of both down stream port and EP.
2	STRAP_INTERNAL_ERR_EN_DEV0. Read-write. Reset: 0. Enable error reporting for internal error.
1	STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV0. Read-write. Reset: 0. 0:Disable SMN error response status for Downstream Port# being masked to SC. 1:Enable SMN error response status for Downstream Port# being masked to SC.
0	STRAP_CFG_CRS_EN_DEV0. Read-write. Enable CRS return for CFG transaction during initialization period. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0 Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1

**NBIO0NBIFRCCSTRAP0x0000001C...NBIO1NBIFRCCSTRAP2x0000001C
(NBIFMM::RCC_DEV0_PORT_STRAP7)**

Read-write. Reset: 0000_1000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x0000001C; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x0000001C; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:29	STRAP_DN_FUNCID_DEV0. Read-write. Reset: 0h. Set Function ID for Downstream Port.
28:24	STRAP_DN_DEVNUM_DEV0. Read-write. Reset: 00h. Set Device Number for Downstream Port.
23:16	STRAP_RP_BUSNUM_DEV0. Read-write. Reset: 00h. Set BusNumber for RootPort.
15:12	STRAP_MINOR_REV_ID_DN_DEV0. Read-write. Reset: 1h. Set MINOR_REV_ID for both Downstream Port.
11:8	STRAP_MAJOR_REV_ID_DN_DEV0. Read-write. Reset: 0h. Set MAJOR_REV_ID for both Downstream Port.
7:0	STRAP_PORT_NUMBER_DEV0. Read-write. Reset: 00h. Set LINK_CAP.PortNumber for both Downstream Port and EP function.

**NBIO0NBIFRCCSTRAP0x00000020...NBIO1NBIFRCCSTRAP2x00000020
(NBIFMM::RCC_DEV0_PORT_STRAP8)**

Read-write. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000020; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000020; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:24	STRAP_PWR_BUDGET_DATA_8T0_9_DEV0. Read-write. Reset: 00h. PWR_BUDGET_DATA when PWR_BUDGET_SEL=9.
23:16	STRAP_PWR_BUDGET_DATA_8T0_8_DEV0. Read-write. Reset: 00h. PWR_BUDGET_DATA when PWR_BUDGET_SEL=8.
15:8	STRAP_PWR_BUDGET_DATA_8T0_7_DEV0. Read-write. Reset: 00h. PWR_BUDGET_DATA when PWR_BUDGET_SEL=7.
7:0	STRAP_PWR_BUDGET_DATA_8T0_6_DEV0. Read-write. Reset: 00h. PWR_BUDGET_DATA when PWR_BUDGET_SEL=6.

**NBIO0NBIFRCCSTRAP0x00000024...NBIO1NBIFRCCSTRAP2x00000024
(NBIFMM::RCC_DEV0_PORT_STRAP9)**

Read-write.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000024; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000024; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:16	STRAP_VENDOR_ID_DN_DEV0. Read-write. Set VENDOR_ID for downstream port function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1022h Reset: _inst[NBIF2_nbio[1:0]_aliasSMN: Fixed,1022h
15:8	STRAP_PWR_BUDGET_DATA_8T0_b_DEV0. Read-write. Reset: 00h. PWR_BUDGET_DATA when PWR_BUDGET_SEL=b.
7:0	STRAP_PWR_BUDGET_DATA_8T0_a_DEV0. Read-write. Reset: 00h. PWR_BUDGET_DATA when PWR_BUDGET_SEL=a.

**NBIO0NBIFRCCSTRAP0x00000028...NBIO1NBIFRCCSTRAP2x00000028
(NBIFMM::RCC_DEV0_PORT_STRAP10)**

Read-write. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000028; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000028; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:19	Reserved.
18:6	STRAP_MODIFIED_TS_INFOR1_DEV0. Read-write. Reset: 0000h. Transmitter/Received Modified TS Information 1
5	STRAP_TRANSMITTER_PRECODE_REQUEST_DEV0. Read-write. Reset: 0. Transmitter Precode Request
4	STRAP_TRANSMITTER_PRECODEING_ON_DEV0. Read-write. Reset: 0. Transmitter Precoding On
3	STRAP_MODIFID_TS_USAGE_MODE2_SUPPORTED_DEV0. Read-write. Reset: 0. Modified TS Usage Mode 1 Supported - Training Set Message
2	STRAP_MODIFID_TS_USAGE_MODE1_SUPPORTED_DEV0. Read-write. Reset: 0. Modified TS Usage Mode 1 Supported - Training Set Message
1	STRAP_NO_EQ_NEED_SUPPORTED_DN_DEV0. Read-write. Reset: 0. No Equalization needed Supported for downstream port
0	STRAP_NO_EQ_NEED_SUPPORTED_DEV0. Read-write. Reset: 0. No Equalization needed Supported

**NBIO0NBIFRCCSTRAP0x0000002C...NBIO1NBIFRCCSTRAP2x0000002C
(NBIFMM::RCC_DEV0_PORT_STRAP11)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x0000002C; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x0000002C; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31	Reserved.
30	STRAP_SDPVW_REG_UPDATE_EN_DEV0. 0=disable SDP vwire update to shadow regs.1 = enable SDP vwire update to shadow regs. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0
29	STRAP_RTR_EN_DN_DEV0. Read-write. Reset: 0. Enable Readiness Time Reporting .
28	STRAP_RTR_VALID_DN_DEV0. Read-write. Reset: 0. Readiness Time Reporting 1 Register : Valid time for VF.
27:16	STRAP_RTR_RESET_TIME_DN_DEV0. Read-write. Reset: A1Eh. Readiness Time Reporting 1 Register : reset time for VF.
15:0	STRAP_MODIFIED_TS_VENDOR_ID_DEV0. Read-write. Reset: 0000h. Transmitter/Received Modified TS VendorID

**NBIO0NBIFRCCSTRAP0x00000030...NBIO1NBIFRCCSTRAP2x00000030
(NBIFMM::RCC_DEV0_PORT_STRAP12)**

Read-write. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000030; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000030; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:24	Reserved.
23:0	STRAP_MODIFIED_TS_INFOR2_DEV0. Read-write. Reset: 00_0000h. Transmitter/Received Modified TS Information 2

**NBIO0NBIFRCCSTRAP0x00000034...NBIO1NBIFRCCSTRAP2x00000034
(NBIFMM::RCC_DEV0_PORT_STRAP13)**

Read-write. Reset: 80A0_0001h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000034; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000034; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:20	STRAP_RTR_D3HOTD0_TIME_DN_DEV0. Read-write. Reset: 80Ah. Readiness Time Reporting 2 Register : D3hot to D0 time for VF.
19:9	STRAP_ALTERNATE_PROTOCOL_DETAILS_DEV0. Read-write. Reset: 000h. Alternate Protocol Selective Enable Supported
8	STRAP_ALTERNATE_PROTOCOL_SELECTIVE_ENABLE_SUPPORTED_DEV0. Read-write. Reset: 0. Alternate Protocol Selective Enable Supported
7:0	STRAP_ALTERNATE_PROTOCOL_COUNT_DEV0. Read-write. Reset: 01h. Alternate Protocol Count

**NBIO0NBIFRCCSTRAP0x00000038...NBIO1NBIFRCCSTRAP2x00000038
(NBIFMM::RCC_DEV0_PORT_STRAP14)**

Read-write. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000038; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000038; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:4	Reserved.
3	STRAP_ERR_COR_SUBCLASS_CAPABLE_DEV0. Read-write. Reset: 0. Indicates if the function supports the ERR_COR Subclass field in ERR_COR messages.
2	STRAP_COMMAND_COMPLETED_DEV0. Read-write. Reset: 0. If Command Completed notification is supported, indicates if the Hot-Plug Controller completes an issued command.
1	STRAP_ACS_ENH_CAPABILITY_DN_DEV0. Read-write. Reset: 0. Indicates that the component implements ACS Enhanced Capability.
0	STRAP_CTO_LOGGING_SUPPORT_DEV0. Read-write. Reset: 0. The loadable for cfg space reg NO_COMMAND_COMPLETED_SUPPORTED.

**NBIO0NBIFRCCSTRAP0x00000200...NBIO1NBIFRCCSTRAP2x00000200
(NBIFMM::RCC_DEV1_PORT_STRAP0)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000200; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000200; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31	STRAP_EPF0_DUMMY_EN_DEV1. Configure EPF0 as Dummy F0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30:28	STRAP_MAX_LINK_WIDTH_SUPPORT_DEV1. Set MAX_LINK_WIDTH for nBIF Virtual Link 0 -- x1 1-- x2 2 -- x4 3 -- x8 4 -- x12 5 -- x16 6 -- x32 7 -- reserved. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 5h
27:25	STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV1. Set MAX_PAYLOAD_SIZE in Downstream Port function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h
24	STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV1. Ignore UR caused by E2E Prefix for Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:20	Reserved.
19	STRAP_CPL_ABORT_ERR_EN_DN_DEV1. Enable CA error in AER capability in Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
18	STRAP_AER_EN_DN_DEV1. Enable AER capability in Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
17	STRAP_ACS_EN_DN_DEV1. Enable ACS capability in Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_ARI_EN_DN_DEV1. Enable ARI forwarding in Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
15:0	STRAP_DEVICE_ID_DN_DEV1. Set DEVICE_ID of Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 14A4h

**NBIO0NBIFRCCSTRAP0x00000204...NBIO1NBIFRCCSTRAP2x00000204
(NBIFMM::RCC_DEV1_PORT_STRAP1)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000204; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000204; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:16	STRAP_SUBSYS_VEN_ID_DN_DEV1. Set SUBSYSTEM_VENDOR_ID of Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h
15:0	STRAP_SUBSYS_ID_DN_DEV1. Set SUBSYSTEM_ID of Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 14A4h

**NBIO0NBIFRCCSTRAP0x00000208...NBIO1NBIFRCCSTRAP2x00000208
(NBIFMM::RCC_DEV1_PORT_STRAP2)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000208; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000208; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:29	STRAP_L1_EXIT_LATENCY_DEV1. Set DEVICE_CAP.L1_EXIT_LATENCY. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
28:26	STRAP_L1_ACCEPTABLE_LATENCY_DEV1. Set DEVICE_CAP.L1_ACCEPTABLE_LATENCY. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 7h
25:23	STRAP_L0S_EXIT_LATENCY_DEV1. Set DEVICE_CAP.L0S_EXIT_LATENCY. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
22:20	STRAP_L0S_ACCEPTABLE_LATENCY_DEV1. Set DEVICE_CAP.L0S_ACCEPTABLE_LATENCY. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 6h
19:18	Reserved.
17	STRAP_GEN4_COMPLIANCE_DEV1. Enable PCIE Gen4 config feature. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
16	STRAP_GEN3_COMPLIANCE_DEV1. Enable PCIE Gen3 config feature. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
15	STRAP_GEN2_EN_DEV1. Enable GEN2 support. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
14	STRAP_GEN2_COMPLIANCE_DEV1. Enable PCIE Gen2 config feature. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
13	STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV1. Enable Poisoned Error log as Advisory NonFatal Error type in Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
12	STRAP_FIRST_RCVD_ERR_LOG_DN_DEV1. Define Header Logging Mode for first error. 0 -- First detected error logging; 1-- first received error logging. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11:9	STRAP_EXT_VC_COUNT_DN_DEV1. obsolete, to be deleted. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
8	STRAP_EXTENDED_TAG_ECN_EN_DEV1. Enable extended tag. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	STRAP_EXTENDED_FMT_SUPPORTED_DEV1. Enable fmt[2] support. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved

	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
6	STRAP_ERR_REPORTING_DIS_DEV1. Disable AER error reporting.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	STRAP_ECRC_GEN_EN_DEV1. Enable ECRC generation.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
4	STRAP_ECRC_CHECK_EN_DEV1. Enable ECRC check.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	STRAP_ECN1P1_EN_DEV1. Enable PCIE ECN1.1 version support.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
2	STRAP_E2E_PREFIX_EN_DEV1. Enable E2E Prefix support.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
1	STRAP_DSN_EN_DN_DEV1. Enable DSN capability in Downstream Port.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
0	STRAP_DE_EMPHASIS_SEL_DN_DEV1. Set LINK_CNTL2.SELECTABLE_DE_EMPHASIS.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1

**NBIO0NBIFRCCSTRAP0x0000020C...NBIO1NBIFRCCSTRAP2x0000020C
(NBIFMM::RCC_DEV1_PORT_STRAP3)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x0000020C; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x0000020C; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31	STRAP_PMC_DSI_DN_DEV1. Set PMC .DSI for downstream port function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	Reserved.
29	STRAP_ATOMIC_EN_DN_DEV1. Enable 32bit AtomicOP Completer in downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28:27	STRAP_PM_SUPPORT_DN_DEV1. Set LINK_CAP.ASPM_SUPPORT in downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 3h
26:25	STRAP_PM_SUPPORT_DEV1. Set LINK_CAP.ASPM_SUPPORT in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 3h
24:21	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV1. Set LANE_EQ_CNTL.UPSTREAM_TX_PRESET in downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: Fh
20:18	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV1. Set LANE_EQ_CNTL.UPSTREAM_RX_PRESET_HINT in downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 7h
17:14	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV1. Set LANE_EQ_CNTL.DOWNSTREAM_TX_PRESET in downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: Fh
13:11	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV1. Set LANE_EQ_CNTL.DOWNSTREAM_RX_PRESET_HINT in downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 7h
10:9	STRAP_OBFF_SUPPORTED_DEV1. Set DEVICE_CAP2.OBFF_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
8	STRAP_NO_SOFT_RESET_DN_DEV1. Set PMCSR.NO_SOFT_RESET for downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	STRAP_MSTCPL_TIMEOUT_EN_DEV1. Enable master completion timeout. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
6	STRAP_MSI_EN_DN_DEV1. Enable MSI capability in downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1

5:3	STRAP_MAX_PAYLOAD_SUPPORT_DEV1. Set MAX_PAYLOAD_SIZE in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h
2	STRAP_LTR_EN_DN_DEV1. Enable LTR support in downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
1	STRAP_LTR_EN_DEV1. Enable LTR support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
0	STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV1. Enable link bandwidth notification capability in downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1

NBIO0NBIFRCCSTRAP0x00000210...NBIO1NBIFRCCSTRAP2x00000210 (NBIFMM::RCC_DEV1_PORT_STRAP4)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000210; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000210; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:24	STRAP_PWR_BUDGET_DATA_8T0_3_DEV1. PWR_BUDGET_DATA when PWR_BUDGET_SEL=3. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
23:16	STRAP_PWR_BUDGET_DATA_8T0_2_DEV1. PWR_BUDGET_DATA when PWR_BUDGET_SEL=2. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
15:8	STRAP_PWR_BUDGET_DATA_8T0_1_DEV1. PWR_BUDGET_DATA when PWR_BUDGET_SEL=1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
7:0	STRAP_PWR_BUDGET_DATA_8T0_0_DEV1. PWR_BUDGET_DATA when PWR_BUDGET_SEL=0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h

**NBIO0NBIFRCCSTRAP0x00000214...NBIO1NBIFRCCSTRAP2x00000214
(NBIFMM::RCC_DEV1_PORT_STRAP5)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000214; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000214; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31	STRAP_SSID_EN_DEV1. Enable SSID Capability for downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
30	Reserved.
29	STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV1. Enable Direct Translated P2P in ACS capability for downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27	STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV1. Enable Upstream Forwarding in ACS capability for downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
26	STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV1. Enable P2P Completion Redirect in ACS capability for downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
25	STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV1. Enable P2P Request Redirect in ACS capability for downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
24	STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV1. Enable Translation Blocking in ACS capability for downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
23	STRAP_ACS_SOURCE_VALIDATION_DN_DEV1. Enable Source Validation in ACS capability for downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
22	STRAP_LOCAL_DLF_SUPPORTED_DEV1. Indicate that this Port supports the Scaled Flow Control Feature. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
21	STRAP_TwoVC_EN_DN_DEV1. Enable Second VC in Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_TwoVC_EN_DEV1. Enable Second VC in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19	STRAP_VC_EN_DN_DEV1. Enable VC capability in Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write

	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
18	STRAP_ATOMIC_ROUTING_EN_DEV1. Enable AtomicOp Routing support in Downstream Port.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
17	STRAP_ATOMIC_64BIT_EN_DN_DEV1. Enable 64bit AtomicOP Completer in downstream port.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV1. Set PWR_BUDGET_CAP.SYSTEM_ALLOCATED.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
15:8	STRAP_PWR_BUDGET_DATA_8T0_5_DEV1. PWR_BUDGET_DATA when PWR_BUDGET_SEL=5.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
7:0	STRAP_PWR_BUDGET_DATA_8T0_4_DEV1. PWR_BUDGET_DATA when PWR_BUDGET_SEL=4.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h

**NBIO0NBIFRCCSTRAP0x00000218...NBIO1NBIFRCCSTRAP2x00000218
(NBIFMM::RCC_DEV1_PORT_STRAP6)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000218; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000218; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:28	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV1. ROM Override EFUSE type strap register for LANE*_EQUALIZATION_CNTL_32GT.LANE*_USP_32GT_TX_PRESET for both Downstream Port and EP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: Fh
27:24	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV1. ROM Override EFUSE type strap register for LANE*_EQUALIZATION_CNTL_32GT.LANE*_DSP_32GT_TX_PRESET for Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: Fh
23:21	STRAP_TARGET_LINK_SPEED_DEV1. Set as default value of LINK_CNTL2.TARGET_LINK_SPEED. 000 : GEN1, 001 : GEN2, 010 : GEN3, 011 : GEN4, 100 : GEN5. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 4h
20	STRAP_GEN5_COMPLIANCE_DEV1. Enable PCIe Gen5 config feature. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
19	STRAP_NO_COMMAND_COMPLETED_SUPPORTED_DEV1. Strap register for SLOT_CAP.NO_COMMAND_COMPLETED_SUPPORTED of downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
18	STRAP_MSI_EXT_MSG_DATA_CAP_DN_DEV1. Strap register for MSI_MSG_CNTL.MSI_EXT_MSG_DATA_CAP of downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
17:16	STRAP_TPH_CPLR_SUPPORTED_DN_DEV1. Strap register for DEVICE_CAP2.TPH_COMPLETER_SUPPORTED of downstream port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
15:12	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV1. ROM Override EFUSE type strap register for LANE*_EQUALIZATION_CNTL_16GT.LANE*_USP_16GT_TX_PRESET for both Downstream Port and EP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: Fh
11:8	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV1. ROM Override EFUSE type strap register for LANE*_EQUALIZATION_CNTL_16GT.LANE*_DSP_16GT_TX_PRESET for Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: Fh
7	STRAP_VF_10BIT_TAG_REQUESTER_SUPPORTED_DEV1. ROM Override EFUSE type strap register for SRIOV_CAP.VF_10BIT_TAG_REQUESTER_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0

6	STRAP_10BIT_TAG_REQUESTER_SUPPORTED_DEV1. ROM Override EFUSE type strap register for DEVICE_CAP2.10BIT_TAG_REQUESTER_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	STRAP_10BIT_TAG_COMPLETER_SUPPORTED_DEV1. ROM Override EFUSE type strap register for DEVICE_CAP2.10BIT_TAG_COMPLETER_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
4	STRAP_RTM2_PRESENCE_DET_SUPPORT_DEV1. ROM Override EFUSE type strap register for LINK_CAP2.RTM2_PRESENCE_DET_SUPPORT of both down stream port and EP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	STRAP_RTM1_PRESENCE_DET_SUPPORT_DEV1. ROM Override EFUSE type strap register for LINK_CAP2.RTM1_PRESENCE_DET_SUPPORT of both down stream port and EP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
2	STRAP_INTERNAL_ERR_EN_DEV1. Enable error reporting for internal error. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
1	STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV1. 0:Disable SMN error response status for Downstream Port# being masked to SC. 1:Enable SMN error response status for Downstream Port# being masked to SC. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
0	STRAP_CFG_CRS_EN_DEV1. Enable CRS return for CFG transaction during initialization period. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0

**NBIO0NBIFRCCSTRAP0x0000021C...NBIO1NBIFRCCSTRAP2x0000021C
(NBIFMM::RCC_DEV1_PORT_STRAP7)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x0000021C; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x0000021C; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:29	STRAP_DN_FUNCID_DEV1. Set Function ID for Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
28:24	STRAP_DN_DEVNUM_DEV1. Set Device Number for Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
23:16	STRAP_RP_BUSNUM_DEV1. Set BusNumber for RootPort. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
15:12	STRAP_MINOR_REV_ID_DN_DEV1. Set MINOR_REV_ID for both Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h
11:8	STRAP_MAJOR_REV_ID_DN_DEV1. Set MAJOR_REV_ID for both Downstream Port. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
7:0	STRAP_PORT_NUMBER_DEV1. Set LINK_CAP.PortNumber for both Downstream Port and EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h

**NBIO0NBIFRCCSTRAP0x00000220...NBIO1NBIFRCCSTRAP2x00000220
(NBIFMM::RCC_DEV1_PORT_STRAP8)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000220; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000220; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:24	STRAP_PWR_BUDGET_DATA_8T0_9_DEV1. PWR_BUDGET_DATA when PWR_BUDGET_SEL=9. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
23:16	STRAP_PWR_BUDGET_DATA_8T0_8_DEV1. PWR_BUDGET_DATA when PWR_BUDGET_SEL=8. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
15:8	STRAP_PWR_BUDGET_DATA_8T0_7_DEV1. PWR_BUDGET_DATA when PWR_BUDGET_SEL=7. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
7:0	STRAP_PWR_BUDGET_DATA_8T0_6_DEV1. PWR_BUDGET_DATA when PWR_BUDGET_SEL=6. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h

**NBIO0NBIFRCCSTRAP0x00000224...NBIO1NBIFRCCSTRAP2x00000224
(NBIFMM::RCC_DEV1_PORT_STRAP9)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000224; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000224; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:16	STRAP_VENDOR_ID_DN_DEV1. Set VENDOR_ID for downstream port function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h
15:8	STRAP_PWR_BUDGET_DATA_8T0_b_DEV1. PWR_BUDGET_DATA when PWR_BUDGET_SEL=b. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
7:0	STRAP_PWR_BUDGET_DATA_8T0_a_DEV1. PWR_BUDGET_DATA when PWR_BUDGET_SEL=a. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h

**NBIO0NBIFRCCSTRAP0x00000228...NBIO1NBIFRCCSTRAP2x00000228
(NBIFMM::RCC_DEV1_PORT_STRAP10)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000228; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000228; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:19	Reserved.
18:6	STRAP_MODIFIED_TS_INFOR1_DEV1. Transmitter/Received Modified TS Information 1 AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0000h
5	STRAP_TRANSMITTER_PRECODE_REQUEST_DEV1. Transmitter Precode Request AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
4	STRAP_TRANSMITTER_PRECODEING_ON_DEV1. Transmitter Precoding On AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	STRAP_MODIFID_TS_USAGE_MODE2_SUPPORTED_DEV1. Modified TS Usage Mode 1 Supported - Training Set Message AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
2	STRAP_MODIFID_TS_USAGE_MODE1_SUPPORTED_DEV1. Modified TS Usage Mode 1 Supported - Training Set Message AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
1	STRAP_NO_EQ_NEED_SUPPORTED_DN_DEV1. No Equalization needed Supported for downstream port AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
0	STRAP_NO_EQ_NEED_SUPPORTED_DEV1. No Equalization needed Supported AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0

**NBIO0NBIFRCCSTRAP0x0000022C...NBIO1NBIFRCCSTRAP2x0000022C
(NBIFMM::RCC_DEV1_PORT_STRAP11)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x0000022C; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x0000022C; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:30	Reserved.
29	STRAP_RTR_EN_DN_DEV1. Enable Readiness Time Reporting . AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_RTR_VALID_DN_DEV1. Readiness Time Reporting 1 Register : Valid time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27:16	STRAP_RTR_RESET_TIME_DN_DEV1. Readiness Time Reporting 1 Register : reset time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh
15:0	STRAP_MODIFIED_TS_VENDOR_ID_DEV1. Transmitter/Received Modified TS VendorID AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0000h

**NBIO0NBIFRCCSTRAP0x00000230...NBIO1NBIFRCCSTRAP2x00000230
(NBIFMM::RCC_DEV1_PORT_STRAP12)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000230; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000230; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:24	Reserved.
23:0	STRAP_MODIFIED_TS INFOR2_DEV1. Transmitter/Received Modified TS Information 2 AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00_0000h

**NBIO0NBIFRCCSTRAP0x00000234...NBIO1NBIFRCCSTRAP2x00000234
(NBIFMM::RCC_DEV1_PORT_STRAP13)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000234; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000234; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:20	STRAP_RTR_D3HOTD0_TIME_DN_DEV1. Readiness Time Reporting 2 Register : D3hot to D0 time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah
19:9	STRAP_ALTERNATE_PROTOCOL_DETAILS_DEV1. Alternate Protocol Selective Enable Supported AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 000h
8	STRAP_ALTERNATE_PROTOCOL_SELECTIVE_ENABLE_SUPPORTED_DEV1. Alternate Protocol Selective Enable Supported AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7:0	STRAP_ALTERNATE_PROTOCOL_COUNT_DEV1. Alternate Protocol Count AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 01h

**NBIO0NBIFRCCSTRAP0x00000238...NBIO1NBIFRCCSTRAP2x00000238
(NBIFMM::RCC_DEV1_PORT_STRAP14)**

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000238; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000238; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:4	Reserved.
3	STRAP_ERR_COR_SUBCLASS_CAPABLE_DEV1. Indicates if the function supports the ERR_COR Subclass field in ERR_COR messages. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
2	STRAP_COMMAND_COMPLETED_DEV1. If Command Completed notification is supported, indicates if the Hot-Plug Controller completes an issued command. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
1	STRAP_ACS_ENH_CAPABILITY_DN_DEV1. Indicates that the component implements ACS Enhanced Capability. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
0	STRAP_CTO_LOGGING_SUPPORT_DEV1. The loadable for cfg space reg NO_COMMAND_COMPLETED_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0

**NBIO0NBIFRCCSTRAP0x00000400...NBIO1NBIFRCCSTRAP2x00000400
(NBIFMM::RCC_DEV2_PORT_STRAP0)**

Reset: 0000_0000h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000400; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000400; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:0	Reserved.

**NBIO0NBIFRCCSTRAP0x00000404...NBIO1NBIFRCCSTRAP2x00000404
(NBIFMM::RCC_DEV2_PORT_STRAP1)**

Reset: 0000_0000h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000404; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000404; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:0	Reserved.

**NBIO0NBIFRCCSTRAP0x00000408...NBIO1NBIFRCCSTRAP2x00000408
(NBIFMM::RCC_DEV2_PORT_STRAP2)**

Reset: 0000_0000h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000408; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000408; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:0	Reserved.

**NBIO0NBIFRCCSTRAP0x0000040C...NBIO1NBIFRCCSTRAP2x0000040C
(NBIFMM::RCC_DEV2_PORT_STRAP3)**

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x0000040C; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x0000040C; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description

31:0 Reserved.

**NBIO0NBIFRCCSTRAP0x00000410...NBIO1NBIFRCCSTRAP2x00000410
(NBIFMM::RCC_DEV2_PORT_STRAP4)**

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000410; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000410; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description

31:0 Reserved.

**NBIO0NBIFRCCSTRAP0x00000414...NBIO1NBIFRCCSTRAP2x00000414
(NBIFMM::RCC_DEV2_PORT_STRAP5)**

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000414; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000414; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description

31:0 Reserved.

**NBIO0NBIFRCCSTRAP0x00000418...NBIO1NBIFRCCSTRAP2x00000418
(NBIFMM::RCC_DEV2_PORT_STRAP6)**

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000418; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000418; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description

31:0 Reserved.

**NBIO0NBIFRCCSTRAP0x0000041C...NBIO1NBIFRCCSTRAP2x0000041C
(NBIFMM::RCC_DEV2_PORT_STRAP7)**

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x0000041C; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x0000041C; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description

31:0 Reserved.

**NBIO0NBIFRCCSTRAP0x00000420...NBIO1NBIFRCCSTRAP2x00000420
(NBIFMM::RCC_DEV2_PORT_STRAP8)**

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000420; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000420; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description

31:0 Reserved.

**NBIO0NBIFRCCSTRAP0x00000424...NBIO1NBIFRCCSTRAP2x00000424
(NBIFMM::RCC_DEV2_PORT_STRAP9)**

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000424; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000424; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description

31:0 Reserved.

**NBIO0NBIFRCCSTRAP0x00000428...NBIO1NBIFRCCSTRAP2x00000428
(NBIFMM::RCC_DEV2_PORT_STRAP10)**

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000428; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000428; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description

31:0 Reserved.

**NBIO0NBIFRCCSTRAP0x0000042C...NBIO1NBIFRCCSTRAP2x0000042C
(NBIFMM::RCC_DEV2_PORT_STRAP11)**

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x0000042C; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x0000042C; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description

31:0 Reserved.

**NBIO0NBIFRCCSTRAP0x00000430...NBIO1NBIFRCCSTRAP2x00000430
(NBIFMM::RCC_DEV2_PORT_STRAP12)**

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000430; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000430; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description

31:0 Reserved.

**NBIO0NBIFRCCSTRAP0x00000434...NBIO1NBIFRCCSTRAP2x00000434
(NBIFMM::RCC_DEV2_PORT_STRAP13)**

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000434; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000434; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description

31:0 Reserved.

**NBIO0NBIFRCCSTRAP0x00000438...NBIO1NBIFRCCSTRAP2x00000438
(NBIFMM::RCC_DEV2_PORT_STRAP14)**

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000438; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000438; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits Description

31:0 Reserved.

NBIO0NBIFRCCSTRAP0x00000800...NBIO1NBIFRCCSTRAP2x00000800 (NBIFMM::RCC_BIF_STRAP0)

Read-write. Reset: 0000_0A00h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000800; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000800; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31	STRAP_LINK_DOWN_RESET_EN. Read-write. Reset: 0. Enable reset request for Link Down event.
30	STRAP_BIGAPU_MODE. Read-write. Reset: 0. BigAPU mode selection.0-SWDS+EP, 1-RC+EP
29	STRAP_CFG0_RD_VF_BUSNUM_CHK_EN. Read-write. Reset: 0. Enable BusNumber check for VF on CFG-0 Read transaction.
28	Reserved.
27	STRAP_NO_RO_ENABLED_P2P_PASSING. Read-write. Reset: 0. Set DEVICE_CAP2.NO_RO_ENABLE_P2P_PASSING.
26	STRAP_QUICKSIM_START. Read-write. Reset: 0. QuickSim Mode.
25	STRAP_BIF_KILL_GEN4. Read-write. Reset: 0. GEN4 mode disable.
24	STRAP_GEN3_DIS. Read-write. Reset: 0. Pin strap for GEN3 disable.
23:18	Reserved.
17	STRAP_RX_IGNORE_TC_ERR_DN. Read-write. Reset: 0. Ignore errors for TLPs violating TC/VC mapping in Downstream Port.
16	STRAP_RX_IGNORE_TC_ERR. Read-write. Reset: 0. Ignore errors for TLPs violating TC/VC mapping in EP.
15	STRAP_RX_IGNORE_SHORTPREFIX_ERR_DN. Read-write. Reset: 0. Ignore errors for TLPs with Local Prefix.
14	STRAP_RX_IGNORE_MAX_PAYLOAD_ERR. Read-write. Reset: 0. Ignore errors for TLPs violating Max Payload size.
13	STRAP_RX_IGNORE_MSG_ERR. Read-write. Reset: 0. Ignore errors for TLPs with malformed message requests.
12	STRAP_RX_IGNORE_EP_ERR. Read-write. Reset: 0. Ignore errors for TLPs with poisoned data.
11	STRAP_PME_SUPPORT_COMPLIANCE_EN. Read-write. Reset: 1. Indicates the power states in which the device may generate a PME.
10	STRAP_NBIF_IGNORE_ERR_INFLR. Read-write. Reset: 0. Ignore EP error when FLR is in progress.
9	STRAP_MSI_FIRST_BE_FULL_PAYLOAD_EN. Read-write. Reset: 1. Enable 1BE = 1111 default is 1BE = 0011 for MSI.
8	STRAP_BIF_KILL_GEN3. Read-write. Reset: 0. GEN3 mode disable.
7	STRAP_PX_CAPABLE. Read-write. Reset: 0. BACO mode enable.
6	STRAP_BIOS_ROM_EN_PIN. Read-write. Reset: 0. Pin strap for ROM enable.
5:3	Reserved.
2	STRAP_VGA_DIS_PIN. Read-write. Reset: 0. Pin strap for VGA Disable.
1	Reserved.
0	STRAP_GEN4_DIS_PIN. Read-write. Reset: 0. Pin strap for GEN4 disable.

NBIO0NBIFRCCSTRAP0x00000804...NBIO1NBIFRCCSTRAP2x00000804 (NBIFMM::RCC_BIF_STRAP1)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000804; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000804; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31	STRAP_AP_EN_DN. Read-write. Reset: 0. Enable Alternate Protocol in down stream port.
30	STRAP_AP_EN. Read-write. Reset: 0. Enable Alternate Protocol in EP function.
29	STRAP_DLF_EN_EP. Read-write. Reset: 0. Enable Data Link Feature for EP.
28:27	STRAP_GSI_SMN_POSTWR_MULTI_EN. Read-write. Reset: 1h. 00: not support outstanding, 01: 2 outstanding, 10: 3 outstanding, 11: reserved.
26:24	Reserved.
23	STRAP_BIF_SLOT_POWER_SUPPORT_EN. Read-write. Reset: 0. Enable feature for slot_power_limit and slot_power_value (only usable for SW-DS+EP configuraion).
22	STRAP_BIF_PSN_UR_RPT_EN. Read-write. Reset: 1. Enable UR Aer log for poisoned TLP.
21	STRAP_MARGIN_EN. Read-write. Reset: 0. Enable Margining.
20	STRAP_PHY_16GT_EN. Read-write. Reset: 0. Enable PHY 16GT.
19	STRAP_DLF_EN. Read-write. Reset: 0. Enable Data Link Feature.
18	STRAP_BIF_IOV_LKRST_DIS. Read-write. Reset: 0. Disable Link Reset in Virtualization.
17	STRAP_LINK_RST_CFG_ONLY. Read-write. Reset: 0. set to 1 the link reset only reset PCIE config aperture.
16:15	STRAP_SWREV_LSB2. Read-write. Reset: 0h. SW reversion value lsb 2bit to RSMU.
14:13	STRAP_HWREV_LSB2. Read-write. Reset: 0h. HW reversion value lsb 2bit to RSMU.
12	STRAP_SWUS_APER_PREFETCHABLE. prefetchable/non-prefetchable for SW-US BAR . AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0
11:10	STRAP_SWUS_AP_SIZE. aperture size for SW-US aperture (0-16KB, 1-32KB, 2-64KB, 3-128KB). AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0h
9	STRAP_SWUS_64BAR_EN. 64bit- BAR or 32bit BAR for SW-US aperture. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0
8	STRAP_SWUS_APER_EN. Aperture Enable for SW-US BAR . AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
7	STRAP_MARGINING_READY. Read-write. Reset: 0. Indicates when the Margining feature is ready to accept margining commands.
6	STRAP_MARGINING_USES_SOFTWARE. Read-write. Reset: 0. Indicates when this software is initialized.
5	STRAP_IGNORE_E2E_PREFIX_UR_SWUS. Read-write. Reset: 0. Ignore UR caused by E2E Prefix for SW-US.
4	Reserved.
3	STRAP_ECRC_INTERMEDIATE_CHK_EN. Read-write. Reset: 1. Enable ECRC error log when downstream port behaves as intermediate receiver.
2	WRITE_DISABLE. Read-write. Reset: 0. Strap Write Disable.
1	ROMSTRAP_VALID. Read-write. Reset: 0. when rom strap valid it should be config to 1 by RSMU.
0	FUSESTRAP_VALID. Read-write. Reset: 0. when fuse strap valid it should be config to 1 by RSMU.

NBIO0NBIFRCCSTRAP0x00000808...NBIO1NBIFRCCSTRAP2x00000808 (NBIFMM::RCC_BIF_STRAP2)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000808; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000808; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31	STRAP_VLINK_PMETO_LDN_EXIT_BY_LNKRST_DIS. Read-write. Reset: 0. Disable exiting link-down (which is triggered by PME_TO_ACK) by link reset event.
30:25	Reserved.
24	STRAP_PWRBRK_DEGLITCH_BYPASS. Read-write. Reset: 0. Set 1 to bypass the deglitch logic for input from PWRBRK# pad.
23:16	STRAP_PWRBRK_DEGLITCH_CYCLE. Read-write. Reset: 0Ah. Indicate the number cycles for glitch logic could filter(in unit of Cpl_VDDCR_BACO_REFCLK).
15:13	Reserved.
12	STRAP_USB_PD_FUNC_DIS. disable USB/PD function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11:10	Reserved.
9	STRAP_ACS_MSKSEV_EP_HIDE_DIS. Read-write. Reset: 0. Disable hiding Mask/Severity of ACS Violation Error for EP functions.
8	STRAP_GMI_DNS_SDP_CLKREQ_TOGGLE_DIS. Read-write. Reset: 0. Disable deassertion of ClkReq on GMI DNS SDP interface with SION.
7	STRAP_SWUS_SEC_LVL_OVRD_EN. Read-write. Reset: 0. Enalbe SecureLvl override for transaction initiated from PCIE link (with special UnitID).
6	STRAP_SWITCH_LINKDOWN_DROP_DMA. Read-write. Reset: 1. 0-- DONT drop dma trans when Switch device receives linkdown reset; 1-- Drop dma trans when Switch device receives linkdown reset.
5	STRAP_ENDP_LINKDOWN_DROP_DMA. Read-write. Reset: 1. 0-- DONT drop dma trans when EndPoint device receives linkdown reset; 1-- Drop dma trans when EndPoint device receives linkdown reset.
4	STRAP_SUM_IND_ACCESS_DIS. 0-- Enable INDEX/DATA pair access in SWUS MM space; 1-- Disable INDEX/DATA pair access in SWUS MM space. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
3	STRAP_SUC_IND_ACCESS_DIS. 0-- Enable INDEX/DATA pair access in SWUS CFG space; 1-- Disable INDEX/DATA pair access in SWUS CFG space. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
2:1	Reserved.
0	STRAP_PCIESWUS_INDEX_APER_RANGE. Read-write. Reset: 1. Enable aper range check for SWUS CFG cspace indirect access.

NBIO0NBIFRCCSTRAP0x0000080C...NBIO1NBIFRCCSTRAP2x0000080C (NBIFMM::RCC_BIF_STRAP3)

Read-write. Reset: 0000_0000h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x0000080C; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x0000080C; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h	
Bits	Description
31:16	STRAP_VLINK_PM_L1_ENTRY_TIMER. Read-write. Reset: 0000h. idle timer for PM L1 entry.
15:0	STRAP_VLINK_ASPM_IDLE_TIMER. Read-write. Reset: 0000h. idle timer for ASPM L0s L1 entry.

NBIO0NBIFRCCSTRAP0x00000810...NBIO1NBIFRCCSTRAP2x00000810 (NBIFMM::RCC_BIF_STRAP4)

Read-write. Reset: 0010_0010h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000810; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000810; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:16	STRAP_VLINK_L1_EXIT_TIMER. Read-write. Reset: 0010h. exit time for ASPM L1 or PM L1.
15:0	STRAP_VLINK_L0S_EXIT_TIMER. Read-write. Reset: 0010h. exit time for ASPM L0s.

NBIO0NBIFRCCSTRAP0x00000814...NBIO1NBIFRCCSTRAP2x00000814 (NBIFMM::RCC_BIF_STRAP5)

Read-write. Reset: 3103_0010h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000814; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000814; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31	Reserved.
30:28	STRAP_PWRBRK_STATUS_TIMER. Read-write. Reset: 3h. Indicate the number of cycles for nBIF/SHUB to determine the status of Emergency Power Reduction state upon PowerBrake request(Cpl_LCLK).3'b000,No Delay;3'b001,16 cycles;3'b010,32 cycles;3'b011,64 cycles;3'b100,128 cycles;3'b101,256 cycles;3'b110,512 cycles;3'b111,1023 cycles.
27	STRAP_EMER_POWER_REDUCTION_INIT_REQ. Read-write. Reset: 0. Indicate whether the function requires complete or partial initialization upon exit from Emergency Power Reduction State.
26:25	STRAP_EMER_POWER_REDUCTION_SUPPORTED. Read-write. Reset: 0h. Indicate support level of optional Emergency Power Reduction State feature.
24	STRAP_INTERMEDIATERSP_DATA_ALLF_DATA_FORCE. Read-write. Reset: 1. Overall enable/disable switch for GSI intermediate RSP data being masked to all-F.
23:22	STRAP_SMN_ERRRSP_DATA_FORCE. Read-write. Reset: 0h. Overall enable/disable switch for SMN error return data being masked to all-F.
21	STRAP_REG_PROTECTION_DIS. Read-write. Reset: 0. 0:disable register protection. 1:enable register protection.
20	STRAP_SMN_ERR_STATUS_MASK_EN_UPS. Read-write. Reset: 0. 0:Disable SMN error response status for Upstream Port# being masked to SC. 1:Enable SMN error response status for Upstream Port# being masked to SC.
19	STRAP_IGNORE_PSN_ON_VDM1_DIS. Read-write. Reset: 0. Disable ignoring EP error on VDM1 message.
18	STRAP_VLINK_ENTER_COMPLIANCE_DIS. Read-write. Reset: 0. Disable Enter_Compliance mode in Virtual Link.
17	STRAP_VLINK_LDN_ON_SWUS_SECRST_EN. Read-write. Reset: 1. Enable Vlink link down caused by SW-US SecBusReset.
16	STRAP_VLINK_LDN_ON_SWUS_LDN_EN. Read-write. Reset: 1. Enable Vlink link down caused by SW-US link down.
15:0	STRAP_VLINK_LDN_ENTRY_TIMER. Read-write. Reset: 0010h. entry timer for LinkDown.

NBIO0NBIFRCCSTRAP0x00000818...NBIO1NBIFRCCSTRAP2x00000818 (NBIFMM::RCC_BIF_STRAP6)

Read-write. Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRCCSTRAP[2:0]x00000818; NBIO0NBIFRCCSTRAP[2:0]=[10531000,10231000,10131000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRCCSTRAP[2:0]x00000818; NBIO1NBIFRCCSTRAP[2:0]=[10731000,10431000,10331000]h

Bits	Description
31:3	Reserved.
2	STRAP_PHY_32GT_EN. Read-write. Reset: 0. Enable PHY 32GT.
1	STRAP_BIF_KILL_GEN5. Read-write. Reset: 0. GEN5 mode disable.
0	STRAP_GEN5_DIS_PIN. Read-write. Reset: 0. Pin strap for GEN5 disable.

NBIO0NBIFRST0x00000000...NBIO1NBIFRST2x00000000 (NBIFMM::HARD_RST_CTRL)

Read-write. Reset: B000_0655h.

RSMU's hard_resetb control.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000000; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000000; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31	CORE_RST_EN. Read-write. Reset: 1. Enable to reset core logic reset in hard reset.
30	RELOAD_STRAP_EN. Read-write. Reset: 0. After hard_resetb deassert, one strap_reload pulse generated in nBIF.
29	CORE_STICKY_RST_EN. Read-write. Reset: 1. Enable to reset core sticky logic reset in hard reset.
28	SWUS_SHADOW_RST_EN. Read-write. Reset: 1. Enable to reset switch upstream port's shadow (redirected in BIF) registers in hard reset.
27:24	Reserved.
23	STRAP_RST_EN. Read-write. Reset: 0. Enable to reset nBIF strap registers (BIOS only type) in hard reset.
22:11	Reserved.
10	SION_AON_RESET_EN. Read-write. Reset: 1. Enable reset on SION AON part upon RSMU's hard_resetb.
9	SDP_PORT_RESET_EN. Read-write. Reset: 1. Enable reset on SDP Port control upon RSMU's hard_resetb.
8	Reserved.
7	EP_PRV_STICKY_RST_EN. Read-write. Reset: 0. Private sticky reg reset enable for endpoint device under downstream port(s).
6	EP_PRV_RST_EN. Read-write. Reset: 1. Private dynamic reg reset enable for endpoint device under downstream port(s).
5	EP_CFG_STICKY_RST_EN. Read-write. Reset: 0. Cfg sticky reg reset enable for endpoint device under downstream port(s).
4	EP_CFG_RST_EN. Read-write. Reset: 1. Cfg reg reset enable for endpoint device under downstream port(s).
3	DSPT_PRV_STICKY_RST_EN. Read-write. Reset: 0. Private sticky reg reset enable for downstream port(s).
2	DSPT_PRV_RST_EN. Read-write. Reset: 1. Private dynamic reg reset enable for downstream port(s).
1	DSPT_CFG_STICKY_RST_EN. Read-write. Reset: 0. Cfg sticky reg reset enable for downstream port(s).
0	DSPT_CFG_RST_EN. Read-write. Reset: 1. Cfg reg reset enable for downstream port(s).

NBIO0NBIFRST0x00000004...NBIO1NBIFRST2x00000004 (NBIFMM::RSMU_SOFT_RST_CTRL)

Read-write. Reset: 9000_0000h.

RSMU's soft_resetb control.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000004; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000004; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31	CORE_RST_EN. Read-write. Reset: 1. Enable to reset core logic reset in soft reset.
30	RELOAD_STRAP_EN. Read-write. Reset: 0. After RSMU's soft_resetb deassert, one strap_reload pulse generated in nBIF.
29	CORE_STICKY_RST_EN. Read-write. Reset: 0. Enable to reset core sticky logic reset in soft reset.
28	SWUS_SHADOW_RST_EN. Read-write. Reset: 1. Enable to reset switch upstream port's shadow (redirected in BIF) registers in soft reset.
27:24	Reserved.
23	STRAP_RST_EN. Read-write. Reset: 0. Enable to reset nBIF strap registers (BIOS only type) in soft reset.
22:11	Reserved.
10	SION_AON_RESET_EN. Read-write. Reset: 0. Enable reset on SION AON part upon RSMU's soft_resetb.
9	SDP_PORT_RESET_EN. Read-write. Reset: 0. Enable reset on SDP Port control upon RSMU's soft_resetb.
8	Reserved.
7	EP_PRV_STICKY_RST_EN. Read-write. Reset: 0. Private sticky reg reset enable for endpoint device under downstream port(s).
6	EP_PRV_RST_EN. Read-write. Reset: 0. Private dynamic reg reset enable for endpoint device under downstream port(s).
5	EP_CFG_STICKY_RST_EN. Read-write. Reset: 0. Cfg sticky reg reset enable for endpoint device under downstream port(s).
4	EP_CFG_RST_EN. Read-write. Reset: 0. Cfg reg reset enable for endpoint device under downstream port(s).
3	DSPT_PRV_STICKY_RST_EN. Read-write. Reset: 0. Private sticky reg reset enable for downstream port(s).
2	DSPT_PRV_RST_EN. Read-write. Reset: 0. Private dynamic reg reset enable for downstream port(s).
1	DSPT_CFG_STICKY_RST_EN. Read-write. Reset: 0. Cfg sticky reg reset enable for downstream port(s).
0	DSPT_CFG_RST_EN. Read-write. Reset: 0. Cfg reg reset enable for downstream port(s).

NBIO0NBIFRST0x00000008...NBIO1NBIFRST2x00000008 (NBIFMM::SELF_SOFT_RST)

nBIF self defined soft reset.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000008; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000008; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31	CORE_RST . Read-write. Reset: 0. Reset core logic reset in soft reset.
30	RELOAD_STRAP . Read-write. Reset: 0. After self soft reset deassert, one strap_reload pulse generated in nBIF.
29	CORE_STICKY_RST . Read-write. Reset: 0. Reset core sticky logic reset in self_soft_reset.
28	SWUS_SHADOW_RST . Read-write. Reset: 0. Reset switch upstream port's shadow(redirected in BIF) registers in self_soft_reset.
27	GMIU_SDP_PORT_RST . Read-write. Reset: 0. do SDP ports reset for GMI-DownStream.
26	GMIU_SDP_PORT_RST . Read-write. Reset: 0. do SDP ports reset for GMI-UP.
25	GSID_SDP_PORT_RST . Read-write. Reset: 0. do SDP ports reset for GSI.
24	HRPU_SDP_PORT_RST . Read-write. Reset: 0. do SDP ports reset for HRP.
23:16	Reserved.
15	EP1_PRV_STICKY_RST . Private sticky reg reset for endpoint device under downstream port-1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
14	EP1_PRV_RST . Private dynamic reg reset for endpoint device under downstream port-1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13	EP1_CFG_STICKY_RST . Cfg sticky reg reset for endpoint device under downstream port-1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
12	EP1_CFG_RST . Cfg reg reset for endpoint device under downstream port-1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11	DSPT1_PRV_STICKY_RST . Private sticky reg reset for downstream port-1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
10	DSPT1_PRV_RST . Private dynamic reg reset for downstream port-1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
9	DSPT1_CFG_STICKY_RST . Cfg sticky reg reset for downstream port-1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	DSPT1_CFG_RST . Cfg reg reset for downstream port-1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	EP0_PRV_STICKY_RST . Read-write. Reset: 0. Private sticky reg reset for endpoint device under downstream port-0.
6	EP0_PRV_RST . Read-write. Reset: 0. Private dynamic reg reset for endpoint device under downstream port-0.
5	EP0_CFG_STICKY_RST . Read-write. Reset: 0. Cfg sticky reg reset for endpoint device under downstream port-0.
4	EP0_CFG_RST . Read-write. Reset: 0. Cfg reg reset for endpoint device under downstream port-0.
3	DSPT0_PRV_STICKY_RST . Read-write. Reset: 0. Private sticky reg reset for downstream port-0.
2	DSPT0_PRV_RST . Read-write. Reset: 0. Private dynamic reg reset for downstream port-0.

1	DSPT0_CFG_STICKY_RST . Read-write. Reset: 0. Cfg sticky reg reset for downstream port-0.
0	DSPT0_CFG_RST . Read-write. Reset: 0. Cfg reg reset for downstream port-0.

NBIO0NBIFRST0x00000010...NBIO1NBIFRST2x00000010 (NBIFMM::BIF_RST_MISC_CTRL)

Read-write. Reset: 000E_0448h.

nBIF's miscellaneous reset control.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000010; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000010; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description																		
31:26	Reserved.																		
25:24	LNK_RST_DMA_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy DMA response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>Reserved.</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	Reserved.								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	Reserved.																		
23	LNK_RST_DMA_DUMMY_DIS. Read-write. Reset: 0. 0= Enable dummy DMA response in link reset when graceful timer expired; 1= Disable dummy DMA response in link reset.																		
22:20	Reserved.																		
19:17	SRIOV_SAVE_VFS_ON_VFENABLE_CLR. Read-write. Reset: 7h. bit[17] -- 0= Clear VF's cfg when VF_enable==0; 1= Save VF's cfg when VF_enable==0. bit[18] -- 0= Clear VF's sticky regs when VF_enable==0; 1= Save VF's sticky regs when VF_enable==0. bit[19] -- 0= Clear VF's prv when VF_enable==0; 1= Save VF's prv when VF_enable==0.																		
16:15	LNK_RST_TIMER2_SEL. Read-write. Reset: 0h. Specify the delay in LCLK cycles to expose linkRst and FLR more cycles for host trans response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>16 lclk cycles</td></tr> <tr> <td>1h</td><td>32 lclk cycles</td></tr> <tr> <td>2h</td><td>64 lclk cycles</td></tr> <tr> <td>3h</td><td>128 lclk cycles</td></tr> </table>	Value	Description	0h	16 lclk cycles	1h	32 lclk cycles	2h	64 lclk cycles	3h	128 lclk cycles								
Value	Description																		
0h	16 lclk cycles																		
1h	32 lclk cycles																		
2h	64 lclk cycles																		
3h	128 lclk cycles																		
14:13	LNK_RST_TIMER_SEL. Read-write. Reset: 0h. Specify the delay in LCLK cycles for BIF linkRst and FLR to expose TRANS_IDLE for firmware after internal transaction is idle. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>16 lclk cycles</td></tr> <tr> <td>1h</td><td>32 lclk cycles</td></tr> <tr> <td>2h</td><td>64 lclk cycles</td></tr> <tr> <td>3h</td><td>128 lclk cycles</td></tr> </table>	Value	Description	0h	16 lclk cycles	1h	32 lclk cycles	2h	64 lclk cycles	3h	128 lclk cycles								
Value	Description																		
0h	16 lclk cycles																		
1h	32 lclk cycles																		
2h	64 lclk cycles																		
3h	128 lclk cycles																		
12:10	LNK_RST_GRACE_TIMEOUT. Read-write. Reset: 1h. When link reset uses graceful mode, timeout must be set. When timeout counts, link reset interrupt (status) doesn't need wait pending bit clean. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>always wait</td></tr> <tr> <td>1h</td><td>512 timer units</td></tr> <tr> <td>2h</td><td>1024 timer units</td></tr> <tr> <td>3h</td><td>2048 timer units</td></tr> <tr> <td>4h</td><td>4096 timer units</td></tr> <tr> <td>5h</td><td>8192 timer units</td></tr> <tr> <td>6h</td><td>2*8192 timer units</td></tr> <tr> <td>7h</td><td>4*8192 timer units</td></tr> </table>	Value	Description	0h	always wait	1h	512 timer units	2h	1024 timer units	3h	2048 timer units	4h	4096 timer units	5h	8192 timer units	6h	2*8192 timer units	7h	4*8192 timer units
Value	Description																		
0h	always wait																		
1h	512 timer units																		
2h	1024 timer units																		
3h	2048 timer units																		
4h	4096 timer units																		
5h	8192 timer units																		
6h	2*8192 timer units																		
7h	4*8192 timer units																		

9	LNK_RST_GRACE_MODE. Read-write. Reset: 0. 0= Immediate mode; 1= Graceful mode.
8	STRAP_EP_LNK_RST_IOV_EN. Read-write. Reset: 0. 0= EP link reset is disabled when SRIOV enabled; 1= EP link reset still work when SRIOV enabled.
7	Reserved.
6	FLR_RST_BIT_AUTO_CLEAR. Read-write. Reset: 1. When set, auto clear FLR executing bit. .
5	DRV_RST_BITS_AUTO_CLEAR. Read-write. Reset: 0. reserved.
4	DRV_RST_CFG_MASK. Read-write. Reset: 0. reserved.
3:2	DRV_RST_MODE. Read-write. Reset: 2h. reserved.
1	Reserved.
0	ERRSTATUS_KEPT_IN_PERSTB. Read-write. Reset: 0. Valid only for discrete side; 0= clear PCIe sticky error status bits in PERSTB#; 1= keep PCIe sticky error status bits in PERSTB#.

NBIO0NBIFRST0x00000014...NBIO1NBIFRST2x00000014 (NBIFMM::BIF_RST_MISC_CTRL2)

nBIF's miscellaneous reset control reg 2.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000014; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000014; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31	ALL_RST_TRANS_IDLE. Read-only. Reset: 1. Indicate this NBIF instance has no DMA and host outstanding transactions.
30	ALL_RST_PROTECT_DIS. Read-write. Reset: 0. 0= Enable all kinds of reset; 1= Disable all kinds of reset.
29:20	Reserved.
19	ENDP1_LNK_RST_TRANS_IDLE. Indicate this endpoint dev1's link has no DMA and host outstanding transactions. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
18	ENDP0_LNK_RST_TRANS_IDLE. Read-only. Reset: 1. Indicate this endpoint dev0's link has no DMA and host outstanding transactions.
17	SWDS_LNK_RST_TRANS_IDLE. Read-only. Reset: 1. Indicate this swds link has no DMA and host outstanding transactions.
16	SWUS_LNK_RST_TRANS_IDLE. Read-only. Reset: 1. Indicate this swus link has no DMA and host outstanding transactions.
15	ALL_RST_PROTECT. Read-write. Reset: 0. For all kinds of reset, info BIF to do hardware data path protection for all outstanding trans.
14:4	Reserved.
3	ENDP1_LNK_RST_PROTECT. For endpoint dev1 link reset, info BIF to do hardware data path protection. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
2	ENDP0_LNK_RST_PROTECT. Read-write. Reset: 0. For endpoint dev0 link reset, info BIF to do hardware data path protection.
1	SWDS_LNK_RST_PROTECT. Read-write. Reset: 0. For switch downstream port link reset, info BIF to do hardware data path protection.
0	SWUS_LNK_RST_PROTECT. Read-write. Reset: 0. For switch upstream port link reset, info BIF to do hardware data path protection.

NBIO0NBIFRST0x00000018...NBIO1NBIFRST2x00000018 (NBIFMM::BIF_RST_MISC_CTRL3)

Reset: 0010_4900h.

nBIF's miscellaneous reset control reg 3.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000018; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000018; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:24	Reserved.
23:16	RSMU_SOFT_RST_CYCLE . Read-write. Reset: 10h. reset pulse cycle number from rsmu's soft_reseth negedge .
15:13	RELOAD_STRAP_DELAY_SELF . Read-write. Reset: 2h. 2* time_unit delay from Self_soft_reset deassert to BIF self-gen reload_strap pulse.
12:10	RELOAD_STRAP_DELAY_SOFT . Read-write. Reset: 2h. 2*cycle delay from soft_reset deassert to BIF self-gen reload_strap pulse.
9:7	RELOAD_STRAP_DELAY_HARD . Read-write. Reset: 2h. 2*cycle delay from hard_reset deassert to BIF self-gen reload_strap pulse.
6	PME_TURNOFF_MODE . Read-only. Reset: 0. 0: just wait timer; 1: need SMU/MP interrupt.
5:4	PME_TURNOFF_TIMEOUT . Read-write. Reset: 0h. How many timer unit when TURNOFF_MODE==0. 0 - 16 timer units; 1 -- 32 timer units; 2 -- 64 timer units; 3 - 128 timer units.
3:0	TIMER_SCALE . Read-write. Reset: 0h. Count the basic timer unit once programmed value counted. 0: 1024 LCLK; 1: 2*1024 LCLK; 2: 4*1024 LCLK; ... 4'h7: (2^7)*1024 LCLK. others: reserved.

NBIO0NBIFRST0x0000001C...NBIO1NBIFRST1x0000001C (NBIFMM::BIF_DEV0_PF1_RST_VF_FLR_IDLE)

Read-only. Reset: 0000_0000h.

idle for VF/softPF FLR.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x0000001C; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x0000001C; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF31_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF31 has no outstanding DMA and host transactions.
30	DEV0_PF1_VF30_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF30 has no outstanding DMA and host transactions.
29	DEV0_PF1_VF29_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF29 has no outstanding DMA and host transactions.
28	DEV0_PF1_VF28_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF28 has no outstanding DMA and host transactions.
27	DEV0_PF1_VF27_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF27 has no outstanding DMA and host transactions.
26	DEV0_PF1_VF26_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF26 has no outstanding DMA and host transactions.
25	DEV0_PF1_VF25_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF25 has no outstanding DMA and host transactions.
24	DEV0_PF1_VF24_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF24 has no outstanding DMA and host transactions.
23	DEV0_PF1_VF23_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF23 has no outstanding DMA and host transactions.
22	DEV0_PF1_VF22_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF22 has no outstanding DMA and host transactions.
21	DEV0_PF1_VF21_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF21 has no outstanding DMA and host transactions.
20	DEV0_PF1_VF20_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF20 has no outstanding DMA and host transactions.
19	DEV0_PF1_VF19_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF19 has no outstanding DMA and host transactions.
18	DEV0_PF1_VF18_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF18 has no outstanding DMA and host transactions.
17	DEV0_PF1_VF17_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF17 has no outstanding DMA and host transactions.
16	DEV0_PF1_VF16_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF16 has no outstanding DMA and host transactions.
15	DEV0_PF1_VF15_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF15 has no outstanding DMA and host transactions.
14	DEV0_PF1_VF14_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF14 has no outstanding DMA and host transactions.
13	DEV0_PF1_VF13_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF13 has no outstanding DMA and host transactions.
12	DEV0_PF1_VF12_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF12 has no outstanding DMA and host transactions.
11	DEV0_PF1_VF11_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF11 has no outstanding DMA and host transactions.
10	DEV0_PF1_VF10_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF10 has no outstanding DMA and host transactions.

9	DEV0_PF1_VF9_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF9 has no outstanding DMA and host transactions.
8	DEV0_PF1_VF8_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF8 has no outstanding DMA and host transactions.
7	DEV0_PF1_VF7_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF7 has no outstanding DMA and host transactions.
6	DEV0_PF1_VF6_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF6 has no outstanding DMA and host transactions.
5	DEV0_PF1_VF5_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF5 has no outstanding DMA and host transactions.
4	DEV0_PF1_VF4_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF4 has no outstanding DMA and host transactions.
3	DEV0_PF1_VF3_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF3 has no outstanding DMA and host transactions.
2	DEV0_PF1_VF2_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF2 has no outstanding DMA and host transactions.
1	DEV0_PF1_VF1_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF1 has no outstanding DMA and host transactions.
0	DEV0_PF1_VF0_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF0 has no outstanding DMA and host transactions.

NBIO0NBIFRST0x00000020...NBIO1NBIFRST2x00000020 (NBIFMM::DEV0_PFO_FLR_RST_CTRL)

Read-write. Reset: 0004_0009h.

PFO FLR control regs.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000020; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000020; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description																		
31:27	Reserved.																		
26:25	FLR_HST_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy HST response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
24:23	FLR_DMA_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy DMA response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
22:21	Reserved.																		
20:18	FLR_GRACE_TIMEOUT. Read-write. Reset: 1h. When this PF's FLR (PF/VF/SoftPF) uses graceful mode, timeout must be set. When timeout counts, link reset interrupt (status) doesn't need wait pending bit clean. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>always wait</td></tr> <tr> <td>1h</td><td>512 timer units</td></tr> <tr> <td>2h</td><td>1024 timer units</td></tr> <tr> <td>3h</td><td>2048 timer units</td></tr> <tr> <td>4h</td><td>4096 timer units</td></tr> <tr> <td>5h</td><td>8192 timer units</td></tr> <tr> <td>6h</td><td>2*8192 timer units</td></tr> <tr> <td>7h</td><td>4*8192 timer units</td></tr> </table>	Value	Description	0h	always wait	1h	512 timer units	2h	1024 timer units	3h	2048 timer units	4h	4096 timer units	5h	8192 timer units	6h	2*8192 timer units	7h	4*8192 timer units
Value	Description																		
0h	always wait																		
1h	512 timer units																		
2h	1024 timer units																		
3h	2048 timer units																		
4h	4096 timer units																		
5h	8192 timer units																		
6h	2*8192 timer units																		
7h	4*8192 timer units																		
17	FLR_GRACE_MODE. Read-write. Reset: 0. 0= Immediate mode; 1= Graceful mode.																		
16:5	Reserved.																		
4	PF_PRV_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's private sticky reg; 0= Not reset.																		
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF FLR reset PF's private dynamic reg; 0= Not reset.																		
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's sticky cfg reg; 0= Not reset.																		
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 0. 1= PF FLR reset PF's FLR-excluded cfg reg; 0= Not reset.																		
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF FLR reset PF's cfg reg; 0= Not reset.																		

NBIO0NBIFRST0x00000024...NBIO1NBIFRST2x00000024 (NBIFMM::DEV0_PF1_FLR_RST_CTRL)

PF1 FLR control regs.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000024; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000024; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description																		
31:27	Reserved.																		
26:25	FLR_HST_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy HST response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
24:23	FLR_DMA_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy DMA response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
22:21	Reserved.																		
20:18	FLR_GRACE_TIMEOUT. Read-write. Reset: 1h. When this PF's FLR (PF/VF/SoftPF) uses graceful mode, timeout must be set. When timeout counts, link reset interrupt (status) doesn't need wait pending bit clean. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>always wait</td></tr> <tr> <td>1h</td><td>512 timer units</td></tr> <tr> <td>2h</td><td>1024 timer units</td></tr> <tr> <td>3h</td><td>2048 timer units</td></tr> <tr> <td>4h</td><td>4096 timer units</td></tr> <tr> <td>5h</td><td>8192 timer units</td></tr> <tr> <td>6h</td><td>2*8192 timer units</td></tr> <tr> <td>7h</td><td>4*8192 timer units</td></tr> </table>	Value	Description	0h	always wait	1h	512 timer units	2h	1024 timer units	3h	2048 timer units	4h	4096 timer units	5h	8192 timer units	6h	2*8192 timer units	7h	4*8192 timer units
Value	Description																		
0h	always wait																		
1h	512 timer units																		
2h	1024 timer units																		
3h	2048 timer units																		
4h	4096 timer units																		
5h	8192 timer units																		
6h	2*8192 timer units																		
7h	4*8192 timer units																		
17	FLR_GRACE_MODE. Read-write. Reset: 0. 0= Immediate mode; 1= Graceful mode.																		
16	FLR_TWICE_EN. reserved. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0																		
15	VF_VF_PRV_EN. 1= VF FLR reset VF's private dynamic reg; 0= Not reset. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1																		
14	VF_VF_CFG_STICKY_EN. 1= VF FLR reset VF's sticky cfg reg; 0= Not reset. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0																		
13	VF_VF_CFG_EN. 1= VF FLR reset VF's cfg reg; 0= Not reset. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1																		
12	SOFT_PF_PRV_STICKY_EN. reserved. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write																		

	AccessType: _inst[NBIF2_nbio[1:0]_aliasSMN: Reserved
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
11	SOFT_PF_PRV_EN. reserved.
	AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF2_nbio[1:0]_aliasSMN: Reserved
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
10	SOFT_PF_CFG_STICKY_EN. reserved.
	AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF2_nbio[1:0]_aliasSMN: Reserved
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
9	SOFT_PF_CFG_FLR_EXC_EN. reserved.
	AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF2_nbio[1:0]_aliasSMN: Reserved
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
8	SOFT_PF_CFG_EN. reserved.
	AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF2_nbio[1:0]_aliasSMN: Reserved
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
7	VF_PRV_EN. 1= PF FLR reset VF's private dynamic reg; 0= Not reset.
	AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF2_nbio[1:0]_aliasSMN: Reserved
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
6	VF_CFG_STICKY_EN. 1= PF FLR reset VF's sticky cfg reg; 0= Not reset.
	AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF2_nbio[1:0]_aliasSMN: Reserved
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
5	VF_CFG_EN. 1= PF FLR reset VF's cfg reg; 0= Not reset.
	AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF2_nbio[1:0]_aliasSMN: Reserved
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
4	PF_PRV_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's private sticky reg; 0= Not reset.
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF FLR reset PF's private dynamic reg; 0= Not reset.
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's sticky cfg reg; 0= Not reset.
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 0. 1= PF FLR reset PF's FLR-excluded cfg reg; 0= Not reset.
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF FLR reset PF's cfg reg; 0= Not reset.

NBIO0NBIFRST0x00000028...NBIO1NBIFRST2x00000028 (NBIFMM::DEV0_PF2_FLR_RST_CTRL)

Read-write. Reset: 0004_0009h.

PF2 FLR control regs.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000028; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000028; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description																		
31:27	Reserved.																		
26:25	FLR_HST_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy HST response.																		
	ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
24:23	FLR_DMA_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy DMA response.																		
	ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
22:21	Reserved.																		
20:18	FLR_GRACE_TIMEOUT. Read-write. Reset: 1h. When this PF's FLR (PF/VF/SoftPF) uses graceful mode, timeout must be set. When timeout counts, link reset interrupt (status) doesn't need wait pending bit clean.																		
	ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>always wait</td></tr> <tr> <td>1h</td><td>512 timer units</td></tr> <tr> <td>2h</td><td>1024 timer units</td></tr> <tr> <td>3h</td><td>2048 timer units</td></tr> <tr> <td>4h</td><td>4096 timer units</td></tr> <tr> <td>5h</td><td>8192 timer units</td></tr> <tr> <td>6h</td><td>2*8192 timer units</td></tr> <tr> <td>7h</td><td>4*8192 timer units</td></tr> </table>	Value	Description	0h	always wait	1h	512 timer units	2h	1024 timer units	3h	2048 timer units	4h	4096 timer units	5h	8192 timer units	6h	2*8192 timer units	7h	4*8192 timer units
Value	Description																		
0h	always wait																		
1h	512 timer units																		
2h	1024 timer units																		
3h	2048 timer units																		
4h	4096 timer units																		
5h	8192 timer units																		
6h	2*8192 timer units																		
7h	4*8192 timer units																		
17	FLR_GRACE_MODE. Read-write. Reset: 0. 0= Immediate mode; 1= Graceful mode.																		
16:5	Reserved.																		
4	PF_PRV_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's private sticky reg; 0= Not reset.																		
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF FLR reset PF's private dynamic reg; 0= Not reset.																		
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's sticky cfg reg; 0= Not reset.																		
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 0. 1= PF FLR reset PF's FLR-excluded cfg reg; 0= Not reset.																		
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF FLR reset PF's cfg reg; 0= Not reset.																		

NBIO0NBIFRST0x0000002C...NBIO1NBIFRST1x0000002C (NBIFMM::DEV0_PF3_FLR_RST_CTRL)

Read-write. Reset: 0004_0009h.

PF3 FLR control regs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x0000002C; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x0000002C; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description																		
31:27	Reserved.																		
26:25	FLR_HST_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy HST response.																		
	ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
24:23	FLR_DMA_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy DMA response.																		
	ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
22:21	Reserved.																		
20:18	FLR_GRACE_TIMEOUT. Read-write. Reset: 1h. When this PF's FLR (PF/VF/SoftPF) uses graceful mode, timeout must be set. When timeout counts, link reset interrupt (status) doesn't need wait pending bit clean.																		
	ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>always wait</td></tr> <tr> <td>1h</td><td>512 timer units</td></tr> <tr> <td>2h</td><td>1024 timer units</td></tr> <tr> <td>3h</td><td>2048 timer units</td></tr> <tr> <td>4h</td><td>4096 timer units</td></tr> <tr> <td>5h</td><td>8192 timer units</td></tr> <tr> <td>6h</td><td>2*8192 timer units</td></tr> <tr> <td>7h</td><td>4*8192 timer units</td></tr> </table>	Value	Description	0h	always wait	1h	512 timer units	2h	1024 timer units	3h	2048 timer units	4h	4096 timer units	5h	8192 timer units	6h	2*8192 timer units	7h	4*8192 timer units
Value	Description																		
0h	always wait																		
1h	512 timer units																		
2h	1024 timer units																		
3h	2048 timer units																		
4h	4096 timer units																		
5h	8192 timer units																		
6h	2*8192 timer units																		
7h	4*8192 timer units																		
17	FLR_GRACE_MODE. Read-write. Reset: 0. 0= Immediate mode; 1= Graceful mode.																		
16:5	Reserved.																		
4	PF_PRV_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's private sticky reg; 0= Not reset.																		
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF FLR reset PF's private dynamic reg; 0= Not reset.																		
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's sticky cfg reg; 0= Not reset.																		
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 0. 1= PF FLR reset PF's FLR-excluded cfg reg; 0= Not reset.																		
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF FLR reset PF's cfg reg; 0= Not reset.																		

NBIO[0...1]NBIFRST0x00000030 (NBIFMM::DEV0_PF4_FLR_RST_CTRL)

Read-write. Reset: 0004_0009h.

PF4 FLR control regs.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x00000030; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description																		
31:27	Reserved.																		
26:25	FLR_HST_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy HST response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
24:23	FLR_DMA_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy DMA response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
22:21	Reserved.																		
20:18	FLR_GRACE_TIMEOUT. Read-write. Reset: 1h. When this PF's FLR (PF/VF/SoftPF) uses graceful mode, timeout must be set. When timeout counts, link reset interrupt (status) doesn't need wait pending bit clean. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>always wait</td></tr> <tr> <td>1h</td><td>512 timer units</td></tr> <tr> <td>2h</td><td>1024 timer units</td></tr> <tr> <td>3h</td><td>2048 timer units</td></tr> <tr> <td>4h</td><td>4096 timer units</td></tr> <tr> <td>5h</td><td>8192 timer units</td></tr> <tr> <td>6h</td><td>2*8192 timer units</td></tr> <tr> <td>7h</td><td>4*8192 timer units</td></tr> </table>	Value	Description	0h	always wait	1h	512 timer units	2h	1024 timer units	3h	2048 timer units	4h	4096 timer units	5h	8192 timer units	6h	2*8192 timer units	7h	4*8192 timer units
Value	Description																		
0h	always wait																		
1h	512 timer units																		
2h	1024 timer units																		
3h	2048 timer units																		
4h	4096 timer units																		
5h	8192 timer units																		
6h	2*8192 timer units																		
7h	4*8192 timer units																		
17	FLR_GRACE_MODE. Read-write. Reset: 0. 0= Immediate mode; 1= Graceful mode.																		
16:5	Reserved.																		
4	PF_PRV_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's private sticky reg; 0= Not reset.																		
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF FLR reset PF's private dynamic reg; 0= Not reset.																		
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's sticky cfg reg; 0= Not reset.																		
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 0. 1= PF FLR reset PF's FLR-excluded cfg reg; 0= Not reset.																		
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF FLR reset PF's cfg reg; 0= Not reset.																		

NBIO[0...1]NBIFRST0x00000034 (NBIFMM::DEV0_PF5_FLR_RST_CTRL)

Read-write. Reset: 0004_0009h.

PF5 FLR control regs.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x00000034; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description																		
31:27	Reserved.																		
26:25	FLR_HST_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy HST response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
24:23	FLR_DMA_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy DMA response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
22:21	Reserved.																		
20:18	FLR_GRACE_TIMEOUT. Read-write. Reset: 1h. When this PF's FLR (PF/VF/SoftPF) uses graceful mode, timeout must be set. When timeout counts, link reset interrupt (status) doesn't need wait pending bit clean. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>always wait</td></tr> <tr> <td>1h</td><td>512 timer units</td></tr> <tr> <td>2h</td><td>1024 timer units</td></tr> <tr> <td>3h</td><td>2048 timer units</td></tr> <tr> <td>4h</td><td>4096 timer units</td></tr> <tr> <td>5h</td><td>8192 timer units</td></tr> <tr> <td>6h</td><td>2*8192 timer units</td></tr> <tr> <td>7h</td><td>4*8192 timer units</td></tr> </table>	Value	Description	0h	always wait	1h	512 timer units	2h	1024 timer units	3h	2048 timer units	4h	4096 timer units	5h	8192 timer units	6h	2*8192 timer units	7h	4*8192 timer units
Value	Description																		
0h	always wait																		
1h	512 timer units																		
2h	1024 timer units																		
3h	2048 timer units																		
4h	4096 timer units																		
5h	8192 timer units																		
6h	2*8192 timer units																		
7h	4*8192 timer units																		
17	FLR_GRACE_MODE. Read-write. Reset: 0. 0= Immediate mode; 1= Graceful mode.																		
16:5	Reserved.																		
4	PF_PRV_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's private sticky reg; 0= Not reset.																		
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF FLR reset PF's private dynamic reg; 0= Not reset.																		
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's sticky cfg reg; 0= Not reset.																		
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 0. 1= PF FLR reset PF's FLR-excluded cfg reg; 0= Not reset.																		
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF FLR reset PF's cfg reg; 0= Not reset.																		

NBIO[0...1]NBIFRST0x00000038 (NBIFMM::DEV0_PF6_FLR_RST_CTRL)

Read-write. Reset: 0004_0009h.

PF6 FLR control regs.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x00000038; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description																		
31:27	Reserved.																		
26:25	FLR_HST_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy HST response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
24:23	FLR_DMA_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy DMA response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
22:21	Reserved.																		
20:18	FLR_GRACE_TIMEOUT. Read-write. Reset: 1h. When this PF's FLR (PF/VF/SoftPF) uses graceful mode, timeout must be set. When timeout counts, link reset interrupt (status) doesn't need wait pending bit clean. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>always wait</td></tr> <tr> <td>1h</td><td>512 timer units</td></tr> <tr> <td>2h</td><td>1024 timer units</td></tr> <tr> <td>3h</td><td>2048 timer units</td></tr> <tr> <td>4h</td><td>4096 timer units</td></tr> <tr> <td>5h</td><td>8192 timer units</td></tr> <tr> <td>6h</td><td>2*8192 timer units</td></tr> <tr> <td>7h</td><td>4*8192 timer units</td></tr> </table>	Value	Description	0h	always wait	1h	512 timer units	2h	1024 timer units	3h	2048 timer units	4h	4096 timer units	5h	8192 timer units	6h	2*8192 timer units	7h	4*8192 timer units
Value	Description																		
0h	always wait																		
1h	512 timer units																		
2h	1024 timer units																		
3h	2048 timer units																		
4h	4096 timer units																		
5h	8192 timer units																		
6h	2*8192 timer units																		
7h	4*8192 timer units																		
17	FLR_GRACE_MODE. Read-write. Reset: 0. 0= Immediate mode; 1= Graceful mode.																		
16:5	Reserved.																		
4	PF_PRV_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's private sticky reg; 0= Not reset.																		
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF FLR reset PF's private dynamic reg; 0= Not reset.																		
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's sticky cfg reg; 0= Not reset.																		
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 0. 1= PF FLR reset PF's FLR-excluded cfg reg; 0= Not reset.																		
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF FLR reset PF's cfg reg; 0= Not reset.																		

NBIO[0...1]NBIFRST0x0000003C (NBIFMM::DEV0_PF7_FLR_RST_CTRL)

Read-write. Reset: 0004_0009h.

PF7 FLR control regs.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x0000003C; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description																		
31:27	Reserved.																		
26:25	FLR_HST_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy HST response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
24:23	FLR_DMA_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy DMA response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
22:21	Reserved.																		
20:18	FLR_GRACE_TIMEOUT. Read-write. Reset: 1h. When this PF's FLR (PF/VF/SoftPF) uses graceful mode, timeout must be set. When timeout counts, link reset interrupt (status) doesn't need wait pending bit clean. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>always wait</td></tr> <tr> <td>1h</td><td>512 timer units</td></tr> <tr> <td>2h</td><td>1024 timer units</td></tr> <tr> <td>3h</td><td>2048 timer units</td></tr> <tr> <td>4h</td><td>4096 timer units</td></tr> <tr> <td>5h</td><td>8192 timer units</td></tr> <tr> <td>6h</td><td>2*8192 timer units</td></tr> <tr> <td>7h</td><td>4*8192 timer units</td></tr> </table>	Value	Description	0h	always wait	1h	512 timer units	2h	1024 timer units	3h	2048 timer units	4h	4096 timer units	5h	8192 timer units	6h	2*8192 timer units	7h	4*8192 timer units
Value	Description																		
0h	always wait																		
1h	512 timer units																		
2h	1024 timer units																		
3h	2048 timer units																		
4h	4096 timer units																		
5h	8192 timer units																		
6h	2*8192 timer units																		
7h	4*8192 timer units																		
17	FLR_GRACE_MODE. Read-write. Reset: 0. 0= Immediate mode; 1= Graceful mode.																		
16:5	Reserved.																		
4	PF_PRV_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's private sticky reg; 0= Not reset.																		
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF FLR reset PF's private dynamic reg; 0= Not reset.																		
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's sticky cfg reg; 0= Not reset.																		
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 0. 1= PF FLR reset PF's FLR-excluded cfg reg; 0= Not reset.																		
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF FLR reset PF's cfg reg; 0= Not reset.																		

NBIO0NBIFRST0x00000040...NBIO1NBIFRST2x00000040 (NBIFMM::BIF_INST_RESET_INTR_STS)

nBIF's instance reset interrupts status.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000040; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000040; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:10	Reserved.
9	EP1_LINK_RESET_CFG_ONLY_INTR_STS. EP linkRst (under port-1) for cfg only. RW1C. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	EP1_LINK_RESET_INTR_STS. EP linkRst (under port-1). RW1C. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7:2	Reserved.
1	EP0_LINK_RESET_CFG_ONLY_INTR_STS. Read,Write-1-to-clear. Reset: 0. EP linkRst (under port-0) for cfg only.
0	EP0_LINK_RESET_INTR_STS. Read,Write-1-to-clear. Reset: 0. EP linkRst (under port-0).

NBIO0NBIFRST0x00000044...NBIO1NBIFRST2x00000044 (NBIFMM::BIF_PF_FLR_INTR_STS)

nBIF's PFs' FLR interrupts status.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000044; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000044; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:10	Reserved.
9	DEV1_PF1_FLR_INTR_STS. DEV1 PF1 FLR interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	DEV1_PF0_FLR_INTR_STS. DEV1 PF0 FLR interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	DEV0_PF7_FLR_INTR_STS. DEV0 PF7 FLR interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
6	DEV0_PF6_FLR_INTR_STS. DEV0 PF6 FLR interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	DEV0_PF5_FLR_INTR_STS. DEV0 PF5 FLR interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
4	DEV0_PF4_FLR_INTR_STS. DEV0 PF4 FLR interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	DEV0_PF3_FLR_INTR_STS. DEV0 PF3 FLR interrupt status. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
2	DEV0_PF2_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF2 FLR interrupt status.
1	DEV0_PF1_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 FLR interrupt status.
0	DEV0_PF0_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF0 FLR interrupt status.

NBIO0NBIFRST0x00000048...NBIO1NBIFRST2x00000048 (NBIFMM::BIF_D3HOTD0_INTR_STS)

nBIF's D3hot to D0 interrupts status.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000048; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000048; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:10	Reserved.
9	DEV1_PF1_D3HOTD0_INTR_STS. DEV1 PF1 D3hot to D0 interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	DEV1_PF0_D3HOTD0_INTR_STS. DEV1 PF0 D3hot to D0 interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	DEV0_PF7_D3HOTD0_INTR_STS. DEV0 PF7 D3hot to D0 interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
6	DEV0_PF6_D3HOTD0_INTR_STS. DEV0 PF6 D3hot to D0 interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	DEV0_PF5_D3HOTD0_INTR_STS. DEV0 PF5 D3hot to D0 interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
4	DEV0_PF4_D3HOTD0_INTR_STS. DEV0 PF4 D3hot to D0 interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	DEV0_PF3_D3HOTD0_INTR_STS. DEV0 PF3 D3hot to D0 interrupt status. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
2	DEV0_PF2_D3HOTD0_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF2 D3hot to D0 interrupt status.
1	DEV0_PF1_D3HOTD0_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 D3hot to D0 interrupt status.
0	DEV0_PF0_D3HOTD0_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF0 D3hot to D0 interrupt status.

NBIO0NBIFRST0x00000050...NBIO1NBIFRST2x00000050 (NBIFMM::BIF_POWER_INTR_STS)

nBIF's power interrupts status.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000050; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000050; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:18	Reserved.
17	PORT1_DSTATE_INTR_STS. downstream port1's Dstate change interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	PORT0_DSTATE_INTR_STS. Read,Write-1-to-clear. Reset: 0. downstream port0's Dstate change interrupt status.
15:2	Reserved.
1	DEV1_PME_TURN_OFF_INTR_STS. port1's PME_TURN_OFF interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
0	DEV0_PME_TURN_OFF_INTR_STS. Read,Write-1-to-clear. Reset: 0. port0's PME_TURN_OFF interrupt status.

NBIO0NBIFRST0x00000054...NBIO1NBIFRST2x00000054 (NBIFMM::BIF_PF_DSTATE_INTR_STS)

nBIF's PFs' Dstate change interrupts status.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000054; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000054; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:16	Reserved.
15	DEV1_PF7_DSTATE_INTR_STS. DEV1 PF7 Dstate change interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
14	DEV1_PF6_DSTATE_INTR_STS. DEV1 PF6 Dstate change interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13	DEV1_PF5_DSTATE_INTR_STS. DEV1 PF5 Dstate change interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
12	DEV1_PF4_DSTATE_INTR_STS. DEV1 PF4 Dstate change interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11	DEV1_PF3_DSTATE_INTR_STS. DEV1 PF3 Dstate change interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
10	DEV1_PF2_DSTATE_INTR_STS. DEV1 PF2 Dstate change interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
9	DEV1_PF1_DSTATE_INTR_STS. DEV1 PF1 Dstate change interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	DEV1_PF0_DSTATE_INTR_STS. DEV1 PF0 Dstate change interrupt status. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read,Write-1-to-clear AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	DEV0_PF7_DSTATE_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF7 Dstate change interrupt status.
6	DEV0_PF6_DSTATE_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF6 Dstate change interrupt status.
5	DEV0_PF5_DSTATE_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF5 Dstate change interrupt status.
4	DEV0_PF4_DSTATE_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF4 Dstate change interrupt status.
3	DEV0_PF3_DSTATE_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF3 Dstate change interrupt status.
2	DEV0_PF2_DSTATE_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF2 Dstate change interrupt status.
1	DEV0_PF1_DSTATE_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 Dstate change interrupt status.
0	DEV0_PF0_DSTATE_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF0 Dstate change interrupt status.

NBIO0NBIFRST0x00000058...NBIO1NBIFRST2x00000058 (NBIFMM::SELF_SOFT_RST_2)

Read-write. Reset: 0000_0000h.

nBIF self defined soft reset 2.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000058; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000058; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:26	Reserved.
25	STRAP_RST . Read-write. Reset: 0. do reset for nBIF strap registers (BIOS only type).
24	GMISP0_SDP_PORT_RST . Read-write. Reset: 0. do SDP ports reset for GMI-SP0. If there is dedicated SDP from BIFC(rather side-port), this could also be used as soft-reset bit.
23:8	Reserved.
7	EP3_PRV_STICKY_RST . Read-write. Reset: 0. Private sticky reg reset for endpoint device under downstream port-3.
6	EP3_PRV_RST . Read-write. Reset: 0. Private dynamic reg reset for endpoint device under downstream port-3.
5	EP3_CFG_STICKY_RST . Read-write. Reset: 0. Cfg sticky reg reset for endpoint device under downstream port-3.
4	EP3_CFG_RST . Read-write. Reset: 0. Cfg reg reset for endpoint device under downstream port-3.
3	DSPT3_PRV_STICKY_RST . Read-write. Reset: 0. Private sticky reg reset for downstream port-3.
2	DSPT3_PRV_RST . Read-write. Reset: 0. Private dynamic reg reset for downstream port-3.
1	DSPT3_CFG_STICKY_RST . Read-write. Reset: 0. Cfg sticky reg reset for downstream port-3.
0	DSPT3_CFG_RST . Read-write. Reset: 0. Cfg reg reset for downstream port-3.

NBIO0NBIFRST0x0000005C...NBIO1NBIFRST2x0000005C (NBIFMM::SION_SDP_PORT_RST)

Reset bit for SDP Port control in SION

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x0000005C; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x0000005C; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:25	Reserved.
24	SION_AON_RST . Read-write. Reset: 0. Reset bit for SION-AON part.
23:12	Reserved.
11	MPDMAPM_NBIFSION_SDP_PORT_RST . Reset bit for PM-MPDMA SDP Port Control. AccessType: _inst[NBIF0_nbio[1:0]]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]]_aliasSMN: Reserved Reset: _inst[NBIF0_nbio[1:0]]_aliasSMN: 0
10	MPDMATE_NBIFSION_SDP_PORT_RST . Reset bit for TF-MPDMA SDP Port Control. AccessType: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: 0
9	NTB_DMA_SDP_PORT_RST . Read-write. Reset: 0. Reset bit for NTB-DMA SDP Port Control.
8	NTB_HST_SDP_PORT_RST . Read-write. Reset: 0. Reset bit for NTB-HST SDP Port Control.
7	Reserved.
6	MP4SDP_SDP_PORT_RST . Read-write. Reset: 0. Reset bit for MP4SDP SDP Port Control.
5	INT_NBIFSION_SDP_PORT_RST . Read-write. Reset: 0. Reset bit for INT-NBIFSION SDP Port Control.
4	ATDMA_NBIFSOIN_SDP_PORT_RST . Read-write. Reset: 0. Reset bit for ATDMA SDP Port Control (only valid for ATHUB-NBIFSION in LCLK).
3:2	Reserved.
1	NBIFSION_SYSHUB_SDP_PORT_RST . Read-write. Reset: 0. Reset bit for HST from nbifSION to syshub SDP Port Control.
0	SYSHUB_NBIFSION_SDP_PORT_RST . Read-write. Reset: 0. Reset bit for DMA from syshub to NBIFSION SDP Port Control.

NBIO0NBIFRST0x00000060...NBIO1NBIFRST1x00000060 (NBIFMM::BIF_DEV0_PF1_VF_FLR_INTR_STS)

Read,Write-1-to-clear. Reset: 0000_0000h.

nBIF's VF/softPF FLR interrupts status.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000060; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000060; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF31_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF31 FLR interrupt status.
30	DEV0_PF1_VF30_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF30 FLR interrupt status.
29	DEV0_PF1_VF29_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF29 FLR interrupt status.
28	DEV0_PF1_VF28_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF28 FLR interrupt status.
27	DEV0_PF1_VF27_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF27 FLR interrupt status.
26	DEV0_PF1_VF26_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF26 FLR interrupt status.
25	DEV0_PF1_VF25_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF25 FLR interrupt status.
24	DEV0_PF1_VF24_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF24 FLR interrupt status.
23	DEV0_PF1_VF23_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF23 FLR interrupt status.
22	DEV0_PF1_VF22_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF22 FLR interrupt status.
21	DEV0_PF1_VF21_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF21 FLR interrupt status.
20	DEV0_PF1_VF20_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF20 FLR interrupt status.
19	DEV0_PF1_VF19_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF19 FLR interrupt status.
18	DEV0_PF1_VF18_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF18 FLR interrupt status.
17	DEV0_PF1_VF17_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF17 FLR interrupt status.
16	DEV0_PF1_VF16_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF16 FLR interrupt status.
15	DEV0_PF1_VF15_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF15 FLR interrupt status.
14	DEV0_PF1_VF14_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF14 FLR interrupt status.
13	DEV0_PF1_VF13_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF13 FLR interrupt status.
12	DEV0_PF1_VF12_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF12 FLR interrupt status.
11	DEV0_PF1_VF11_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF11 FLR interrupt status.
10	DEV0_PF1_VF10_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF10 FLR interrupt status.
9	DEV0_PF1_VF9_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF9 FLR interrupt status.
8	DEV0_PF1_VF8_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF8 FLR interrupt status.
7	DEV0_PF1_VF7_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF7 FLR interrupt status.
6	DEV0_PF1_VF6_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF6 FLR interrupt status.
5	DEV0_PF1_VF5_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF5 FLR interrupt status.
4	DEV0_PF1_VF4_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF4 FLR interrupt status.
3	DEV0_PF1_VF3_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF3 FLR interrupt status.
2	DEV0_PF1_VF2_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF2 FLR interrupt status.
1	DEV0_PF1_VF1_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF1 FLR interrupt status.
0	DEV0_PF1_VF0_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0 PF1 VF0 FLR interrupt status.

NBIO0NBIFRST0x00000064...NBIO1NBIFRST2x00000064 (NBIFMM::BIF_RST_HW_DEBUG)

Read-write. Reset: FF00_FF00h.

hardware debug register.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000064; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000064; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31	BIF_RST_HW_31_DEBUG. Read-write. Reset: 1. bit31
30	BIF_RST_HW_30_DEBUG. Read-write. Reset: 1. bit30.
29	BIF_RST_HW_29_DEBUG. Read-write. Reset: 1. bit29.
28	BIF_RST_HW_28_DEBUG. Read-write. Reset: 1. bit28.
27	BIF_RST_HW_27_DEBUG. Read-write. Reset: 1. bit27.
26	BIF_RST_HW_26_DEBUG. Read-write. Reset: 1. bit26.
25	BIF_RST_HW_25_DEBUG. Read-write. Reset: 1. bit25.
24	BIF_RST_HW_24_DEBUG. Read-write. Reset: 1. bit24.
23	BIF_RST_HW_23_DEBUG. Read-write. Reset: 0. bit23.
22	BIF_RST_HW_22_DEBUG. Read-write. Reset: 0. bit22.
21	BIF_RST_HW_21_DEBUG. Read-write. Reset: 0. bit21
20	BIF_RST_HW_20_DEBUG. Read-write. Reset: 0. bit20
19	BIF_RST_HW_19_DEBUG. Read-write. Reset: 0. bit19.
18	BIF_RST_HW_18_DEBUG. Read-write. Reset: 0. bit18.
17	BIF_RST_HW_17_DEBUG. Read-write. Reset: 0. bit17.
16	BIF_RST_HW_16_DEBUG. Read-write. Reset: 0. bit16.
15	BIF_RST_HW_15_DEBUG. Read-write. Reset: 1. bit15
14	BIF_RST_HW_14_DEBUG. Read-write. Reset: 1. bit14.
13	BIF_RST_HW_13_DEBUG. Read-write. Reset: 1. bit13.
12	BIF_RST_HW_12_DEBUG. Read-write. Reset: 1. bit12.
11	BIF_RST_HW_11_DEBUG. Read-write. Reset: 1. bit11.
10	BIF_RST_HW_10_DEBUG. Read-write. Reset: 1. bit10.
9	BIF_RST_HW_09_DEBUG. Read-write. Reset: 1. bit9.
8	BIF_RST_HW_08_DEBUG. Read-write. Reset: 1. bit8.
7	BIF_RST_HW_07_DEBUG. Read-write. Reset: 0. bit7.
6	BIF_RST_HW_06_DEBUG. Read-write. Reset: 0. bit6.
5	BIF_RST_HW_05_DEBUG. Read-write. Reset: 0. bit5
4	BIF_RST_HW_04_DEBUG. Read-write. Reset: 0. bit4
3	BIF_RST_HW_03_DEBUG. Read-write. Reset: 0. bit3.
2	BIF_RST_HW_02_DEBUG. Read-write. Reset: 0. bit2.
1	BIF_RST_HW_01_DEBUG. Read-write. Reset: 0. bit1.
0	BIF_RST_HW_00_DEBUG. Read-write. Reset: 0. bit0.

NBIO0NBIFRST0x00000080...NBIO1NBIFRST2x00000080 (NBIFMM::BIF_INST_RESET_INTR_MASK)

nBIF's instance reset interrupts masking.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000080; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000080; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:10	Reserved.
9	EP1_LINK_RESET_CFG_ONLY_INTR_MASK. EP linkRst (under port-1) for cfg only. . AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	EP1_LINK_RESET_INTR_MASK. EP linkRst (under port-1). . AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7:2	Reserved.
1	EP0_LINK_RESET_CFG_ONLY_INTR_MASK. Read-write. Reset: 0. EP linkRst (under port-0) for cfg only.
0	EP0_LINK_RESET_INTR_MASK. Read-write. Reset: 0. EP linkRst (under port-0).

NBIO0NBIFRST0x00000084...NBIO1NBIFRST2x00000084 (NBIFMM::BIF_PF_FLR_INTR_MASK)

nBIF's PFs' FLR interrupts masking.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000084; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000084; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:10	Reserved.
9	DEV1_PF1_FLR_INTR_MASK. DEV1 PF1 FLR interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	DEV1_PF0_FLR_INTR_MASK. DEV1 PF0 FLR interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	DEV0_PF7_FLR_INTR_MASK. DEV0 PF7 FLR interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
6	DEV0_PF6_FLR_INTR_MASK. DEV0 PF6 FLR interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	DEV0_PF5_FLR_INTR_MASK. DEV0 PF5 FLR interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
4	DEV0_PF4_FLR_INTR_MASK. DEV0 PF4 FLR interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	DEV0_PF3_FLR_INTR_MASK. DEV0 PF3 FLR interrupt mask bit. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
2	DEV0_PF2_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF2 FLR interrupt mask bit.
1	DEV0_PF1_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 FLR interrupt mask bit.
0	DEV0_PF0_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF0 FLR interrupt mask bit.

NBIO0NBIFRST0x00000088...NBIO1NBIFRST2x00000088 (NBIFMM::BIF_D3HOTD0_INTR_MASK)

nBIF's D3hot to D0 interrupts masking.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000088; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000088; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:10	Reserved.
9	DEV1_PF1_D3HOTD0_INTR_MASK. DEV1 PF1 D3hot to D0 interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
8	DEV1_PF0_D3HOTD0_INTR_MASK. DEV1 PF0 D3hot to D0 interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
7	DEV0_PF7_D3HOTD0_INTR_MASK. DEV0 PF7 D3hot to D0 interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
6	DEV0_PF6_D3HOTD0_INTR_MASK. DEV0 PF6 D3hot to D0 interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
5	DEV0_PF5_D3HOTD0_INTR_MASK. DEV0 PF5 D3hot to D0 interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
4	DEV0_PF4_D3HOTD0_INTR_MASK. DEV0 PF4 D3hot to D0 interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
3	DEV0_PF3_D3HOTD0_INTR_MASK. DEV0 PF3 D3hot to D0 interrupt mask bit. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
2	DEV0_PF2_D3HOTD0_INTR_MASK. Read-write. Reset: 1. DEV0 PF2 D3hot to D0 interrupt mask bit.
1	DEV0_PF1_D3HOTD0_INTR_MASK. Read-write. Reset: 1. DEV0 PF1 D3hot to D0 interrupt mask bit.
0	DEV0_PF0_D3HOTD0_INTR_MASK. Read-write. Reset: 1. DEV0 PF0 D3hot to D0 interrupt mask bit.

NBIO0NBIFRST0x00000090...NBIO1NBIFRST2x00000090 (NBIFMM::BIF_POWER_INTR_MASK)

nBIF's power interrupts masking.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000090; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000090; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:18	Reserved.
17	PORT1_DSTATE_INTR_MASK. downstream port1's Dstate change interrupt masking. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	PORT0_DSTATE_INTR_MASK. Read-write. Reset: 0. downstream port0's Dstate change interrupt masking.
15:2	Reserved.
1	DEV1_PME_TURN_OFF_INTR_MASK. Port1's PME_TURN_OFF interrupt masking. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
0	DEV0_PME_TURN_OFF_INTR_MASK. Read-write. Reset: 0. Port0's PME_TURN_OFF interrupt masking.

NBIO0NBIFRST0x00000094...NBIO1NBIFRST2x00000094 (NBIFMM::BIF_PF_DSTATE_INTR_MASK)

nBIF's PFs' Dstate change interrupts masking.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000094; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000094; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:16	Reserved.
15	DEV1_PF7_DSTATE_INTR_MASK. DEV1 PF7 Dstate change interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
14	DEV1_PF6_DSTATE_INTR_MASK. DEV1 PF6 Dstate change interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13	DEV1_PF5_DSTATE_INTR_MASK. DEV1 PF5 Dstate change interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
12	DEV1_PF4_DSTATE_INTR_MASK. DEV1 PF4 Dstate change interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11	DEV1_PF3_DSTATE_INTR_MASK. DEV1 PF3 Dstate change interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
10	DEV1_PF2_DSTATE_INTR_MASK. DEV1 PF2 Dstate change interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
9	DEV1_PF1_DSTATE_INTR_MASK. DEV1 PF1 Dstate change interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	DEV1_PF0_DSTATE_INTR_MASK. DEV1 PF0 Dstate change interrupt mask bit. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	DEV0_PF7_DSTATE_INTR_MASK. Read-write. Reset: 0. DEV0 PF7 Dstate change interrupt mask bit.
6	DEV0_PF6_DSTATE_INTR_MASK. Read-write. Reset: 0. DEV0 PF6 Dstate change interrupt mask bit.
5	DEV0_PF5_DSTATE_INTR_MASK. Read-write. Reset: 0. DEV0 PF5 Dstate change interrupt mask bit.
4	DEV0_PF4_DSTATE_INTR_MASK. Read-write. Reset: 0. DEV0 PF4 Dstate change interrupt mask bit.
3	DEV0_PF3_DSTATE_INTR_MASK. Read-write. Reset: 0. DEV0 PF3 Dstate change interrupt mask bit.
2	DEV0_PF2_DSTATE_INTR_MASK. Read-write. Reset: 0. DEV0 PF2 Dstate change interrupt mask bit.
1	DEV0_PF1_DSTATE_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 Dstate change interrupt mask bit.
0	DEV0_PF0_DSTATE_INTR_MASK. Read-write. Reset: 0. DEV0 PF0 Dstate change interrupt mask bit.

**NBIO0NBIFRST0x000000A0...NBIO1NBIFRST1x000000A0
(NBIFMM::BIF_DEV0_PF1_VF_FLR_INTR_MASK)**

Read-write. Reset: 0000_0000h.

nBIF's VF/softPF FLR interrupts masking.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x000000A0; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x000000A0; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF31_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF31 FLR interrupt mask bit.
30	DEV0_PF1_VF30_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF30 FLR interrupt mask bit.
29	DEV0_PF1_VF29_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF29 FLR interrupt mask bit.
28	DEV0_PF1_VF28_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF28 FLR interrupt mask bit.
27	DEV0_PF1_VF27_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF27 FLR interrupt mask bit.
26	DEV0_PF1_VF26_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF26 FLR interrupt mask bit.
25	DEV0_PF1_VF25_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF25 FLR interrupt mask bit.
24	DEV0_PF1_VF24_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF24 FLR interrupt mask bit.
23	DEV0_PF1_VF23_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF23 FLR interrupt mask bit.
22	DEV0_PF1_VF22_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF22 FLR interrupt mask bit.
21	DEV0_PF1_VF21_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF21 FLR interrupt mask bit.
20	DEV0_PF1_VF20_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF20 FLR interrupt mask bit.
19	DEV0_PF1_VF19_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF19 FLR interrupt mask bit.
18	DEV0_PF1_VF18_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF18 FLR interrupt mask bit.
17	DEV0_PF1_VF17_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF17 FLR interrupt mask bit.
16	DEV0_PF1_VF16_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF16 FLR interrupt mask bit.
15	DEV0_PF1_VF15_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF15 FLR interrupt mask bit.
14	DEV0_PF1_VF14_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF14 FLR interrupt mask bit.
13	DEV0_PF1_VF13_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF13 FLR interrupt mask bit.
12	DEV0_PF1_VF12_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF12 FLR interrupt mask bit.
11	DEV0_PF1_VF11_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF11 FLR interrupt mask bit.
10	DEV0_PF1_VF10_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF10 FLR interrupt mask bit.
9	DEV0_PF1_VF9_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF9 FLR interrupt mask bit.
8	DEV0_PF1_VF8_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF8 FLR interrupt mask bit.
7	DEV0_PF1_VF7_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF7 FLR interrupt mask bit.
6	DEV0_PF1_VF6_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF6 FLR interrupt mask bit.
5	DEV0_PF1_VF5_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF5 FLR interrupt mask bit.
4	DEV0_PF1_VF4_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF4 FLR interrupt mask bit.
3	DEV0_PF1_VF3_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF3 FLR interrupt mask bit.
2	DEV0_PF1_VF2_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF2 FLR interrupt mask bit.
1	DEV0_PF1_VF1_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF1 FLR interrupt mask bit.
0	DEV0_PF1_VF0_FLR_INTR_MASK. Read-write. Reset: 0. DEV0 PF1 VF0 FLR interrupt mask bit.

NBIO0NBIFRST0x00000100...NBIO1NBIFRST2x00000100 (NBIFMM::BIF_PF_FLR_RST)

nBIF's PFs' FLR execute bits.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000100; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000100; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:10	Reserved.
9	DEV1_PF1_FLR_RST. DEV1 PF1 FLR reset execute (by SMU/MP). write 1 to init FLR. write 0 to finish FLR AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	DEV1_PF0_FLR_RST. DEV1 PF0 FLR reset execute (by SMU/MP). write 1 to init FLR. write 0 to finish FLR AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	DEV0_PF7_FLR_RST. DEV0 PF7 FLR reset execute (by SMU/MP). write 1 to init FLR. write 0 to finish FLR AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
6	DEV0_PF6_FLR_RST. DEV0 PF6 FLR reset execute (by SMU/MP). write 1 to init FLR. write 0 to finish FLR AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	DEV0_PF5_FLR_RST. DEV0 PF5 FLR reset execute (by SMU/MP). write 1 to init FLR. write 0 to finish FLR AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
4	DEV0_PF4_FLR_RST. DEV0 PF4 FLR reset execute (by SMU/MP). write 1 to init FLR. write 0 to finish FLR AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	DEV0_PF3_FLR_RST. DEV0 PF3 FLR reset execute (by SMU/MP). write 1 to init FLR. write 0 to finish FLR AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
2	DEV0_PF2_FLR_RST. Read-write. Reset: 0. DEV0 PF2 FLR reset execute (by SMU/MP). write 1 to init FLR. write 0 to finish FLR
1	DEV0_PF1_FLR_RST. Read-write. Reset: 0. DEV0 PF1 FLR reset execute (by SMU/MP). write 1 to init FLR. write 0 to finish FLR
0	DEV0_PF0_FLR_RST. Read-write. Reset: 0. DEV0 PF0 FLR reset execute (by SMU/MP). write 1 to init FLR. write 0 to finish FLR

NBIO0NBIFRST0x00000108...NBIO1NBIFRST2x00000108 (NBIFMM::BIF_PF_FLR_PROTECT)

nBIF's PFs' FLR protection.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000108; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000108; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31	DEV1_PF7_TRANS_IDLE. dev1's PF7 pipeline idle AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	DEV1_PF6_TRANS_IDLE. dev1's PF6 pipeline idle AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	DEV1_PF5_TRANS_IDLE. dev1's PF5 pipeline idle AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	DEV1_PF4_TRANS_IDLE. dev1's PF4 pipeline idle AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27	DEV1_PF3_TRANS_IDLE. dev1's PF3 pipeline idle AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
26	DEV1_PF2_TRANS_IDLE. dev1's PF2 pipeline idle AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
25	DEV1_PF1_TRANS_IDLE. dev1's PF1 pipeline idle AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
24	DEV1_PF0_TRANS_IDLE. dev1's PF0 pipeline idle AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-only AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23	DEV0_PF7_TRANS_IDLE. Read-only. Reset: 0. dev0's PF7 pipeline idle
22	DEV0_PF6_TRANS_IDLE. Read-only. Reset: 0. dev0's PF6 pipeline idle
21	DEV0_PF5_TRANS_IDLE. Read-only. Reset: 0. dev0's PF5 pipeline idle
20	DEV0_PF4_TRANS_IDLE. Read-only. Reset: 0. dev0's PF4 pipeline idle
19	DEV0_PF3_TRANS_IDLE. Read-only. Reset: 0. dev0's PF3 pipeline idle
18	DEV0_PF2_TRANS_IDLE. Read-only. Reset: 0. dev0's PF2 pipeline idle
17	DEV0_PF1_TRANS_IDLE. Read-only. Reset: 0. dev0's PF1 pipeline idle
16	DEV0_PF0_TRANS_IDLE. Read-only. Reset: 0. dev0's PF0 pipeline idle
15	DEV1_PF7_FLR_PROTECT. Dev1's PF7 FLR reset execute (by SMU/MP). 1= to init FLR HW pipeline protection. Auto clear AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
14	DEV1_PF6_FLR_PROTECT. Dev1's PF6 FLR reset execute (by SMU/MP). 1= to init FLR HW pipeline protection. Auto clear AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13	DEV1_PF5_FLR_PROTECT. Dev1's PF5 FLR reset execute (by SMU/MP). 1= to init FLR HW pipeline protection. Auto clear

	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
12	DEV1_PF4_FLR_PROTECT. Dev1's PF4 FLR reset execute (by SMU/MP). 1= to init FLR HW pipeline protection. Auto clear
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11	DEV1_PF3_FLR_PROTECT. Dev1's PF3 FLR reset execute (by SMU/MP). 1= to init FLR HW pipeline protection. Auto clear
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
10	DEV1_PF2_FLR_PROTECT. Dev1's PF2 FLR reset execute (by SMU/MP). 1= to init FLR HW pipeline protection. Auto clear
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
9	DEV1_PF1_FLR_PROTECT. Dev1's PF1 FLR reset execute (by SMU/MP). 1= to init FLR HW pipeline protection. Auto clear
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
8	DEV1_PF0_FLR_PROTECT. Dev1's PF0 FLR reset execute (by SMU/MP). 1= to init FLR HW pipeline protection. Auto clear
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	DEV0_PF7_FLR_PROTECT. Read-write. Reset: 0. dev0's PF7 FLR reset execute (by SMU/MP). write 1 to init FLR HW pipeline protection. Auto clear
6	DEV0_PF6_FLR_PROTECT. Read-write. Reset: 0. dev0's PF6 FLR reset execute (by SMU/MP). write 1 to init FLR HW pipeline protection. Auto clear
5	DEV0_PF5_FLR_PROTECT. Read-write. Reset: 0. dev0's PF5 FLR reset execute (by SMU/MP). write 1 to init FLR HW pipeline protection. Auto clear
4	DEV0_PF4_FLR_PROTECT. Read-write. Reset: 0. dev0's PF4 FLR reset execute (by SMU/MP). write 1 to init FLR HW pipeline protection. Auto clear
3	DEV0_PF3_FLR_PROTECT. Read-write. Reset: 0. dev0's PF3 FLR reset execute (by SMU/MP). write 1 to init FLR HW pipeline protection. Auto clear
2	DEV0_PF2_FLR_PROTECT. Read-write. Reset: 0. dev0's PF2 FLR reset execute (by SMU/MP). write 1 to init FLR HW pipeline protection. Auto clear
1	DEV0_PF1_FLR_PROTECT. Read-write. Reset: 0. dev0's PF1 FLR reset execute (by SMU/MP). write 1 to init FLR HW pipeline protection. Auto clear
0	DEV0_PF0_FLR_PROTECT. Read-write. Reset: 0. dev0's PF0 FLR reset execute (by SMU/MP). write 1 to init FLR HW pipeline protection. Auto clear

NBIO0NBIFRST0x00000110...NBIO1NBIFRST2x00000110 (NBIFMM::BIF_PF_FLR_PROTECT3)

nBIF's PFs' FLR protection.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000110; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000110; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:2	Reserved.
1	DEV0_PF1_VF_FLR_CTRL. dev0's PF1 and VF FLR reset control. 1: VF will be reset by PF flr. 0: VF will not be reset by PF flr. AccessType: <u>_inst[NBIF[1:0]]_nbio[1:0]_aliasSMN</u> : Read-write AccessType: <u>_instNBIF2_nbio[1:0]_aliasSMN</u> : Reserved Reset: <u>_inst[NBIF[1:0]]_nbio[1:0]_aliasSMN</u> : 1
0	Reserved.

NBIO0NBIFRST0x00000120...NBIO1NBIFRST1x00000120 (NBIFMM::BIF_DEV0_PF1_VF_FLR_RST)

Read-write. Reset: 0000_0000h.

nBIF's VF/softPF FLR executing bits.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000120; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000120; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF31_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF31 FLR executing bit. 1= Init; 0= Finish FLR.
30	DEV0_PF1_VF30_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF30 FLR executing bit. 1= Init; 0= Finish FLR.
29	DEV0_PF1_VF29_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF29 FLR executing bit. 1= Init; 0= Finish FLR.
28	DEV0_PF1_VF28_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF28 FLR executing bit. 1= Init; 0= Finish FLR.
27	DEV0_PF1_VF27_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF27 FLR executing bit. 1= Init; 0= Finish FLR.
26	DEV0_PF1_VF26_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF26 FLR executing bit. 1= Init; 0= Finish FLR.
25	DEV0_PF1_VF25_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF25 FLR executing bit. 1= Init; 0= Finish FLR.
24	DEV0_PF1_VF24_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF24 FLR executing bit. 1= Init; 0= Finish FLR.
23	DEV0_PF1_VF23_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF23 FLR executing bit. 1= Init; 0= Finish FLR.
22	DEV0_PF1_VF22_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF22 FLR executing bit. 1= Init; 0= Finish FLR.
21	DEV0_PF1_VF21_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF21 FLR executing bit. 1= Init; 0= Finish FLR.
20	DEV0_PF1_VF20_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF20 FLR executing bit. 1= Init; 0= Finish FLR.
19	DEV0_PF1_VF19_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF19 FLR executing bit. 1= Init; 0= Finish FLR.
18	DEV0_PF1_VF18_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF18 FLR executing bit. 1= Init; 0= Finish FLR.
17	DEV0_PF1_VF17_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF17 FLR executing bit. 1= Init; 0= Finish FLR.
16	DEV0_PF1_VF16_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF16 FLR executing bit. 1= Init; 0= Finish FLR.
15	DEV0_PF1_VF15_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF15 FLR executing bit. 1= Init; 0= Finish FLR.
14	DEV0_PF1_VF14_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF14 FLR executing bit. 1= Init; 0= Finish FLR.
13	DEV0_PF1_VF13_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF13 FLR executing bit. 1= Init; 0= Finish FLR.
12	DEV0_PF1_VF12_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF12 FLR executing bit. 1= Init; 0= Finish FLR.
11	DEV0_PF1_VF11_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF11 FLR executing bit. 1= Init; 0= Finish FLR.
10	DEV0_PF1_VF10_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF10 FLR executing bit. 1= Init; 0= Finish FLR.
9	DEV0_PF1_VF9_FLR_RST . Read-write. Reset: 0. DEV0 PF1 VF9 FLR executing bit. 1= Init; 0= Finish FLR.

8	DEV0_PF1_VF8_FLR_RST. Read-write. Reset: 0. DEV0 PF1 VF8 FLR executing bit. 1= Init; 0= Finish FLR.
7	DEV0_PF1_VF7_FLR_RST. Read-write. Reset: 0. DEV0 PF1 VF7 FLR executing bit. 1= Init; 0= Finish FLR.
6	DEV0_PF1_VF6_FLR_RST. Read-write. Reset: 0. DEV0 PF1 VF6 FLR executing bit. 1= Init; 0= Finish FLR.
5	DEV0_PF1_VF5_FLR_RST. Read-write. Reset: 0. DEV0 PF1 VF5 FLR executing bit. 1= Init; 0= Finish FLR.
4	DEV0_PF1_VF4_FLR_RST. Read-write. Reset: 0. DEV0 PF1 VF4 FLR executing bit. 1= Init; 0= Finish FLR.
3	DEV0_PF1_VF3_FLR_RST. Read-write. Reset: 0. DEV0 PF1 VF3 FLR executing bit. 1= Init; 0= Finish FLR.
2	DEV0_PF1_VF2_FLR_RST. Read-write. Reset: 0. DEV0 PF1 VF2 FLR executing bit. 1= Init; 0= Finish FLR.
1	DEV0_PF1_VF1_FLR_RST. Read-write. Reset: 0. DEV0 PF1 VF1 FLR executing bit. 1= Init; 0= Finish FLR.
0	DEV0_PF1_VF0_FLR_RST. Read-write. Reset: 0. DEV0 PF1 VF0 FLR executing bit. 1= Init; 0= Finish FLR.

NBIO0NBIFRST0x00000140...NBIO1NBIFRST2x00000140 (NBIFMM::BIF_DEV0_PF0_DSTATE_VALUE)

Read-write. Reset: 0000_0000h.

nBIF's PF0 DState change target/ack values.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000140; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000140; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description										
31:18	Reserved.										
17:16	DEV0_PF0_DSTATE_ACK_VALUE. Read-write. Reset: 0h. DEV0_PF0 ack Dstate from SMU/MP.										
	ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										
15:3	Reserved.										
2	DEV0_PF0_DSTATE_NEED_D3TOD0_RESET. Read-write. Reset: 0. DEV0_PF0 Dstate change need do D3hot to D0 reset.										
1:0	DEV0_PF0_DSTATE_TGT_VALUE. Read-write. Reset: 0h. DEV0_PF0 target Dstate.										
	ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										

NBIO0NBIFRST0x00000144...NBIO1NBIFRST2x00000144 (NBIFMM::BIF_DEV0_PF1_DSTATE_VALUE)

Read-write. Reset: 0000_0000h.

nBIF's PF1 DState change target/ack values.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000144; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000144; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description										
31:18	Reserved.										
17:16	DEV0_PF1_DSTATE_ACK_VALUE. Read-write. Reset: 0h. DEV0_PF1 ack Dstate from SMU/MP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										
15:3	Reserved.										
2	DEV0_PF1_DSTATE_NEED_D3TOD0_RESET. Read-write. Reset: 0. DEV0_PF1 Dstate change need do D3hot to D0 reset.										
1:0	DEV0_PF1_DSTATE_TGT_VALUE. Read-write. Reset: 0h. DEV0_PF1 target Dstate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										

NBIO0NBIFRST0x00000148...NBIO1NBIFRST2x00000148 (NBIFMM::BIF_DEV0_PF2_DSTATE_VALUE)

Read-write. Reset: 0000_0000h.

nBIF's PF2 DState change target/ack values.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x00000148; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x00000148; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description										
31:18	Reserved.										
17:16	DEV0_PF2_DSTATE_ACK_VALUE. Read-write. Reset: 0h. DEV0_PF2 ack Dstate from SMU/MP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										
15:3	Reserved.										
2	DEV0_PF2_DSTATE_NEED_D3TOD0_RESET. Read-write. Reset: 0. DEV0_PF2 Dstate change need do D3hot to D0 reset.										
1:0	DEV0_PF2_DSTATE_TGT_VALUE. Read-write. Reset: 0h. DEV0_PF2 target Dstate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										

NBIO0NBIFRST0x0000014C...NBIO1NBIFRST1x0000014C (NBIFMM::BIF_DEV0_PF3_DSTATE_VALUE)

Read-write. Reset: 0000_0000h.

nBIF's PF3 DState change target/ack values.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x0000014C; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x0000014C; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description										
31:18	Reserved.										
17:16	DEV0_PF3_DSTATE_ACK_VALUE. Read-write. Reset: 0h. DEV0_PF3 ack Dstate from SMU/MP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										
15:3	Reserved.										
2	DEV0_PF3_DSTATE_NEED_D3TOD0_RESET. Read-write. Reset: 0. DEV0_PF3 Dstate change need do D3hot to D0 reset.										
1:0	DEV0_PF3_DSTATE_TGT_VALUE. Read-write. Reset: 0h. DEV0_PF3 target Dstate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										

NBIO[0...1]NBIFRST0x00000150 (NBIFMM::BIF_DEV0_PF4_DSTATE_VALUE)

Read-write. Reset: 0000_0000h.

nBIF's PF4 DState change target/ack values.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x00000150; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description										
31:18	Reserved.										
17:16	DEV0_PF4_DSTATE_ACK_VALUE. Read-write. Reset: 0h. DEV0_PF4 ack Dstate from SMU/MP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										
15:3	Reserved.										
2	DEV0_PF4_DSTATE_NEED_D3TOD0_RESET. Read-write. Reset: 0. DEV0_PF4 Dstate change need do D3hot to D0 reset.										
1:0	DEV0_PF4_DSTATE_TGT_VALUE. Read-write. Reset: 0h. DEV0_PF4 target Dstate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										

NBIO[0...1]NBIFRST0x00000154 (NBIFMM::BIF_DEV0_PF5_DSTATE_VALUE)

Read-write. Reset: 0000_0000h.

nBIF's PF5 DState change target/ack values.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x00000154; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description										
31:18	Reserved.										
17:16	DEV0_PF5_DSTATE_ACK_VALUE. Read-write. Reset: 0h. DEV0_PF5 ack Dstate from SMU/MP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										
15:3	Reserved.										
2	DEV0_PF5_DSTATE_NEED_D3TOD0_RESET. Read-write. Reset: 0. DEV0_PF5 Dstate change need do D3hot to D0 reset.										
1:0	DEV0_PF5_DSTATE_TGT_VALUE. Read-write. Reset: 0h. DEV0_PF5 target Dstate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										

NBIO[0...1]NBIFRST0x00000158 (NBIFMM::BIF_DEV0_PF6_DSTATE_VALUE)

Read-write. Reset: 0000_0000h.

nBIF's PF6 DState change target/ack values.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x00000158; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description										
31:18	Reserved.										
17:16	DEV0_PF6_DSTATE_ACK_VALUE. Read-write. Reset: 0h. DEV0_PF6 ack Dstate from SMU/MP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										
15:3	Reserved.										
2	DEV0_PF6_DSTATE_NEED_D3TOD0_RESET. Read-write. Reset: 0. DEV0_PF6 Dstate change need do D3hot to D0 reset.										
1:0	DEV0_PF6_DSTATE_TGT_VALUE. Read-write. Reset: 0h. DEV0_PF6 target Dstate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										

NBIO[0...1]NBIFRST0x0000015C (NBIFMM::BIF_DEV0_PF7_DSTATE_VALUE)

Read-write. Reset: 0000_0000h.

nBIF's PF7 DState change target/ack values.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x0000015C; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description										
31:18	Reserved.										
17:16	DEV0_PF7_DSTATE_ACK_VALUE. Read-write. Reset: 0h. DEV0_PF7 ack Dstate from SMU/MP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										
15:3	Reserved.										
2	DEV0_PF7_DSTATE_NEED_D3TOD0_RESET. Read-write. Reset: 0. DEV0_PF7 Dstate change need do D3hot to D0 reset.										
1:0	DEV0_PF7_DSTATE_TGT_VALUE. Read-write. Reset: 0h. DEV0_PF7 target Dstate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										

NBIO0NBIFRST0x000001E0...NBIO1NBIFRST2x000001E0 (NBIFMM::DEV0_PF0_D3HOTD0_RST_CTRL)

Read-write. Reset: 0000_001Bh.

PF0 FLR control regs.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x000001E0; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x000001E0; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:5	Reserved.
4	PF_PRV_STICKY_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private sticky reg; 0= Not reset.
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private dynamic reg; 0= Not reset.
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF D3HOT_TO_D0 reset PF's sticky cfg reg; 0= Not reset.
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's FLR-excluded cfg reg; 0= Not reset.
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's cfg reg; 0= Not reset.

NBIO0NBIFRST0x000001E4...NBIO1NBIFRST2x000001E4 (NBIFMM::DEV0_PF1_D3HOTD0_RST_CTRL)

Read-write. Reset: 0000_001Bh.

PF1 FLR control regs.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x000001E4; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x000001E4; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:5	Reserved.
4	PF_PRV_STICKY_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private sticky reg; 0= Not reset.
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private dynamic reg; 0= Not reset.
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF D3HOT_TO_D0 reset PF's sticky cfg reg; 0= Not reset.
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's FLR-excluded cfg reg; 0= Not reset.
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's cfg reg; 0= Not reset.

NBIO0NBIFRST0x000001E8...NBIO1NBIFRST2x000001E8 (NBIFMM::DEV0_PF2_D3HOTD0_RST_CTRL)

Read-write. Reset: 0000_001Bh.

PF2 FLR control regs.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x000001E8; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x000001E8; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description
31:5	Reserved.
4	PF_PRV_STICKY_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private sticky reg; 0= Not reset.
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private dynamic reg; 0= Not reset.
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF D3HOT_TO_D0 reset PF's sticky cfg reg; 0= Not reset.
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's FLR-excluded cfg reg; 0= Not reset.
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's cfg reg; 0= Not reset.

NBIO0NBIFRST0x000001EC...NBIO1NBIFRST1x000001EC (NBIFMM::DEV0_PF3_D3HOTD0_RST_CTRL)

Read-write. Reset: 0000_001Bh.

PF3 FLR control regs.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x000001EC; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x000001EC; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31:5	Reserved.
4	PF_PRV_STICKY_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private sticky reg; 0= Not reset.
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private dynamic reg; 0= Not reset.
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF D3HOT_TO_D0 reset PF's sticky cfg reg; 0= Not reset.
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's FLR-excluded cfg reg; 0= Not reset.
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's cfg reg; 0= Not reset.

NBIO[0...1]NBIFRST0x000001F0 (NBIFMM::DEV0_PF4_D3HOTD0_RST_CTRL)

Read-write. Reset: 0000_001Bh.

PF4 FLR control regs.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x000001F0; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description
31:5	Reserved.
4	PF_PRV_STICKY_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private sticky reg; 0= Not reset.
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private dynamic reg; 0= Not reset.
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF D3HOT_TO_D0 reset PF's sticky cfg reg; 0= Not reset.
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's FLR-excluded cfg reg; 0= Not reset.
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's cfg reg; 0= Not reset.

NBIO[0...1]NBIFRST0x000001F4 (NBIFMM::DEV0_PF5_D3HOTD0_RST_CTRL)

Read-write. Reset: 0000_001Bh.

PF5 FLR control regs.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x000001F4; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description
31:5	Reserved.
4	PF_PRV_STICKY_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private sticky reg; 0= Not reset.
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private dynamic reg; 0= Not reset.
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF D3HOT_TO_D0 reset PF's sticky cfg reg; 0= Not reset.
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's FLR-excluded cfg reg; 0= Not reset.
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's cfg reg; 0= Not reset.

NBIO[0...1]NBIFRST0x000001F8 (NBIFMM::DEV0_PF6_D3HOTD0_RST_CTRL)

Read-write. Reset: 0000_001Bh.

PF6 FLR control regs.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x000001F8; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description
31:5	Reserved.
4	PF_PRV_STICKY_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private sticky reg; 0= Not reset.
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private dynamic reg; 0= Not reset.
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF D3HOT_TO_D0 reset PF's sticky cfg reg; 0= Not reset.
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's FLR-excluded cfg reg; 0= Not reset.
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's cfg reg; 0= Not reset.

NBIO[0...1]NBIFRST0x000001FC (NBIFMM::DEV0_PF7_D3HOTD0_RST_CTRL)

Read-write. Reset: 0000_001Bh.

PF7 FLR control regs.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x000001FC; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description
31:5	Reserved.
4	PF_PRV_STICKY_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private sticky reg; 0= Not reset.
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private dynamic reg; 0= Not reset.
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF D3HOT_TO_D0 reset PF's sticky cfg reg; 0= Not reset.
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's FLR-excluded cfg reg; 0= Not reset.
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's cfg reg; 0= Not reset.

NBIO0NBIFRST0x00000200...NBIO1NBIFRST1x00000200 (NBIFMM::BIF_DEV0_PF1_VF_FLR_PROTECT)

Read-write. Reset: 0000_0000h.

nBIF's VF FLR data pipe protection.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000200; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000200; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF31_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF31 FLR data pipe protect. 1= Start protect. auto clear.
30	DEV0_PF1_VF30_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF30 FLR data pipe protect. 1= Start protect. auto clear.
29	DEV0_PF1_VF29_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF29 FLR data pipe protect. 1= Start protect. auto clear.
28	DEV0_PF1_VF28_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF28 FLR data pipe protect. 1= Start protect. auto clear.
27	DEV0_PF1_VF27_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF27 FLR data pipe protect. 1= Start protect. auto clear.
26	DEV0_PF1_VF26_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF26 FLR data pipe protect. 1= Start protect. auto clear.
25	DEV0_PF1_VF25_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF25 FLR data pipe protect. 1= Start protect. auto clear.
24	DEV0_PF1_VF24_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF24 FLR data pipe protect. 1= Start protect. auto clear.
23	DEV0_PF1_VF23_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF23 FLR data pipe protect. 1= Start protect. auto clear.
22	DEV0_PF1_VF22_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF22 FLR data pipe protect. 1= Start protect. auto clear.
21	DEV0_PF1_VF21_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF21 FLR data pipe protect. 1= Start protect. auto clear.
20	DEV0_PF1_VF20_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF20 FLR data pipe protect. 1= Start protect. auto clear.
19	DEV0_PF1_VF19_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF19 FLR data pipe protect. 1= Start protect. auto clear.
18	DEV0_PF1_VF18_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF18 FLR data pipe protect. 1= Start protect. auto clear.
17	DEV0_PF1_VF17_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF17 FLR data pipe protect. 1= Start protect. auto clear.
16	DEV0_PF1_VF16_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF16 FLR data pipe protect. 1= Start protect. auto clear.
15	DEV0_PF1_VF15_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF15 FLR data pipe protect. 1= Start protect. auto clear.
14	DEV0_PF1_VF14_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF14 FLR data pipe protect. 1= Start protect. auto clear.
13	DEV0_PF1_VF13_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF13 FLR data pipe protect. 1= Start protect. auto clear.
12	DEV0_PF1_VF12_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF12 FLR data pipe protect. 1= Start protect. auto clear.
11	DEV0_PF1_VF11_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF11 FLR data pipe protect. 1= Start protect. auto clear.
10	DEV0_PF1_VF10_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF10 FLR data pipe protect. 1= Start protect. auto clear.

9	DEV0_PF1_VF9_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF9 FLR data pipe protect. 1= Start protect. auto clear.
8	DEV0_PF1_VF8_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF8 FLR data pipe protect. 1= Start protect. auto clear.
7	DEV0_PF1_VF7_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF7 FLR data pipe protect. 1= Start protect. auto clear.
6	DEV0_PF1_VF6_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF6 FLR data pipe protect. 1= Start protect. auto clear.
5	DEV0_PF1_VF5_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF5 FLR data pipe protect. 1= Start protect. auto clear.
4	DEV0_PF1_VF4_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF4 FLR data pipe protect. 1= Start protect. auto clear.
3	DEV0_PF1_VF3_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF3 FLR data pipe protect. 1= Start protect. auto clear.
2	DEV0_PF1_VF2_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF2 FLR data pipe protect. 1= Start protect. auto clear.
1	DEV0_PF1_VF1_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF1 FLR data pipe protect. 1= Start protect. auto clear.
0	DEV0_PF1_VF0_FLR_PROTECT. Read-write. Reset: 0. DEV0 PF1 VF0 FLR data pipe protect. 1= Start protect. auto clear.

**NBIO0NBIFRST0x00000300...NBIO1NBIFRST1x00000300
(NBIFMM::BIF_DEV0_PF1_RST_VF_FLR_IDLE1)**

Read-only. Reset: 0000_0000h.

idle for VF FLR.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000300; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000300; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF63_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF63 has no outstanding DMA and host transactions.
30	DEV0_PF1_VF62_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF62 has no outstanding DMA and host transactions.
29	DEV0_PF1_VF61_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF61 has no outstanding DMA and host transactions.
28	DEV0_PF1_VF60_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF60 has no outstanding DMA and host transactions.
27	DEV0_PF1_VF59_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF59 has no outstanding DMA and host transactions.
26	DEV0_PF1_VF58_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF58 has no outstanding DMA and host transactions.
25	DEV0_PF1_VF57_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF57 has no outstanding DMA and host transactions.
24	DEV0_PF1_VF56_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF56 has no outstanding DMA and host transactions.
23	DEV0_PF1_VF55_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF55 has no outstanding DMA and host transactions.
22	DEV0_PF1_VF54_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF54 has no outstanding DMA and host transactions.
21	DEV0_PF1_VF53_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF53 has no outstanding DMA and host transactions.
20	DEV0_PF1_VF52_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF52 has no outstanding DMA and host transactions.
19	DEV0_PF1_VF51_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF51 has no outstanding DMA and host transactions.
18	DEV0_PF1_VF50_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF50 has no outstanding DMA and host transactions.
17	DEV0_PF1_VF49_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF49 has no outstanding DMA and host transactions.
16	DEV0_PF1_VF48_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF48 has no outstanding DMA and host transactions.
15	DEV0_PF1_VF47_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF47 has no outstanding DMA and host transactions.
14	DEV0_PF1_VF46_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF46 has no outstanding DMA and host transactions.
13	DEV0_PF1_VF45_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF45 has no outstanding DMA and host transactions.
12	DEV0_PF1_VF44_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF44 has no outstanding DMA and host transactions.
11	DEV0_PF1_VF43_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF43 has no outstanding DMA and host transactions.
10	DEV0_PF1_VF42_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF42 has no outstanding DMA and host transactions.

9	DEV0_PF1_VF41_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF41 has no outstanding DMA and host transactions.
8	DEV0_PF1_VF40_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF40 has no outstanding DMA and host transactions.
7	DEV0_PF1_VF39_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF39 has no outstanding DMA and host transactions.
6	DEV0_PF1_VF38_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF38 has no outstanding DMA and host transactions.
5	DEV0_PF1_VF37_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF37 has no outstanding DMA and host transactions.
4	DEV0_PF1_VF36_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF36 has no outstanding DMA and host transactions.
3	DEV0_PF1_VF35_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF35 has no outstanding DMA and host transactions.
2	DEV0_PF1_VF34_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF34 has no outstanding DMA and host transactions.
1	DEV0_PF1_VF33_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF33 has no outstanding DMA and host transactions.
0	DEV0_PF1_VF32_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF32 has no outstanding DMA and host transactions.

**NBIO0NBIFRST0x00000304...NBIO1NBIFRST1x00000304
(NBIFMM::BIF_DEV0_PF1_RST_VF_FLR_IDLE2)**

Read-only. Reset: 0000_0000h.

idle for VF FLR.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000304; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000304; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF95_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF95 has no outstanding DMA and host transactions.
30	DEV0_PF1_VF94_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF94 has no outstanding DMA and host transactions.
29	DEV0_PF1_VF93_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF93 has no outstanding DMA and host transactions.
28	DEV0_PF1_VF92_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF92 has no outstanding DMA and host transactions.
27	DEV0_PF1_VF91_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF91 has no outstanding DMA and host transactions.
26	DEV0_PF1_VF90_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF90 has no outstanding DMA and host transactions.
25	DEV0_PF1_VF89_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF89 has no outstanding DMA and host transactions.
24	DEV0_PF1_VF88_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF88 has no outstanding DMA and host transactions.
23	DEV0_PF1_VF87_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF87 has no outstanding DMA and host transactions.
22	DEV0_PF1_VF86_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF86 has no outstanding DMA and host transactions.
21	DEV0_PF1_VF85_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF85 has no outstanding DMA and host transactions.
20	DEV0_PF1_VF84_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF84 has no outstanding DMA and host transactions.
19	DEV0_PF1_VF83_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF83 has no outstanding DMA and host transactions.
18	DEV0_PF1_VF82_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF82 has no outstanding DMA and host transactions.
17	DEV0_PF1_VF81_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF81 has no outstanding DMA and host transactions.
16	DEV0_PF1_VF80_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF80 has no outstanding DMA and host transactions.
15	DEV0_PF1_VF79_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF79 has no outstanding DMA and host transactions.
14	DEV0_PF1_VF78_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF78 has no outstanding DMA and host transactions.
13	DEV0_PF1_VF77_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF77 has no outstanding DMA and host transactions.
12	DEV0_PF1_VF76_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF76 has no outstanding DMA and host transactions.
11	DEV0_PF1_VF75_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF75 has no outstanding DMA and host transactions.
10	DEV0_PF1_VF74_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF74 has no outstanding DMA and host transactions.

9	DEV0_PF1_VF73_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF73 has no outstanding DMA and host transactions.
8	DEV0_PF1_VF72_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF72 has no outstanding DMA and host transactions.
7	DEV0_PF1_VF71_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF71 has no outstanding DMA and host transactions.
6	DEV0_PF1_VF70_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF70 has no outstanding DMA and host transactions.
5	DEV0_PF1_VF69_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF69 has no outstanding DMA and host transactions.
4	DEV0_PF1_VF68_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF68 has no outstanding DMA and host transactions.
3	DEV0_PF1_VF67_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF67 has no outstanding DMA and host transactions.
2	DEV0_PF1_VF66_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF66 has no outstanding DMA and host transactions.
1	DEV0_PF1_VF65_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF65 has no outstanding DMA and host transactions.
0	DEV0_PF1_VF64_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF64 has no outstanding DMA and host transactions.

**NBIO0NBIFRST0x00000308...NBIO1NBIFRST1x00000308
(NBIFMM::BIF_DEV0_PF1_RST_VF_FLR_IDLE3)**

Read-only. Reset: 0000_0000h.

idle for VF FLR.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000308; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000308; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF127_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF127 has no outstanding DMA and host transactions.
30	DEV0_PF1_VF126_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF126 has no outstanding DMA and host transactions.
29	DEV0_PF1_VF125_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF125 has no outstanding DMA and host transactions.
28	DEV0_PF1_VF124_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF124 has no outstanding DMA and host transactions.
27	DEV0_PF1_VF123_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF123 has no outstanding DMA and host transactions.
26	DEV0_PF1_VF122_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF122 has no outstanding DMA and host transactions.
25	DEV0_PF1_VF121_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF121 has no outstanding DMA and host transactions.
24	DEV0_PF1_VF120_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF120 has no outstanding DMA and host transactions.
23	DEV0_PF1_VF119_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF119 has no outstanding DMA and host transactions.
22	DEV0_PF1_VF118_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF118 has no outstanding DMA and host transactions.
21	DEV0_PF1_VF117_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF117 has no outstanding DMA and host transactions.
20	DEV0_PF1_VF116_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF116 has no outstanding DMA and host transactions.
19	DEV0_PF1_VF115_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF115 has no outstanding DMA and host transactions.
18	DEV0_PF1_VF114_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF114 has no outstanding DMA and host transactions.
17	DEV0_PF1_VF113_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF113 has no outstanding DMA and host transactions.
16	DEV0_PF1_VF112_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF112 has no outstanding DMA and host transactions.
15	DEV0_PF1_VF111_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF111 has no outstanding DMA and host transactions.
14	DEV0_PF1_VF110_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF110 has no outstanding DMA and host transactions.
13	DEV0_PF1_VF109_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF109 has no outstanding DMA and host transactions.
12	DEV0_PF1_VF108_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF108 has no outstanding DMA and host transactions.
11	DEV0_PF1_VF107_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF107 has no outstanding DMA and host transactions.
10	DEV0_PF1_VF106_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF106 has no outstanding DMA and host transactions.

9	DEV0_PF1_VF105_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF105 has no outstanding DMA and host transactions.
8	DEV0_PF1_VF104_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF104 has no outstanding DMA and host transactions.
7	DEV0_PF1_VF103_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF103 has no outstanding DMA and host transactions.
6	DEV0_PF1_VF102_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF102 has no outstanding DMA and host transactions.
5	DEV0_PF1_VF101_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF101 has no outstanding DMA and host transactions.
4	DEV0_PF1_VF100_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF100 has no outstanding DMA and host transactions.
3	DEV0_PF1_VF99_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF99 has no outstanding DMA and host transactions.
2	DEV0_PF1_VF98_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF98 has no outstanding DMA and host transactions.
1	DEV0_PF1_VF97_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF97 has no outstanding DMA and host transactions.
0	DEV0_PF1_VF96_TRANS_IDLE. Read-only. Reset: 0. Indicate DEV0 PF1 VF96 has no outstanding DMA and host transactions.

**NBIO0NBIFRST0x0000030C...NBIO1NBIFRST1x0000030C
(NBIFMM::BIF_DEV0_PF1_VF_FLR_INTR_STS1)**

Read,Write-1-to-clear. Reset: 0000_0000h.

nBIF's VF FLR interrupts status.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x0000030C; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x0000030C; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF63_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF63 FLR interrupt status.
30	DEV0_PF1_VF62_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF62 FLR interrupt status.
29	DEV0_PF1_VF61_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF61 FLR interrupt status.
28	DEV0_PF1_VF60_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF60 FLR interrupt status.
27	DEV0_PF1_VF59_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF59 FLR interrupt status.
26	DEV0_PF1_VF58_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF58 FLR interrupt status.
25	DEV0_PF1_VF57_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF57 FLR interrupt status.
24	DEV0_PF1_VF56_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF56 FLR interrupt status.
23	DEV0_PF1_VF55_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF55 FLR interrupt status.
22	DEV0_PF1_VF54_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF54 FLR interrupt status.
21	DEV0_PF1_VF53_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF53 FLR interrupt status.
20	DEV0_PF1_VF52_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF52 FLR interrupt status.
19	DEV0_PF1_VF51_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF51 FLR interrupt status.
18	DEV0_PF1_VF50_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF50 FLR interrupt status.
17	DEV0_PF1_VF49_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF49 FLR interrupt status.
16	DEV0_PF1_VF48_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF48 FLR interrupt status.
15	DEV0_PF1_VF47_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF47 FLR interrupt status.
14	DEV0_PF1_VF46_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF46 FLR interrupt status.
13	DEV0_PF1_VF45_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF45 FLR interrupt status.
12	DEV0_PF1_VF44_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF44 FLR interrupt status.
11	DEV0_PF1_VF43_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF43 FLR interrupt status.
10	DEV0_PF1_VF42_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF42 FLR interrupt status.
9	DEV0_PF1_VF41_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF41 FLR interrupt status.
8	DEV0_PF1_VF40_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF40 FLR interrupt status.
7	DEV0_PF1_VF39_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF39 FLR interrupt status.
6	DEV0_PF1_VF38_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF38 FLR interrupt status.
5	DEV0_PF1_VF37_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF37 FLR interrupt status.
4	DEV0_PF1_VF36_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF36 FLR interrupt status.
3	DEV0_PF1_VF35_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF35 FLR interrupt status.
2	DEV0_PF1_VF34_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF34 FLR interrupt status.
1	DEV0_PF1_VF33_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF33 FLR interrupt status.
0	DEV0_PF1_VF32_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF32 FLR interrupt status.

NBIO0NBIFRST0x00000310...NBIO1NBIFRST1x00000310 (NBIFMM::BIF_DEV0_PF1_VF_FLR_INTR_STS2)

Read,Write-1-to-clear. Reset: 0000_0000h.

nBIF's VF FLR interrupts status.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000310; NBIO0NBIFRST[1:0]=10[2:1]3_8000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000310; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF95_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF95 FLR interrupt status.
30	DEV0_PF1_VF94_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF94 FLR interrupt status.
29	DEV0_PF1_VF93_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF93 FLR interrupt status.
28	DEV0_PF1_VF92_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF92 FLR interrupt status.
27	DEV0_PF1_VF91_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF91 FLR interrupt status.
26	DEV0_PF1_VF90_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF90 FLR interrupt status.
25	DEV0_PF1_VF89_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF89 FLR interrupt status.
24	DEV0_PF1_VF88_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF88 FLR interrupt status.
23	DEV0_PF1_VF87_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF87 FLR interrupt status.
22	DEV0_PF1_VF86_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF86 FLR interrupt status.
21	DEV0_PF1_VF85_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF85 FLR interrupt status.
20	DEV0_PF1_VF84_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF84 FLR interrupt status.
19	DEV0_PF1_VF83_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF83 FLR interrupt status.
18	DEV0_PF1_VF82_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF82 FLR interrupt status.
17	DEV0_PF1_VF81_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF81 FLR interrupt status.
16	DEV0_PF1_VF80_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF80 FLR interrupt status.
15	DEV0_PF1_VF79_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF79 FLR interrupt status.
14	DEV0_PF1_VF78_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF78 FLR interrupt status.
13	DEV0_PF1_VF77_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF77 FLR interrupt status.
12	DEV0_PF1_VF76_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF76 FLR interrupt status.
11	DEV0_PF1_VF75_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF75 FLR interrupt status.
10	DEV0_PF1_VF74_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF74 FLR interrupt status.
9	DEV0_PF1_VF73_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF73 FLR interrupt status.
8	DEV0_PF1_VF72_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF72 FLR interrupt status.
7	DEV0_PF1_VF71_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF71 FLR interrupt status.
6	DEV0_PF1_VF70_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF70 FLR interrupt status.
5	DEV0_PF1_VF69_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF69 FLR interrupt status.
4	DEV0_PF1_VF68_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF68 FLR interrupt status.
3	DEV0_PF1_VF67_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF67 FLR interrupt status.
2	DEV0_PF1_VF66_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF66 FLR interrupt status.
1	DEV0_PF1_VF65_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF65 FLR interrupt status.
0	DEV0_PF1_VF64_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF64 FLR interrupt status.

NBIO0NBIFRST0x00000314...NBIO1NBIFRST1x00000314 (NBIFMM::BIF_DEV0_PF1_VF_FLR_INTR_STS3)

Read,Write-1-to-clear. Reset: 0000_0000h.

nBIF's VF FLR interrupts status.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000314; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000314; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF127_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF127 FLR interrupt status.
30	DEV0_PF1_VF126_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF126 FLR interrupt status.
29	DEV0_PF1_VF125_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF125 FLR interrupt status.
28	DEV0_PF1_VF124_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF124 FLR interrupt status.
27	DEV0_PF1_VF123_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF123 FLR interrupt status.
26	DEV0_PF1_VF122_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF122 FLR interrupt status.
25	DEV0_PF1_VF121_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF121 FLR interrupt status.
24	DEV0_PF1_VF120_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF120 FLR interrupt status.
23	DEV0_PF1_VF119_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF119 FLR interrupt status.
22	DEV0_PF1_VF118_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF118 FLR interrupt status.
21	DEV0_PF1_VF117_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF117 FLR interrupt status.
20	DEV0_PF1_VF116_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF116 FLR interrupt status.
19	DEV0_PF1_VF115_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF115 FLR interrupt status.
18	DEV0_PF1_VF114_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF114 FLR interrupt status.
17	DEV0_PF1_VF113_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF113 FLR interrupt status.
16	DEV0_PF1_VF112_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF112 FLR interrupt status.
15	DEV0_PF1_VF111_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF111 FLR interrupt status.
14	DEV0_PF1_VF110_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF110 FLR interrupt status.
13	DEV0_PF1_VF109_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF109 FLR interrupt status.
12	DEV0_PF1_VF108_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF108 FLR interrupt status.
11	DEV0_PF1_VF107_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF107 FLR interrupt status.
10	DEV0_PF1_VF106_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF106 FLR interrupt status.
9	DEV0_PF1_VF105_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF105 FLR interrupt status.

8	DEV0_PF1_VF104_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF104 FLR interrupt status.
7	DEV0_PF1_VF103_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF103 FLR interrupt status.
6	DEV0_PF1_VF102_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF102 FLR interrupt status.
5	DEV0_PF1_VF101_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF101 FLR interrupt status.
4	DEV0_PF1_VF100_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF100 FLR interrupt status.
3	DEV0_PF1_VF99_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF99 FLR interrupt status.
2	DEV0_PF1_VF98_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF98 FLR interrupt status.
1	DEV0_PF1_VF97_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF97 FLR interrupt status.
0	DEV0_PF1_VF96_FLR_INTR_STS. Read,Write-1-to-clear. Reset: 0. DEV0_PF1_VF96 FLR interrupt status.

**NBIO0NBIFRST0x00000318...NBIO1NBIFRST1x00000318
(NBIFMM::BIF_DEV0_PF1_VF_FLR_INTR_MASK1)**

Read-write. Reset: 0000_0000h.

nBIF's VF FLR interrupts masking.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000318; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000318; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF63_FLR_INTR_MASK. Read-write. Reset: 0. VF63 FLR interrupt mask bit.
30	DEV0_PF1_VF62_FLR_INTR_MASK. Read-write. Reset: 0. VF62 FLR interrupt mask bit.
29	DEV0_PF1_VF61_FLR_INTR_MASK. Read-write. Reset: 0. VF61 FLR interrupt mask bit.
28	DEV0_PF1_VF60_FLR_INTR_MASK. Read-write. Reset: 0. VF60 FLR interrupt mask bit.
27	DEV0_PF1_VF59_FLR_INTR_MASK. Read-write. Reset: 0. VF59 FLR interrupt mask bit.
26	DEV0_PF1_VF58_FLR_INTR_MASK. Read-write. Reset: 0. VF58 FLR interrupt mask bit.
25	DEV0_PF1_VF57_FLR_INTR_MASK. Read-write. Reset: 0. VF57 FLR interrupt mask bit.
24	DEV0_PF1_VF56_FLR_INTR_MASK. Read-write. Reset: 0. VF56 FLR interrupt mask bit.
23	DEV0_PF1_VF55_FLR_INTR_MASK. Read-write. Reset: 0. VF55 FLR interrupt mask bit.
22	DEV0_PF1_VF54_FLR_INTR_MASK. Read-write. Reset: 0. VF54 FLR interrupt mask bit.
21	DEV0_PF1_VF53_FLR_INTR_MASK. Read-write. Reset: 0. VF53 FLR interrupt mask bit.
20	DEV0_PF1_VF52_FLR_INTR_MASK. Read-write. Reset: 0. VF52 FLR interrupt mask bit.
19	DEV0_PF1_VF51_FLR_INTR_MASK. Read-write. Reset: 0. VF51 FLR interrupt mask bit.
18	DEV0_PF1_VF50_FLR_INTR_MASK. Read-write. Reset: 0. VF50 FLR interrupt mask bit.
17	DEV0_PF1_VF49_FLR_INTR_MASK. Read-write. Reset: 0. VF49 FLR interrupt mask bit.
16	DEV0_PF1_VF48_FLR_INTR_MASK. Read-write. Reset: 0. VF48 FLR interrupt mask bit.
15	DEV0_PF1_VF47_FLR_INTR_MASK. Read-write. Reset: 0. VF47 FLR interrupt mask bit.
14	DEV0_PF1_VF46_FLR_INTR_MASK. Read-write. Reset: 0. VF46 FLR interrupt mask bit.
13	DEV0_PF1_VF45_FLR_INTR_MASK. Read-write. Reset: 0. VF45 FLR interrupt mask bit.
12	DEV0_PF1_VF44_FLR_INTR_MASK. Read-write. Reset: 0. VF44 FLR interrupt mask bit.
11	DEV0_PF1_VF43_FLR_INTR_MASK. Read-write. Reset: 0. VF43 FLR interrupt mask bit.
10	DEV0_PF1_VF42_FLR_INTR_MASK. Read-write. Reset: 0. VF42 FLR interrupt mask bit.
9	DEV0_PF1_VF41_FLR_INTR_MASK. Read-write. Reset: 0. VF41 FLR interrupt mask bit.
8	DEV0_PF1_VF40_FLR_INTR_MASK. Read-write. Reset: 0. VF40 FLR interrupt mask bit.
7	DEV0_PF1_VF39_FLR_INTR_MASK. Read-write. Reset: 0. VF39 FLR interrupt mask bit.
6	DEV0_PF1_VF38_FLR_INTR_MASK. Read-write. Reset: 0. VF38 FLR interrupt mask bit.
5	DEV0_PF1_VF37_FLR_INTR_MASK. Read-write. Reset: 0. VF37 FLR interrupt mask bit.
4	DEV0_PF1_VF36_FLR_INTR_MASK. Read-write. Reset: 0. VF36 FLR interrupt mask bit.
3	DEV0_PF1_VF35_FLR_INTR_MASK. Read-write. Reset: 0. VF35 FLR interrupt mask bit.
2	DEV0_PF1_VF34_FLR_INTR_MASK. Read-write. Reset: 0. VF34 FLR interrupt mask bit.
1	DEV0_PF1_VF33_FLR_INTR_MASK. Read-write. Reset: 0. VF33 FLR interrupt mask bit.
0	DEV0_PF1_VF32_FLR_INTR_MASK. Read-write. Reset: 0. VF32 FLR interrupt mask bit.

**NBIO0NBIFRST0x0000031C...NBIO1NBIFRST1x0000031C
(NBIFMM::BIF_DEV0_PF1_VF_FLR_INTR_MASK2)**

Read-write. Reset: 0000_0000h.

nBIF's VF FLR interrupts masking.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x0000031C; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x0000031C; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF95_FLR_INTR_MASK. Read-write. Reset: 0. VF95 FLR interrupt mask bit.
30	DEV0_PF1_VF94_FLR_INTR_MASK. Read-write. Reset: 0. VF94 FLR interrupt mask bit.
29	DEV0_PF1_VF93_FLR_INTR_MASK. Read-write. Reset: 0. VF93 FLR interrupt mask bit.
28	DEV0_PF1_VF92_FLR_INTR_MASK. Read-write. Reset: 0. VF92 FLR interrupt mask bit.
27	DEV0_PF1_VF91_FLR_INTR_MASK. Read-write. Reset: 0. VF91 FLR interrupt mask bit.
26	DEV0_PF1_VF90_FLR_INTR_MASK. Read-write. Reset: 0. VF90 FLR interrupt mask bit.
25	DEV0_PF1_VF89_FLR_INTR_MASK. Read-write. Reset: 0. VF89 FLR interrupt mask bit.
24	DEV0_PF1_VF88_FLR_INTR_MASK. Read-write. Reset: 0. VF88 FLR interrupt mask bit.
23	DEV0_PF1_VF87_FLR_INTR_MASK. Read-write. Reset: 0. VF87 FLR interrupt mask bit.
22	DEV0_PF1_VF86_FLR_INTR_MASK. Read-write. Reset: 0. VF86 FLR interrupt mask bit.
21	DEV0_PF1_VF85_FLR_INTR_MASK. Read-write. Reset: 0. VF85 FLR interrupt mask bit.
20	DEV0_PF1_VF84_FLR_INTR_MASK. Read-write. Reset: 0. VF84 FLR interrupt mask bit.
19	DEV0_PF1_VF83_FLR_INTR_MASK. Read-write. Reset: 0. VF83 FLR interrupt mask bit.
18	DEV0_PF1_VF82_FLR_INTR_MASK. Read-write. Reset: 0. VF82 FLR interrupt mask bit.
17	DEV0_PF1_VF81_FLR_INTR_MASK. Read-write. Reset: 0. VF81 FLR interrupt mask bit.
16	DEV0_PF1_VF80_FLR_INTR_MASK. Read-write. Reset: 0. VF80 FLR interrupt mask bit.
15	DEV0_PF1_VF79_FLR_INTR_MASK. Read-write. Reset: 0. VF79 FLR interrupt mask bit.
14	DEV0_PF1_VF78_FLR_INTR_MASK. Read-write. Reset: 0. VF78 FLR interrupt mask bit.
13	DEV0_PF1_VF77_FLR_INTR_MASK. Read-write. Reset: 0. VF77 FLR interrupt mask bit.
12	DEV0_PF1_VF76_FLR_INTR_MASK. Read-write. Reset: 0. VF76 FLR interrupt mask bit.
11	DEV0_PF1_VF75_FLR_INTR_MASK. Read-write. Reset: 0. VF75 FLR interrupt mask bit.
10	DEV0_PF1_VF74_FLR_INTR_MASK. Read-write. Reset: 0. VF74 FLR interrupt mask bit.
9	DEV0_PF1_VF73_FLR_INTR_MASK. Read-write. Reset: 0. VF73 FLR interrupt mask bit.
8	DEV0_PF1_VF72_FLR_INTR_MASK. Read-write. Reset: 0. VF72 FLR interrupt mask bit.
7	DEV0_PF1_VF71_FLR_INTR_MASK. Read-write. Reset: 0. VF71 FLR interrupt mask bit.
6	DEV0_PF1_VF70_FLR_INTR_MASK. Read-write. Reset: 0. VF70 FLR interrupt mask bit.
5	DEV0_PF1_VF69_FLR_INTR_MASK. Read-write. Reset: 0. VF69 FLR interrupt mask bit.
4	DEV0_PF1_VF68_FLR_INTR_MASK. Read-write. Reset: 0. VF68 FLR interrupt mask bit.
3	DEV0_PF1_VF67_FLR_INTR_MASK. Read-write. Reset: 0. VF67 FLR interrupt mask bit.
2	DEV0_PF1_VF66_FLR_INTR_MASK. Read-write. Reset: 0. VF66 FLR interrupt mask bit.
1	DEV0_PF1_VF65_FLR_INTR_MASK. Read-write. Reset: 0. VF65 FLR interrupt mask bit.
0	DEV0_PF1_VF64_FLR_INTR_MASK. Read-write. Reset: 0. VF64 FLR interrupt mask bit.

**NBIO0NBIFRST0x00000320...NBIO1NBIFRST1x00000320
(NBIFMM::BIF_DEV0_PF1_VF_FLR_INTR_MASK3)**

Read-write. Reset: 0000_0000h.

nBIF's VF FLR interrupts masking.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000320; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000320; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF127_FLR_INTR_MASK. Read-write. Reset: 0. VF127 FLR interrupt mask bit.
30	DEV0_PF1_VF126_FLR_INTR_MASK. Read-write. Reset: 0. VF126 FLR interrupt mask bit.
29	DEV0_PF1_VF125_FLR_INTR_MASK. Read-write. Reset: 0. VF125 FLR interrupt mask bit.
28	DEV0_PF1_VF124_FLR_INTR_MASK. Read-write. Reset: 0. VF124 FLR interrupt mask bit.
27	DEV0_PF1_VF123_FLR_INTR_MASK. Read-write. Reset: 0. VF123 FLR interrupt mask bit.
26	DEV0_PF1_VF122_FLR_INTR_MASK. Read-write. Reset: 0. VF122 FLR interrupt mask bit.
25	DEV0_PF1_VF121_FLR_INTR_MASK. Read-write. Reset: 0. VF121 FLR interrupt mask bit.
24	DEV0_PF1_VF120_FLR_INTR_MASK. Read-write. Reset: 0. VF120 FLR interrupt mask bit.
23	DEV0_PF1_VF119_FLR_INTR_MASK. Read-write. Reset: 0. VF119 FLR interrupt mask bit.
22	DEV0_PF1_VF118_FLR_INTR_MASK. Read-write. Reset: 0. VF118 FLR interrupt mask bit.
21	DEV0_PF1_VF117_FLR_INTR_MASK. Read-write. Reset: 0. VF117 FLR interrupt mask bit.
20	DEV0_PF1_VF116_FLR_INTR_MASK. Read-write. Reset: 0. VF116 FLR interrupt mask bit.
19	DEV0_PF1_VF115_FLR_INTR_MASK. Read-write. Reset: 0. VF115 FLR interrupt mask bit.
18	DEV0_PF1_VF114_FLR_INTR_MASK. Read-write. Reset: 0. VF114 FLR interrupt mask bit.
17	DEV0_PF1_VF113_FLR_INTR_MASK. Read-write. Reset: 0. VF113 FLR interrupt mask bit.
16	DEV0_PF1_VF112_FLR_INTR_MASK. Read-write. Reset: 0. VF112 FLR interrupt mask bit.
15	DEV0_PF1_VF111_FLR_INTR_MASK. Read-write. Reset: 0. VF111 FLR interrupt mask bit.
14	DEV0_PF1_VF110_FLR_INTR_MASK. Read-write. Reset: 0. VF110 FLR interrupt mask bit.
13	DEV0_PF1_VF109_FLR_INTR_MASK. Read-write. Reset: 0. VF109 FLR interrupt mask bit.
12	DEV0_PF1_VF108_FLR_INTR_MASK. Read-write. Reset: 0. VF108 FLR interrupt mask bit.
11	DEV0_PF1_VF107_FLR_INTR_MASK. Read-write. Reset: 0. VF107 FLR interrupt mask bit.
10	DEV0_PF1_VF106_FLR_INTR_MASK. Read-write. Reset: 0. VF106 FLR interrupt mask bit.
9	DEV0_PF1_VF105_FLR_INTR_MASK. Read-write. Reset: 0. VF105 FLR interrupt mask bit.
8	DEV0_PF1_VF104_FLR_INTR_MASK. Read-write. Reset: 0. VF104 FLR interrupt mask bit.
7	DEV0_PF1_VF103_FLR_INTR_MASK. Read-write. Reset: 0. VF103 FLR interrupt mask bit.
6	DEV0_PF1_VF102_FLR_INTR_MASK. Read-write. Reset: 0. VF102 FLR interrupt mask bit.
5	DEV0_PF1_VF101_FLR_INTR_MASK. Read-write. Reset: 0. VF101 FLR interrupt mask bit.
4	DEV0_PF1_VF100_FLR_INTR_MASK. Read-write. Reset: 0. VF100 FLR interrupt mask bit.
3	DEV0_PF1_VF99_FLR_INTR_MASK. Read-write. Reset: 0. VF99 FLR interrupt mask bit.
2	DEV0_PF1_VF98_FLR_INTR_MASK. Read-write. Reset: 0. VF98 FLR interrupt mask bit.
1	DEV0_PF1_VF97_FLR_INTR_MASK. Read-write. Reset: 0. VF97 FLR interrupt mask bit.
0	DEV0_PF1_VF96_FLR_INTR_MASK. Read-write. Reset: 0. VF96 FLR interrupt mask bit.

NBIO0NBIFRST0x00000324...NBIO1NBIFRST1x00000324 (NBIFMM::BIF_DEV0_PF1_VF_FLR_RST1)

Read-write. Reset: 0000_0000h.

nBIF's VF FLR executing bits.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000324; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000324; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF63_FLR_RST. Read-write. Reset: 0. VF63 FLR executing bit. 1= Init; 0= Finish FLR.
30	DEV0_PF1_VF62_FLR_RST. Read-write. Reset: 0. VF62 FLR executing bit. 1= Init; 0= Finish FLR.
29	DEV0_PF1_VF61_FLR_RST. Read-write. Reset: 0. VF61 FLR executing bit. 1= Init; 0= Finish FLR.
28	DEV0_PF1_VF60_FLR_RST. Read-write. Reset: 0. VF60 FLR executing bit. 1= Init; 0= Finish FLR.
27	DEV0_PF1_VF59_FLR_RST. Read-write. Reset: 0. VF59 FLR executing bit. 1= Init; 0= Finish FLR.
26	DEV0_PF1_VF58_FLR_RST. Read-write. Reset: 0. VF58 FLR executing bit. 1= Init; 0= Finish FLR.
25	DEV0_PF1_VF57_FLR_RST. Read-write. Reset: 0. VF57 FLR executing bit. 1= Init; 0= Finish FLR.
24	DEV0_PF1_VF56_FLR_RST. Read-write. Reset: 0. VF56 FLR executing bit. 1= Init; 0= Finish FLR.
23	DEV0_PF1_VF55_FLR_RST. Read-write. Reset: 0. VF55 FLR executing bit. 1= Init; 0= Finish FLR.
22	DEV0_PF1_VF54_FLR_RST. Read-write. Reset: 0. VF54 FLR executing bit. 1= Init; 0= Finish FLR.
21	DEV0_PF1_VF53_FLR_RST. Read-write. Reset: 0. VF53 FLR executing bit. 1= Init; 0= Finish FLR.
20	DEV0_PF1_VF52_FLR_RST. Read-write. Reset: 0. VF52 FLR executing bit. 1= Init; 0= Finish FLR.
19	DEV0_PF1_VF51_FLR_RST. Read-write. Reset: 0. VF51 FLR executing bit. 1= Init; 0= Finish FLR.
18	DEV0_PF1_VF50_FLR_RST. Read-write. Reset: 0. VF50 FLR executing bit. 1= Init; 0= Finish FLR.
17	DEV0_PF1_VF49_FLR_RST. Read-write. Reset: 0. VF49 FLR executing bit. 1= Init; 0= Finish FLR.
16	DEV0_PF1_VF48_FLR_RST. Read-write. Reset: 0. VF48 FLR executing bit. 1= Init; 0= Finish FLR.
15	DEV0_PF1_VF47_FLR_RST. Read-write. Reset: 0. VF47 FLR executing bit. 1= Init; 0= Finish FLR.
14	DEV0_PF1_VF46_FLR_RST. Read-write. Reset: 0. VF46 FLR executing bit. 1= Init; 0= Finish FLR.
13	DEV0_PF1_VF45_FLR_RST. Read-write. Reset: 0. VF45 FLR executing bit. 1= Init; 0= Finish FLR.
12	DEV0_PF1_VF44_FLR_RST. Read-write. Reset: 0. VF44 FLR executing bit. 1= Init; 0= Finish FLR.
11	DEV0_PF1_VF43_FLR_RST. Read-write. Reset: 0. VF43 FLR executing bit. 1= Init; 0= Finish FLR.
10	DEV0_PF1_VF42_FLR_RST. Read-write. Reset: 0. VF42 FLR executing bit. 1= Init; 0= Finish FLR.
9	DEV0_PF1_VF41_FLR_RST. Read-write. Reset: 0. VF41 FLR executing bit. 1= Init; 0= Finish FLR.
8	DEV0_PF1_VF40_FLR_RST. Read-write. Reset: 0. VF40 FLR executing bit. 1= Init; 0= Finish FLR.
7	DEV0_PF1_VF39_FLR_RST. Read-write. Reset: 0. VF39 FLR executing bit. 1= Init; 0= Finish FLR.
6	DEV0_PF1_VF38_FLR_RST. Read-write. Reset: 0. VF38 FLR executing bit. 1= Init; 0= Finish FLR.
5	DEV0_PF1_VF37_FLR_RST. Read-write. Reset: 0. VF37 FLR executing bit. 1= Init; 0= Finish FLR.
4	DEV0_PF1_VF36_FLR_RST. Read-write. Reset: 0. VF36 FLR executing bit. 1= Init; 0= Finish FLR.
3	DEV0_PF1_VF35_FLR_RST. Read-write. Reset: 0. VF35 FLR executing bit. 1= Init; 0= Finish FLR.
2	DEV0_PF1_VF34_FLR_RST. Read-write. Reset: 0. VF34 FLR executing bit. 1= Init; 0= Finish FLR.
1	DEV0_PF1_VF33_FLR_RST. Read-write. Reset: 0. VF33 FLR executing bit. 1= Init; 0= Finish FLR.
0	DEV0_PF1_VF32_FLR_RST. Read-write. Reset: 0. VF32 FLR executing bit. 1= Init; 0= Finish FLR.

NBIO0NBIFRST0x00000328...NBIO1NBIFRST1x00000328 (NBIFMM::BIF_DEV0_PF1_VF_FLR_RST2)

Read-write. Reset: 0000_0000h.

nBIF's VF FLR executing bits.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000328; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000328; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF95_FLR_RST. Read-write. Reset: 0. VF95 FLR executing bit. 1= Init; 0= Finish FLR.
30	DEV0_PF1_VF94_FLR_RST. Read-write. Reset: 0. VF94 FLR executing bit. 1= Init; 0= Finish FLR.
29	DEV0_PF1_VF93_FLR_RST. Read-write. Reset: 0. VF93 FLR executing bit. 1= Init; 0= Finish FLR.
28	DEV0_PF1_VF92_FLR_RST. Read-write. Reset: 0. VF92 FLR executing bit. 1= Init; 0= Finish FLR.
27	DEV0_PF1_VF91_FLR_RST. Read-write. Reset: 0. VF91 FLR executing bit. 1= Init; 0= Finish FLR.
26	DEV0_PF1_VF90_FLR_RST. Read-write. Reset: 0. VF90 FLR executing bit. 1= Init; 0= Finish FLR.
25	DEV0_PF1_VF89_FLR_RST. Read-write. Reset: 0. VF89 FLR executing bit. 1= Init; 0= Finish FLR.
24	DEV0_PF1_VF88_FLR_RST. Read-write. Reset: 0. VF88 FLR executing bit. 1= Init; 0= Finish FLR.
23	DEV0_PF1_VF87_FLR_RST. Read-write. Reset: 0. VF87 FLR executing bit. 1= Init; 0= Finish FLR.
22	DEV0_PF1_VF86_FLR_RST. Read-write. Reset: 0. VF86 FLR executing bit. 1= Init; 0= Finish FLR.
21	DEV0_PF1_VF85_FLR_RST. Read-write. Reset: 0. VF85 FLR executing bit. 1= Init; 0= Finish FLR.
20	DEV0_PF1_VF84_FLR_RST. Read-write. Reset: 0. VF84 FLR executing bit. 1= Init; 0= Finish FLR.
19	DEV0_PF1_VF83_FLR_RST. Read-write. Reset: 0. VF83 FLR executing bit. 1= Init; 0= Finish FLR.
18	DEV0_PF1_VF82_FLR_RST. Read-write. Reset: 0. VF82 FLR executing bit. 1= Init; 0= Finish FLR.
17	DEV0_PF1_VF81_FLR_RST. Read-write. Reset: 0. VF81 FLR executing bit. 1= Init; 0= Finish FLR.
16	DEV0_PF1_VF80_FLR_RST. Read-write. Reset: 0. VF80 FLR executing bit. 1= Init; 0= Finish FLR.
15	DEV0_PF1_VF79_FLR_RST. Read-write. Reset: 0. VF79 FLR executing bit. 1= Init; 0= Finish FLR.
14	DEV0_PF1_VF78_FLR_RST. Read-write. Reset: 0. VF78 FLR executing bit. 1= Init; 0= Finish FLR.
13	DEV0_PF1_VF77_FLR_RST. Read-write. Reset: 0. VF77 FLR executing bit. 1= Init; 0= Finish FLR.
12	DEV0_PF1_VF76_FLR_RST. Read-write. Reset: 0. VF76 FLR executing bit. 1= Init; 0= Finish FLR.
11	DEV0_PF1_VF75_FLR_RST. Read-write. Reset: 0. VF75 FLR executing bit. 1= Init; 0= Finish FLR.
10	DEV0_PF1_VF74_FLR_RST. Read-write. Reset: 0. VF74 FLR executing bit. 1= Init; 0= Finish FLR.
9	DEV0_PF1_VF73_FLR_RST. Read-write. Reset: 0. VF73 FLR executing bit. 1= Init; 0= Finish FLR.
8	DEV0_PF1_VF72_FLR_RST. Read-write. Reset: 0. VF72 FLR executing bit. 1= Init; 0= Finish FLR.
7	DEV0_PF1_VF71_FLR_RST. Read-write. Reset: 0. VF71 FLR executing bit. 1= Init; 0= Finish FLR.
6	DEV0_PF1_VF70_FLR_RST. Read-write. Reset: 0. VF70 FLR executing bit. 1= Init; 0= Finish FLR.
5	DEV0_PF1_VF69_FLR_RST. Read-write. Reset: 0. VF69 FLR executing bit. 1= Init; 0= Finish FLR.
4	DEV0_PF1_VF68_FLR_RST. Read-write. Reset: 0. VF68 FLR executing bit. 1= Init; 0= Finish FLR.
3	DEV0_PF1_VF67_FLR_RST. Read-write. Reset: 0. VF67 FLR executing bit. 1= Init; 0= Finish FLR.
2	DEV0_PF1_VF66_FLR_RST. Read-write. Reset: 0. VF66 FLR executing bit. 1= Init; 0= Finish FLR.
1	DEV0_PF1_VF65_FLR_RST. Read-write. Reset: 0. VF65 FLR executing bit. 1= Init; 0= Finish FLR.
0	DEV0_PF1_VF64_FLR_RST. Read-write. Reset: 0. VF64 FLR executing bit. 1= Init; 0= Finish FLR.

NBIO0NBIFRST0x0000032C...NBIO1NBIFRST1x0000032C (NBIFMM::BIF_DEV0_PF1_VF_FLR_RST3)

Read-write. Reset: 0000_0000h.

nBIF's VF FLR executing bits.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x0000032C; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x0000032C; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF127_FLR_RST. Read-write. Reset: 0. VF127 FLR executing bit. 1= Init; 0= Finish FLR.
30	DEV0_PF1_VF126_FLR_RST. Read-write. Reset: 0. VF126 FLR executing bit. 1= Init; 0= Finish FLR.
29	DEV0_PF1_VF125_FLR_RST. Read-write. Reset: 0. VF125 FLR executing bit. 1= Init; 0= Finish FLR.
28	DEV0_PF1_VF124_FLR_RST. Read-write. Reset: 0. VF124 FLR executing bit. 1= Init; 0= Finish FLR.
27	DEV0_PF1_VF123_FLR_RST. Read-write. Reset: 0. VF123 FLR executing bit. 1= Init; 0= Finish FLR.
26	DEV0_PF1_VF122_FLR_RST. Read-write. Reset: 0. VF122 FLR executing bit. 1= Init; 0= Finish FLR.
25	DEV0_PF1_VF121_FLR_RST. Read-write. Reset: 0. VF121 FLR executing bit. 1= Init; 0= Finish FLR.
24	DEV0_PF1_VF120_FLR_RST. Read-write. Reset: 0. VF120 FLR executing bit. 1= Init; 0= Finish FLR.
23	DEV0_PF1_VF119_FLR_RST. Read-write. Reset: 0. VF119 FLR executing bit. 1= Init; 0= Finish FLR.
22	DEV0_PF1_VF118_FLR_RST. Read-write. Reset: 0. VF118 FLR executing bit. 1= Init; 0= Finish FLR.
21	DEV0_PF1_VF117_FLR_RST. Read-write. Reset: 0. VF117 FLR executing bit. 1= Init; 0= Finish FLR.
20	DEV0_PF1_VF116_FLR_RST. Read-write. Reset: 0. VF116 FLR executing bit. 1= Init; 0= Finish FLR.
19	DEV0_PF1_VF115_FLR_RST. Read-write. Reset: 0. VF115 FLR executing bit. 1= Init; 0= Finish FLR.
18	DEV0_PF1_VF114_FLR_RST. Read-write. Reset: 0. VF114 FLR executing bit. 1= Init; 0= Finish FLR.
17	DEV0_PF1_VF113_FLR_RST. Read-write. Reset: 0. VF113 FLR executing bit. 1= Init; 0= Finish FLR.
16	DEV0_PF1_VF112_FLR_RST. Read-write. Reset: 0. VF112 FLR executing bit. 1= Init; 0= Finish FLR.
15	DEV0_PF1_VF111_FLR_RST. Read-write. Reset: 0. VF111 FLR executing bit. 1= Init; 0= Finish FLR.
14	DEV0_PF1_VF110_FLR_RST. Read-write. Reset: 0. VF110 FLR executing bit. 1= Init; 0= Finish FLR.
13	DEV0_PF1_VF109_FLR_RST. Read-write. Reset: 0. VF109 FLR executing bit. 1= Init; 0= Finish FLR.
12	DEV0_PF1_VF108_FLR_RST. Read-write. Reset: 0. VF108 FLR executing bit. 1= Init; 0= Finish FLR.
11	DEV0_PF1_VF107_FLR_RST. Read-write. Reset: 0. VF107 FLR executing bit. 1= Init; 0= Finish FLR.
10	DEV0_PF1_VF106_FLR_RST. Read-write. Reset: 0. VF106 FLR executing bit. 1= Init; 0= Finish FLR.
9	DEV0_PF1_VF105_FLR_RST. Read-write. Reset: 0. VF105 FLR executing bit. 1= Init; 0= Finish FLR.
8	DEV0_PF1_VF104_FLR_RST. Read-write. Reset: 0. VF104 FLR executing bit. 1= Init; 0= Finish FLR.
7	DEV0_PF1_VF103_FLR_RST. Read-write. Reset: 0. VF103 FLR executing bit. 1= Init; 0= Finish FLR.
6	DEV0_PF1_VF102_FLR_RST. Read-write. Reset: 0. VF102 FLR executing bit. 1= Init; 0= Finish FLR.
5	DEV0_PF1_VF101_FLR_RST. Read-write. Reset: 0. VF101 FLR executing bit. 1= Init; 0= Finish FLR.
4	DEV0_PF1_VF100_FLR_RST. Read-write. Reset: 0. VF100 FLR executing bit. 1= Init; 0= Finish FLR.
3	DEV0_PF1_VF99_FLR_RST. Read-write. Reset: 0. VF99 FLR executing bit. 1= Init; 0= Finish FLR.
2	DEV0_PF1_VF98_FLR_RST. Read-write. Reset: 0. VF98 FLR executing bit. 1= Init; 0= Finish FLR.
1	DEV0_PF1_VF97_FLR_RST. Read-write. Reset: 0. VF97 FLR executing bit. 1= Init; 0= Finish FLR.
0	DEV0_PF1_VF96_FLR_RST. Read-write. Reset: 0. VF96 FLR executing bit. 1= Init; 0= Finish FLR.

NBIO0NBIFRST0x00000330...NBIO1NBIFRST1x00000330 (NBIFMM::BIF_DEV0_PF1_VF_FLR_PROTECT1)

Read-write. Reset: 0000_0000h.

nBIF's VF FLR data pipe protection.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000330; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000330; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF63_FLR_PROTECT. Read-write. Reset: 0. VF63 FLR data pipe protect. 1= Start protect. auto clear.
30	DEV0_PF1_VF62_FLR_PROTECT. Read-write. Reset: 0. VF62 FLR data pipe protect. 1= Start protect. auto clear.
29	DEV0_PF1_VF61_FLR_PROTECT. Read-write. Reset: 0. VF61 FLR data pipe protect. 1= Start protect. auto clear.
28	DEV0_PF1_VF60_FLR_PROTECT. Read-write. Reset: 0. VF60 FLR data pipe protect. 1= Start protect. auto clear.
27	DEV0_PF1_VF59_FLR_PROTECT. Read-write. Reset: 0. VF59 FLR data pipe protect. 1= Start protect. auto clear.
26	DEV0_PF1_VF58_FLR_PROTECT. Read-write. Reset: 0. VF58 FLR data pipe protect. 1= Start protect. auto clear.
25	DEV0_PF1_VF57_FLR_PROTECT. Read-write. Reset: 0. VF57 FLR data pipe protect. 1= Start protect. auto clear.
24	DEV0_PF1_VF56_FLR_PROTECT. Read-write. Reset: 0. VF56 FLR data pipe protect. 1= Start protect. auto clear.
23	DEV0_PF1_VF55_FLR_PROTECT. Read-write. Reset: 0. VF55 FLR data pipe protect. 1= Start protect. auto clear.
22	DEV0_PF1_VF54_FLR_PROTECT. Read-write. Reset: 0. VF54 FLR data pipe protect. 1= Start protect. auto clear.
21	DEV0_PF1_VF53_FLR_PROTECT. Read-write. Reset: 0. VF53 FLR data pipe protect. 1= Start protect. auto clear.
20	DEV0_PF1_VF52_FLR_PROTECT. Read-write. Reset: 0. VF52 FLR data pipe protect. 1= Start protect. auto clear.
19	DEV0_PF1_VF51_FLR_PROTECT. Read-write. Reset: 0. VF51 FLR data pipe protect. 1= Start protect. auto clear.
18	DEV0_PF1_VF50_FLR_PROTECT. Read-write. Reset: 0. VF50 FLR data pipe protect. 1= Start protect. auto clear.
17	DEV0_PF1_VF49_FLR_PROTECT. Read-write. Reset: 0. VF49 FLR data pipe protect. 1= Start protect. auto clear.
16	DEV0_PF1_VF48_FLR_PROTECT. Read-write. Reset: 0. VF48 FLR data pipe protect. 1= Start protect. auto clear.
15	DEV0_PF1_VF47_FLR_PROTECT. Read-write. Reset: 0. VF47 FLR data pipe protect. 1= Start protect. auto clear.
14	DEV0_PF1_VF46_FLR_PROTECT. Read-write. Reset: 0. VF46 FLR data pipe protect. 1= Start protect. auto clear.
13	DEV0_PF1_VF45_FLR_PROTECT. Read-write. Reset: 0. VF45 FLR data pipe protect. 1= Start protect. auto clear.
12	DEV0_PF1_VF44_FLR_PROTECT. Read-write. Reset: 0. VF44 FLR data pipe protect. 1= Start protect. auto clear.
11	DEV0_PF1_VF43_FLR_PROTECT. Read-write. Reset: 0. VF43 FLR data pipe protect. 1= Start protect. auto clear.
10	DEV0_PF1_VF42_FLR_PROTECT. Read-write. Reset: 0. VF42 FLR data pipe protect. 1= Start protect. auto clear.

9	DEV0_PF1_VF41_FLR_PROTECT. Read-write. Reset: 0. VF41 FLR data pipe protect. 1= Start protect. auto clear.
8	DEV0_PF1_VF40_FLR_PROTECT. Read-write. Reset: 0. VF40 FLR data pipe protect. 1= Start protect. auto clear.
7	DEV0_PF1_VF39_FLR_PROTECT. Read-write. Reset: 0. VF39 FLR data pipe protect. 1= Start protect. auto clear.
6	DEV0_PF1_VF38_FLR_PROTECT. Read-write. Reset: 0. VF38 FLR data pipe protect. 1= Start protect. auto clear.
5	DEV0_PF1_VF37_FLR_PROTECT. Read-write. Reset: 0. VF37 FLR data pipe protect. 1= Start protect. auto clear.
4	DEV0_PF1_VF36_FLR_PROTECT. Read-write. Reset: 0. VF36 FLR data pipe protect. 1= Start protect. auto clear.
3	DEV0_PF1_VF35_FLR_PROTECT. Read-write. Reset: 0. VF35 FLR data pipe protect. 1= Start protect. auto clear.
2	DEV0_PF1_VF34_FLR_PROTECT. Read-write. Reset: 0. VF34 FLR data pipe protect. 1= Start protect. auto clear.
1	DEV0_PF1_VF33_FLR_PROTECT. Read-write. Reset: 0. VF33 FLR data pipe protect. 1= Start protect. auto clear.
0	DEV0_PF1_VF32_FLR_PROTECT. Read-write. Reset: 0. VF32 FLR data pipe protect. 1= Start protect. auto clear.

NBIO0NBIFRST0x00000334...NBIO1NBIFRST1x00000334 (NBIFMM::BIF_DEV0_VF_FLR_PROTECT2)

Read-write. Reset: 0000_0000h.

nBIF's VF FLR data pipe protection.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000334; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000334; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF95_FLR_PROTECT. Read-write. Reset: 0. VF95 FLR data pipe protect. 1= Start protect. auto clear.
30	DEV0_PF1_VF94_FLR_PROTECT. Read-write. Reset: 0. VF94 FLR data pipe protect. 1= Start protect. auto clear.
29	DEV0_PF1_VF93_FLR_PROTECT. Read-write. Reset: 0. VF93 FLR data pipe protect. 1= Start protect. auto clear.
28	DEV0_PF1_VF92_FLR_PROTECT. Read-write. Reset: 0. VF92 FLR data pipe protect. 1= Start protect. auto clear.
27	DEV0_PF1_VF91_FLR_PROTECT. Read-write. Reset: 0. VF91 FLR data pipe protect. 1= Start protect. auto clear.
26	DEV0_PF1_VF90_FLR_PROTECT. Read-write. Reset: 0. VF90 FLR data pipe protect. 1= Start protect. auto clear.
25	DEV0_PF1_VF89_FLR_PROTECT. Read-write. Reset: 0. VF89 FLR data pipe protect. 1= Start protect. auto clear.
24	DEV0_PF1_VF88_FLR_PROTECT. Read-write. Reset: 0. VF88 FLR data pipe protect. 1= Start protect. auto clear.
23	DEV0_PF1_VF87_FLR_PROTECT. Read-write. Reset: 0. VF87 FLR data pipe protect. 1= Start protect. auto clear.
22	DEV0_PF1_VF86_FLR_PROTECT. Read-write. Reset: 0. VF86 FLR data pipe protect. 1= Start protect. auto clear.
21	DEV0_PF1_VF85_FLR_PROTECT. Read-write. Reset: 0. VF85 FLR data pipe protect. 1= Start protect. auto clear.
20	DEV0_PF1_VF84_FLR_PROTECT. Read-write. Reset: 0. VF84 FLR data pipe protect. 1= Start protect. auto clear.
19	DEV0_PF1_VF83_FLR_PROTECT. Read-write. Reset: 0. VF83 FLR data pipe protect. 1= Start protect. auto clear.
18	DEV0_PF1_VF82_FLR_PROTECT. Read-write. Reset: 0. VF82 FLR data pipe protect. 1= Start protect. auto clear.
17	DEV0_PF1_VF81_FLR_PROTECT. Read-write. Reset: 0. VF81 FLR data pipe protect. 1= Start protect. auto clear.
16	DEV0_PF1_VF80_FLR_PROTECT. Read-write. Reset: 0. VF80 FLR data pipe protect. 1= Start protect. auto clear.
15	DEV0_PF1_VF79_FLR_PROTECT. Read-write. Reset: 0. VF79 FLR data pipe protect. 1= Start protect. auto clear.
14	DEV0_PF1_VF78_FLR_PROTECT. Read-write. Reset: 0. VF78 FLR data pipe protect. 1= Start protect. auto clear.
13	DEV0_PF1_VF77_FLR_PROTECT. Read-write. Reset: 0. VF77 FLR data pipe protect. 1= Start protect. auto clear.
12	DEV0_PF1_VF76_FLR_PROTECT. Read-write. Reset: 0. VF76 FLR data pipe protect. 1= Start protect. auto clear.
11	DEV0_PF1_VF75_FLR_PROTECT. Read-write. Reset: 0. VF75 FLR data pipe protect. 1= Start protect. auto clear.
10	DEV0_PF1_VF74_FLR_PROTECT. Read-write. Reset: 0. VF74 FLR data pipe protect. 1= Start protect. auto clear.

9	DEV0_PF1_VF73_FLR_PROTECT. Read-write. Reset: 0. VF73 FLR data pipe protect. 1= Start protect. auto clear.
8	DEV0_PF1_VF72_FLR_PROTECT. Read-write. Reset: 0. VF72 FLR data pipe protect. 1= Start protect. auto clear.
7	DEV0_PF1_VF71_FLR_PROTECT. Read-write. Reset: 0. VF71 FLR data pipe protect. 1= Start protect. auto clear.
6	DEV0_PF1_VF70_FLR_PROTECT. Read-write. Reset: 0. VF70 FLR data pipe protect. 1= Start protect. auto clear.
5	DEV0_PF1_VF69_FLR_PROTECT. Read-write. Reset: 0. VF69 FLR data pipe protect. 1= Start protect. auto clear.
4	DEV0_PF1_VF68_FLR_PROTECT. Read-write. Reset: 0. VF68 FLR data pipe protect. 1= Start protect. auto clear.
3	DEV0_PF1_VF67_FLR_PROTECT. Read-write. Reset: 0. VF67 FLR data pipe protect. 1= Start protect. auto clear.
2	DEV0_PF1_VF66_FLR_PROTECT. Read-write. Reset: 0. VF66 FLR data pipe protect. 1= Start protect. auto clear.
1	DEV0_PF1_VF65_FLR_PROTECT. Read-write. Reset: 0. VF65 FLR data pipe protect. 1= Start protect. auto clear.
0	DEV0_PF1_VF64_FLR_PROTECT. Read-write. Reset: 0. VF64 FLR data pipe protect. 1= Start protect. auto clear.

NBIO0NBIFRST0x00000338...NBIO1NBIFRST1x00000338 (NBIFMM::BIF_DEV0_PF1_VF_FLR_PROTECT3)

Read-write. Reset: 0000_0000h.

nBIF's VF FLR data pipe protection.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFRST[1:0]x00000338; NBIO0NBIFRST[1:0]=10[2:1]3_8000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFRST[1:0]x00000338; NBIO1NBIFRST[1:0]=10[4:3]3_8000h

Bits	Description
31	DEV0_PF1_VF127_FLR_PROTECT . Read-write. Reset: 0. VF127 FLR data pipe protect. 1= Start protect. auto clear.
30	DEV0_PF1_VF126_FLR_PROTECT . Read-write. Reset: 0. VF126 FLR data pipe protect. 1= Start protect. auto clear.
29	DEV0_PF1_VF125_FLR_PROTECT . Read-write. Reset: 0. VF125 FLR data pipe protect. 1= Start protect. auto clear.
28	DEV0_PF1_VF124_FLR_PROTECT . Read-write. Reset: 0. VF124 FLR data pipe protect. 1= Start protect. auto clear.
27	DEV0_PF1_VF123_FLR_PROTECT . Read-write. Reset: 0. VF123 FLR data pipe protect. 1= Start protect. auto clear.
26	DEV0_PF1_VF122_FLR_PROTECT . Read-write. Reset: 0. VF122 FLR data pipe protect. 1= Start protect. auto clear.
25	DEV0_PF1_VF121_FLR_PROTECT . Read-write. Reset: 0. VF121 FLR data pipe protect. 1= Start protect. auto clear.
24	DEV0_PF1_VF120_FLR_PROTECT . Read-write. Reset: 0. VF120 FLR data pipe protect. 1= Start protect. auto clear.
23	DEV0_PF1_VF119_FLR_PROTECT . Read-write. Reset: 0. VF119 FLR data pipe protect. 1= Start protect. auto clear.
22	DEV0_PF1_VF118_FLR_PROTECT . Read-write. Reset: 0. VF118 FLR data pipe protect. 1= Start protect. auto clear.
21	DEV0_PF1_VF117_FLR_PROTECT . Read-write. Reset: 0. VF117 FLR data pipe protect. 1= Start protect. auto clear.
20	DEV0_PF1_VF116_FLR_PROTECT . Read-write. Reset: 0. VF116 FLR data pipe protect. 1= Start protect. auto clear.
19	DEV0_PF1_VF115_FLR_PROTECT . Read-write. Reset: 0. VF115 FLR data pipe protect. 1= Start protect. auto clear.
18	DEV0_PF1_VF114_FLR_PROTECT . Read-write. Reset: 0. VF114 FLR data pipe protect. 1= Start protect. auto clear.
17	DEV0_PF1_VF113_FLR_PROTECT . Read-write. Reset: 0. VF113 FLR data pipe protect. 1= Start protect. auto clear.
16	DEV0_PF1_VF112_FLR_PROTECT . Read-write. Reset: 0. VF112 FLR data pipe protect. 1= Start protect. auto clear.
15	DEV0_PF1_VF111_FLR_PROTECT . Read-write. Reset: 0. VF111 FLR data pipe protect. 1= Start protect. auto clear.
14	DEV0_PF1_VF110_FLR_PROTECT . Read-write. Reset: 0. VF110 FLR data pipe protect. 1= Start protect. auto clear.
13	DEV0_PF1_VF109_FLR_PROTECT . Read-write. Reset: 0. VF109 FLR data pipe protect. 1= Start protect. auto clear.
12	DEV0_PF1_VF108_FLR_PROTECT . Read-write. Reset: 0. VF108 FLR data pipe protect. 1= Start protect. auto clear.
11	DEV0_PF1_VF107_FLR_PROTECT . Read-write. Reset: 0. VF107 FLR data pipe protect. 1= Start protect. auto clear.
10	DEV0_PF1_VF106_FLR_PROTECT . Read-write. Reset: 0. VF106 FLR data pipe protect. 1= Start protect. auto clear.

9	DEV0_PF1_VF105_FLR_PROTECT . Read-write. Reset: 0. VF105 FLR data pipe protect. 1= Start protect. auto clear.
8	DEV0_PF1_VF104_FLR_PROTECT . Read-write. Reset: 0. VF104 FLR data pipe protect. 1= Start protect. auto clear.
7	DEV0_PF1_VF103_FLR_PROTECT . Read-write. Reset: 0. VF103 FLR data pipe protect. 1= Start protect. auto clear.
6	DEV0_PF1_VF102_FLR_PROTECT . Read-write. Reset: 0. VF102 FLR data pipe protect. 1= Start protect. auto clear.
5	DEV0_PF1_VF101_FLR_PROTECT . Read-write. Reset: 0. VF101 FLR data pipe protect. 1= Start protect. auto clear.
4	DEV0_PF1_VF100_FLR_PROTECT . Read-write. Reset: 0. VF100 FLR data pipe protect. 1= Start protect. auto clear.
3	DEV0_PF1_VF99_FLR_PROTECT . Read-write. Reset: 0. VF99 FLR data pipe protect. 1= Start protect. auto clear.
2	DEV0_PF1_VF98_FLR_PROTECT . Read-write. Reset: 0. VF98 FLR data pipe protect. 1= Start protect. auto clear.
1	DEV0_PF1_VF97_FLR_PROTECT . Read-write. Reset: 0. VF97 FLR data pipe protect. 1= Start protect. auto clear.
0	DEV0_PF1_VF96_FLR_PROTECT . Read-write. Reset: 0. VF96 FLR data pipe protect. 1= Start protect. auto clear.

NBIO[0...1]NBIFRST0x00000800 (NBIFMM::DEV1_PFO_FLR_RST_CTRL)

Read-write. Reset: 0004_0009h.

PFO FLR control regs.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x00000800; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description																		
31:27	Reserved.																		
26:25	FLR_HST_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy HST response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
24:23	FLR_DMA_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy DMA response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
22:21	Reserved.																		
20:18	FLR_GRACE_TIMEOUT. Read-write. Reset: 1h. When this PF's FLR (PF/VF/SoftPF) uses graceful mode, timeout must be set. When timeout counts, link reset interrupt (status) doesn't need wait pending bit clean. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>always wait</td></tr> <tr> <td>1h</td><td>512 timer units</td></tr> <tr> <td>2h</td><td>1024 timer units</td></tr> <tr> <td>3h</td><td>2048 timer units</td></tr> <tr> <td>4h</td><td>4096 timer units</td></tr> <tr> <td>5h</td><td>8192 timer units</td></tr> <tr> <td>6h</td><td>2*8192 timer units</td></tr> <tr> <td>7h</td><td>4*8192 timer units</td></tr> </table>	Value	Description	0h	always wait	1h	512 timer units	2h	1024 timer units	3h	2048 timer units	4h	4096 timer units	5h	8192 timer units	6h	2*8192 timer units	7h	4*8192 timer units
Value	Description																		
0h	always wait																		
1h	512 timer units																		
2h	1024 timer units																		
3h	2048 timer units																		
4h	4096 timer units																		
5h	8192 timer units																		
6h	2*8192 timer units																		
7h	4*8192 timer units																		
17	FLR_GRACE_MODE. Read-write. Reset: 0. 0= Immediate mode; 1= Graceful mode.																		
16:5	Reserved.																		
4	PF_PRV_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's private sticky reg; 0= Not reset.																		
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF FLR reset PF's private dynamic reg; 0= Not reset.																		
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's sticky cfg reg; 0= Not reset.																		
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 0. 1= PF FLR reset PF's FLR-excluded cfg reg; 0= Not reset.																		
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF FLR reset PF's cfg reg; 0= Not reset.																		

NBIO[0...1]NBIFRST0x00000804 (NBIFMM::DEV1_PF1_FLR_RST_CTRL)

Read-write. Reset: 0004_0009h.

PF1 FLR control regs.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x00000804; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description																		
31:27	Reserved.																		
26:25	FLR_HST_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy HST response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
24:23	FLR_DMA_DUMMY_RSPSTS. Read-write. Reset: 0h. Which status for dummy DMA response. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>SC</td></tr> <tr> <td>1h</td><td>UR</td></tr> <tr> <td>2h</td><td>CA</td></tr> <tr> <td>3h</td><td>timeout</td></tr> </table>	Value	Description	0h	SC	1h	UR	2h	CA	3h	timeout								
Value	Description																		
0h	SC																		
1h	UR																		
2h	CA																		
3h	timeout																		
22:21	Reserved.																		
20:18	FLR_GRACE_TIMEOUT. Read-write. Reset: 1h. When this PF's FLR (PF/VF/SoftPF) uses graceful mode, timeout must be set. When timeout counts, link reset interrupt (status) doesn't need wait pending bit clean. ValidValues:																		
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>always wait</td></tr> <tr> <td>1h</td><td>512 timer units</td></tr> <tr> <td>2h</td><td>1024 timer units</td></tr> <tr> <td>3h</td><td>2048 timer units</td></tr> <tr> <td>4h</td><td>4096 timer units</td></tr> <tr> <td>5h</td><td>8192 timer units</td></tr> <tr> <td>6h</td><td>2*8192 timer units</td></tr> <tr> <td>7h</td><td>4*8192 timer units</td></tr> </table>	Value	Description	0h	always wait	1h	512 timer units	2h	1024 timer units	3h	2048 timer units	4h	4096 timer units	5h	8192 timer units	6h	2*8192 timer units	7h	4*8192 timer units
Value	Description																		
0h	always wait																		
1h	512 timer units																		
2h	1024 timer units																		
3h	2048 timer units																		
4h	4096 timer units																		
5h	8192 timer units																		
6h	2*8192 timer units																		
7h	4*8192 timer units																		
17	FLR_GRACE_MODE. Read-write. Reset: 0. 0= Immediate mode; 1= Graceful mode.																		
16:5	Reserved.																		
4	PF_PRV_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's private sticky reg; 0= Not reset.																		
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF FLR reset PF's private dynamic reg; 0= Not reset.																		
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF FLR reset PF's sticky cfg reg; 0= Not reset.																		
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 0. 1= PF FLR reset PF's FLR-excluded cfg reg; 0= Not reset.																		
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF FLR reset PF's cfg reg; 0= Not reset.																		

NBIO[0...1]NBIFRST0x00000820 (NBIFMM::BIF_DEV1_PF0_DSTATE_VALUE)

Read-write. Reset: 0000_0000h.

nBIF's PF0 DState change target/ack values.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x00000820; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description										
31:18	Reserved.										
17:16	DEV1_PF0_DSTATE_ACK_VALUE. Read-write. Reset: 0h. DEV1_PF0 ack Dstate from SMU/MP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										
15:3	Reserved.										
2	DEV1_PF0_DSTATE_NEED_D3TOD0_RESET. Read-write. Reset: 0. DEV1_PF0 Dstate change need do D3hot to D0 reset.										
1:0	DEV1_PF0_DSTATE_TGT_VALUE. Read-write. Reset: 0h. DEV1_PF0 target Dstate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										

NBIO[0...1]NBIFRST0x00000824 (NBIFMM::BIF_DEV1_PF1_DSTATE_VALUE)

Read-write. Reset: 0000_0000h.

nBIF's PF1 DState change target/ack values.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x00000824; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description										
31:18	Reserved.										
17:16	DEV1_PF1_DSTATE_ACK_VALUE. Read-write. Reset: 0h. DEV1_PF1 ack Dstate from SMU/MP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										
15:3	Reserved.										
2	DEV1_PF1_DSTATE_NEED_D3TOD0_RESET. Read-write. Reset: 0. DEV1_PF1 Dstate change need do D3hot to D0 reset.										
1:0	DEV1_PF1_DSTATE_TGT_VALUE. Read-write. Reset: 0h. DEV1_PF1 target Dstate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										

NBIO[0...1]NBIFRST0x00000840 (NBIFMM::DEV1_PF0_D3HOTD0_RST_CTRL)

Read-write. Reset: 0000_001Bh.

PF0 FLR control regs.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x00000840; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description
31:5	Reserved.
4	PF_PRV_STICKY_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private sticky reg; 0= Not reset.
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private dynamic reg; 0= Not reset.
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF D3HOT_TO_D0 reset PF's sticky cfg reg; 0= Not reset.
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's FLR-excluded cfg reg; 0= Not reset.
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's cfg reg; 0= Not reset.

NBIO[0...1]NBIFRST0x00000844 (NBIFMM::DEV1_PF1_D3HOTD0_RST_CTRL)

Read-write. Reset: 0000_001Bh.

PF1 FLR control regs.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x00000844; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description
31:5	Reserved.
4	PF_PRV_STICKY_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private sticky reg; 0= Not reset.
3	PF_PRV_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's private dynamic reg; 0= Not reset.
2	PF_CFG_STICKY_EN. Read-write. Reset: 0. 1= PF D3HOT_TO_D0 reset PF's sticky cfg reg; 0= Not reset.
1	PF_CFG_FLR_EXC_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's FLR-excluded cfg reg; 0= Not reset.
0	PF_CFG_EN. Read-write. Reset: 1. 1= PF D3HOT_TO_D0 reset PF's cfg reg; 0= Not reset.

NBIO0NBIFRST0x000008C0...NBIO1NBIFRST2x000008C0 (NBIFMM::BIF_PORT0_DSTATE_VALUE)

Read-write. Reset: 0000_0000h.

nBIF's PORT0 DState change target/ack values.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFRST[2:0]x000008C0; NBIO0NBIFRST[2:0]=[10538000,10238000,10138000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFRST[2:0]x000008C0; NBIO1NBIFRST[2:0]=[10738000,10438000,10338000]h

Bits	Description										
31:18	Reserved.										
17:16	PORT0_DSTATE_ACK_VALUE. Read-write. Reset: 0h. PORT0 ack Dstate from SMU/MP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										
15:2	Reserved.										
1:0	PORT0_DSTATE_TGT_VALUE. Read-write. Reset: 0h. PORT0 target Dstate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										

NBIO[0...1]NBIFRST0x000008C4 (NBIFMM::BIF_PORT1_DSTATE_VALUE)

Read-write. Reset: 0000_0000h.

nBIF's PORT1 DState change target/ack values.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFRST0x000008C4; NBIO[1:0]NBIFRST0=10[3,1]3_8000h

Bits	Description										
31:18	Reserved.										
17:16	PORT1_DSTATE_ACK_VALUE. Read-write. Reset: 0h. PORT1 ack Dstate from SMU/MP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										
15:2	Reserved.										
1:0	PORT1_DSTATE_TGT_VALUE. Read-write. Reset: 0h. PORT1 target Dstate. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>to D0</td></tr> <tr> <td>1h</td><td>to D1</td></tr> <tr> <td>2h</td><td>to D2</td></tr> <tr> <td>3h</td><td>to D3</td></tr> </table>	Value	Description	0h	to D0	1h	to D1	2h	to D2	3h	to D3
Value	Description										
0h	to D0										
1h	to D1										
2h	to D2										
3h	to D3										

NBIO0NBIFSTRAP0x00000000...NBIO1NBIFSTRAP2x00000000 (NBIFMM::RCC_DEV0_EPF0_STRAP0)

Read-write.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000000; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000000; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31	STRAP_D2_SUPPORT_DEV0_F0. Read-write. Reset: 0. Enable D2 Support in EP function.
30	STRAP_D1_SUPPORT_DEV0_F0. Read-write. Reset: 0. Enable D1 Support in EP function.
29	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0. Read-write. Reset: 0. Enable legacy mode of operation 1: native PCIE function 0: legacy function (32BAR VGA IO RdLk).
28	STRAP_FUNC_EN_DEV0_F0. Read-write. Reset: 1. EP Function Enable.
27:24	Reserved.
23:20	STRAP_MINOR_REV_ID_DEV0_F0. Read-write. Reset: 1h. Set MINOR_REV_ID in EP function.
19:16	STRAP_MAJOR_REV_ID_DEV0_F0. Read-write. Reset: 0h. Set MAJOR_REV_ID in EP function.
15:0	STRAP_DEVICE_ID_DEV0_F0. Read-write. Set DEVICE_ID in EP function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 14ACh Reset: _instNBIF2_nbio[1:0]_aliasSMN: 14C2h

NBIO0NBIFSTRAP0x00000004...NBIO1NBIFSTRAP2x00000004 (NBIFMM::RCC_DEV0_EPF0_STRAP1)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000004; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000004; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00000008...NBIO1NBIFSTRAP2x00000008 (NBIFMM::RCC_DEV0_EPF0_STRAP2)

Read-write. Reset: 0000_2080h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000008; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000008; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F0. Read-write. Reset: 0. Enable PASID_CAP.PRIV_MODE_SUPPORTED.
30	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F0. Read-write. Reset: 0. Enable PASID_CAP.GLOBAL_INVALIDATE_SUPPORTED.
29	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F0. Read-write. Reset: 0. Enable PASID_CAP.EXE_PERMISSION_SUPPORTED.
28	STRAP_PASID_EN_DEV0_F0. Read-write. Reset: 0. Enable PASID cap in EP function.
27	Reserved.
26:24	STRAP_MSI_MULTI_CAP_DEV0_F0. Read-write. Reset: 0h. Set MSI_CAP.MSI_MULTI_CAP in EP function.
23	STRAP_VC_EN_DEV0_F0. Read-write. Reset: 0. Enable VC cap in EP function.
22	Reserved.
21	STRAP_DPA_EN_DEV0_F0. Read-write. Reset: 0. Enable DPA cap in EP function.
20	STRAP_CPL_ABORT_ERR_EN_DEV0_F0. Read-write. Reset: 0. Enable CA error in AER capability in EP function.
19:18	Reserved.
17	STRAP_ACS_EN_DEV0_F0. Read-write. Reset: 0. Enable ACS cap in EP function.
16	STRAP_AER_EN_DEV0_F0. Read-write. Reset: 0. Enable AER cap in EP function.
15	STRAP_ARI_EN_DEV0_F0. Read-write. Reset: 0. Enable ARI cap in EP function.
14	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F0. Read-write. Reset: 0. Enable Per-Vector Masking for MSI.
13:9	STRAP_MAX_PASID_WIDTH_DEV0_F0. Read-write. Reset: 10h. Indicates the width of PASID field supported by the ATC.
8	STRAP_RESIZE_BAR_EN_DEV0_F0. Read-write. Reset: 0. Enable RESIZABLE BAR cap.
7	STRAP_NO_SOFT_RESET_DEV0_F0. Read-write. Reset: 1. Set PMCSR.NO_SOFT_RESET for EP function.
6:0	Reserved.

NBIO0NBIFSTRAP0x0000000C...NBIO1NBIFSTRAP2x0000000C (NBIFMM::RCC_DEV0_EPF0_STRAP3)

Read-write.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000000C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000000C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_RTR_EN_DEV0_F0. Read-write. Reset: 0. Enable Readiness Time Reporting .
30	STRAP_TRUE_PM_STATUS_EN_DEV0_F0. Read-write. Reset: 0. Enable communication with SMUMP for Dx state change.
29	STRAP_CLK_PM_EN_DEV0_F0. Read-write. Reset: 0. strap for CLKREQ# enable.
28	Reserved.
27	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F0. Read-write. Reset: 0. 0:Disable SMN error response status for EP function being masked to SC. 1:Enable SMN error response status for EP function being masked to SC.
26	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F0. Read-write. Reset: 0. Enable all msi event support regardless of MSI_MULTI_CAP.
25	Reserved.
24	STRAP_PMC_DSI_DEV0_F0. Read-write. Reset: 0. Set PMC .DSI in EP function.
23:21	Reserved.
20	STRAP_MSIX_EN_DEV0_F0. Read-write. Reset: 0. Enable MSIX cap in EP function.
19	STRAP_MSI_CLR_PENDING_EN_DEV0_F0. Read-write. Reset: 0. Enable MSI cap in EP function.
18	STRAP_MSI_EN_DEV0_F0. Read-write. Reset: 0. Enable MSI cap in EP function.
17	STRAP_PWR_EN_DEV0_F0. Read-write. Reset: 0. Enable PWR Budget cap in EP function.
16	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F0. Read-write. Reset: 1. Enable Poisoned Error log as Advisory NonFatal Error type in EP function.
15:0	STRAP_SUBSYS_ID_DEV0_F0. Read-write. Set SubSystemID in EP function.
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 14ACh
	Reset: _instNBIF2_nbio[1:0]_aliasSMN: 14C2h

NBIO0NBIFSTRAP0x00000010...NBIO1NBIFSTRAP2x00000010 (NBIFMM::RCC_DEV0_EPF0_STRAP4)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000010; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000010; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_AUXPWR_SUPPORT_DEV0_F0. Indicate AuxPower support for EP function.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30:28	STRAP_INTERRUPT_PIN_DEV0_F0. Read-write. Reset: 0h. Set INTERRUPT_PIN for EP function.
27:23	STRAP_PME_SUPPORT_DEV0_F0. Read-write. Reset: 00h. Set PMC .PME_support for EP function.
22	STRAP_FLR_EN_DEV0_F0. Read-write. Reset: 0. Enable FLR support in EP function.
21	STRAP_ATOMIC_EN_DEV0_F0. Read-write. Reset: 0. Enable 32bit AtomicOP Completer in EP function.
20	STRAP_ATOMIC_64BIT_EN_DEV0_F0. Read-write. Reset: 0. Enable 64bit AtomicOP Completer in EP function.
19:0	Reserved.

NBIO0NBIFSTRAP0x00000014...NBIO1NBIFSTRAP2x00000014 (NBIFMM::RCC_DEV0_EPF0_STRAP5)

Read-write. Reset: 0000_1022h.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000014; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000014; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h`

Bits	Description
31	Reserved.
30	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F0. Read-write. Reset: 0. Strap register for MSI_MSG_CNTL.MSI_EXT_MSG_DATA_CAP.
29:16	Reserved.
15:0	STRAP_SUBSYS_VEN_ID_DEV0_F0. Read-write. Reset: 1022h. Set SubSystemVendorID in EP function.

NBIO0NBIFSTRAP0x00000020...NBIO1NBIFSTRAP2x00000020 (NBIFMM::RCC_DEV0_EPF0_STRAP8)

Reset: 0000_0000h.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000020; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000020; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h`

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00000024...NBIO1NBIFSTRAP2x00000024 (NBIFMM::RCC_DEV0_EPF0_STRAP9)

Reset: 0000_0000h.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000024; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000024; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h`

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00000034...NBIO1NBIFSTRAP2x00000034 (NBIFMM::RCC_DEV0_EPF0_STRAP13)

Read-write. Reset: 0013_0000h.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000034; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000034; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h`

Bits	Description
31:24	Reserved.
23:16	STRAP_CLASS_CODE_BASE_DEV0_F0. Read-write. Reset: 13h. Base-Class-Code of Class Code for EP function.
15:8	STRAP_CLASS_CODE_SUB_DEV0_F0. Read-write. Reset: 00h. Sub-Class-Code of Class Code for EP function.
7:0	STRAP_CLASS_CODE_PIF_DEV0_F0. Read-write. Reset: 00h. Programming Interface of Class Code for EP function.

NBIO0NBIFSTRAP0x00000038...NBIO1NBIFSTRAP2x00000038 (NBIFMM::RCC_DEV0_EPF0_STRAP14)

Read-write. Reset: 0000_1022h.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000038; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000038; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h`

Bits	Description
31:16	Reserved.
15:0	STRAP_VENDOR_ID_DEV0_F0. Read-write. Reset: 1022h. Set VENDOR_ID for EP function.

NBIO0NBIFSTRAP0x0000003C...NBIO1NBIFSTRAP2x0000003C (NBIFMM::RCC_DEV0_EPF0_STRAP15)

Read-write. Reset: 00A1_EA1Eh.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000003C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000003C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:25	Reserved.
24	STRAP_RTR_VALID_DEV0_F0. Read-write. Reset: 0. Readiness Time Reporting 1 Register : Valid time
23:12	STRAP_RTR_DLUP_TIME_DEV0_F0. Read-write. Reset: A1Eh. Readiness Time Reporting 1 Register : DL_UP time
11:0	STRAP_RTR_RESET_TIME_DEV0_F0. Read-write. Reset: A1Eh. Readiness Time Reporting 1 Register : reset time

NBIO0NBIFSTRAP0x00000040...NBIO1NBIFSTRAP2x00000040 (NBIFMM::RCC_DEV0_EPF0_STRAP16)

Read-write. Reset: 0080_AA1Eh.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000040; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000040; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:24	Reserved.
23:12	STRAP_RTR_D3HOTD0_TIME_DEV0_F0. Read-write. Reset: 80Ah. Readiness Time Reporting 2 Register : D3hot to D0 time
11:0	STRAP_RTR_FLR_TIME_DEV0_F0. Read-write. Reset: A1Eh. Readiness Time Reporting 2 Register : FLR time

NBIO0NBIFSTRAP0x00000044...NBIO1NBIFSTRAP2x00000044 (NBIFMM::RCC_DEV0_EPF0_STRAP17)

Read-write. Reset: 0143_CA1Eh.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000044; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000044; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:25	Reserved.
24:13	STRAP_RTR_VF_FLR_TIME_DEV0_F0. Read-write. Reset: A1Eh. Readiness Time Reporting 2 Register : FLR time for VF.
12	STRAP_RTR_VF_VALID_DEV0_F0. Read-write. Reset: 0. Readiness Time Reporting 1 Register : Valid time for VF.
11:0	STRAP_RTR_VF_RESET_TIME_DEV0_F0. Read-write. Reset: A1Eh. Readiness Time Reporting 1 Register : reset time for VF.

NBIO0NBIFSTRAP0x00000048...NBIO1NBIFSTRAP2x00000048 (NBIFMM::RCC_DEV0_EPF0_STRAP18)

Read-write. Reset: 0000_080Ah.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000048; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000048; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:12	Reserved.
11:0	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F0. Read-write. Reset: 80Ah. Readiness Time Reporting 2 Register : D3hot to D0 time for VF.

NBIO0NBIFSTRAP0x00000200...NBIO1NBIFSTRAP2x00000200 (NBIFMM::RCC_DEV0_EPF1_STRAP0)

Read-write.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000200; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000200; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31	STRAP_D2_SUPPORT_DEV0_F1. Read-write. Reset: 0. Enable D2 Support in EP function.
30	STRAP_D1_SUPPORT_DEV0_F1. Read-write. Reset: 0. Enable D1 Support in EP function.
29	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F1. Read-write. Reset: 0. Enable legacy mode of operation 1: native PCIE function 0: legacy function (32BAR VGA IO RdLk).
28	STRAP_FUNC_EN_DEV0_F1. Read-write. Reset: 1. EP Function Enable.
27:24	Reserved.
23:20	STRAP_MINOR_REV_ID_DEV0_F1. Read-write. Set MINOR_REV_ID in EP function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1h
19:16	STRAP_MAJOR_REV_ID_DEV0_F1. Read-write. Reset: 0h. Set MAJOR_REV_ID in EP function.
15:0	STRAP_DEVICE_ID_DEV0_F1. Read-write. Set DEVICE_ID in EP function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 14DCh Reset: _instNBIF2_nbio[1:0]_aliasSMN: 14C3h

NBIO0NBIFSTRAP0x00000204...NBIO1NBIFSTRAP2x00000204 (NBIFMM::RCC_DEV0_EPF1_STRAP1)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000204; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000204; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:16	STRAP_SRIOV_SUPPORTED_PAGE_SIZE_DEV0_F1. Set SRIOV_CAP.SUPPORTED_PAGE_SIZE. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0553h
15:0	STRAP_SRIOV_VF_DEVICE_ID_DEV0_F1. Set DEVICE_ID for VF. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0000h

NBIO0NBIFSTRAP0x00000208...NBIO1NBIFSTRAP2x00000208 (NBIFMM::RCC_DEV0_EPF1_STRAP2)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000208; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000208; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F1. Read-write. Reset: 0. Enable PASID_CAP.PRIV_MODE_SUPPORTED.
30	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F1. Read-write. Reset: 0. Enable PASID_CAP.GLOBAL_INVALIDATE_SUPPORTED.
29	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F1. Read-write. Reset: 0. Enable PASID_CAP.EXE_PERMISSION_SUPPORTED.
28	STRAP_PASID_EN_DEV0_F1. Read-write. Reset: 0. Enable PASID cap in EP function.
27	STRAP_PAGE_REQ_EN_DEV0_F1. Enable PRI cap in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
26:24	STRAP_MSI_MULTI_CAP_DEV0_F1. Read-write. Set MSI_CAP.MSI_MULTI_CAP in EP function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 5h
23	STRAP_VC_EN_DEV0_F1. Read-write. Reset: 0. Enable VC cap in EP function.
22	Reserved.
21	STRAP_DPA_EN_DEV0_F1. Read-write. Reset: 0. Enable DPA cap in EP function.
20	STRAP_CPL_ABORT_ERR_EN_DEV0_F1. Read-write. Reset: 0. Enable CA error in AER capability in EP function.
19	Reserved.
18	STRAP_ATS_EN_DEV0_F1. Enable ATS cap in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
17	STRAP_ACS_EN_DEV0_F1. Read-write. Reset: 0. Enable ACS cap in EP function.
16	STRAP_AER_EN_DEV0_F1. Read-write. Reset: 0. Enable AER cap in EP function.
15	Reserved.
14	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F1. Read-write. Reset: 0. Enable Per-Vector Masking for MSI.
13:9	STRAP_MAX_PASID_WIDTH_DEV0_F1. Read-write. Reset: 10h. Indicates the width of PASID field supported by the ATC.
8	STRAP_RESIZE_BAR_EN_DEV0_F1. Read-write. Reset: 0. Enable RESIZABLE BAR cap.
7	STRAP_NO_SOFT_RESET_DEV0_F1. Read-write. Set PMCSR.NO_SOFT_RESET for EP function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0 Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
6:1	Reserved.
0	STRAP_SRIOV_EN_DEV0_F1. Enable SRIOV cap. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0

NBIO0NBIFSTRAP0x0000020C...NBIO1NBIFSTRAP2x0000020C (NBIFMM::RCC_DEV0_EPF1_STRAP3)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000020C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000020C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_RTR_EN_DEV0_F1. Read-write. Reset: 0. Enable Readiness Time Reporting .
30	STRAP_TRUE_PM_STATUS_EN_DEV0_F1. Read-write. Reset: 0. Enable communication with SMUMP for Dx state change.
29	STRAP_CLK_PM_EN_DEV0_F1. Read-write. Reset: 0. strap for CLKREQ# enable.
28	STRAP_VF_RESIZE_BAR_EN_DEV0_F1. Enable VF ResizableBAR cap. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
27	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F1. Read-write. Reset: 0. 0:Disable SMN error response status for EP function being masked to SC. 1:Enable SMN error response status for EP function being masked to SC.
26	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F1. Read-write. Reset: 0. Enable all msi event support regardless of MSI_MULTI_CAP.
25	Reserved.
24	STRAP_PMC_DSI_DEV0_F1. Read-write. Reset: 0. Set PMC .DSI in EP function.
23:21	Reserved.
20	STRAP_MSIX_EN_DEV0_F1. Read-write. Reset: 1. Enable MSIX cap in EP function.
19	STRAP_MSI_CLR_PENDING_EN_DEV0_F1. Read-write. Reset: 0. Enable MSI cap in EP function.
18	STRAP_MSI_EN_DEV0_F1. Read-write. Reset: 1. Enable MSI cap in EP function.
17	STRAP_PWR_EN_DEV0_F1. Read-write. Reset: 0. Enable PWR Budget cap in EP function.
16	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F1. Read-write. Reset: 1. Enable Poisoned Error log as Advisory NonFatal Error type in EP function.
15:0	STRAP_SUBSYS_ID_DEV0_F1. Read-write. Set SubSystemID in EP function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 14DCh Reset: _instNBIF2_nbio[1:0]_aliasSMN: 14C3h

NBIO0NBIFSTRAP0x00000210...NBIO1NBIFSTRAP2x00000210 (NBIFMM::RCC_DEV0_EPF1_STRAP4)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000210; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000210; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_AUXPWR_SUPPORT_DEV0_F1. Indicate AuxPower support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30:28	STRAP_INTERRUPT_PIN_DEV0_F1. Read-write. Set INTERRUPT_PIN for EP function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1h
27:23	STRAP_PME_SUPPORT_DEV0_F1. Read-write. Set PMC .PME_support for EP function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 00h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 18h
22	STRAP_FLR_EN_DEV0_F1. Read-write. Reset: 0. Enable FLR support in EP function.
21	STRAP_ATOMIC_EN_DEV0_F1. Read-write. Reset: 0. Enable 32bit AtomicOP Completer in EP function.
20	STRAP_ATOMIC_64BIT_EN_DEV0_F1. Read-write. Reset: 0. Enable 64bit AtomicOP Completer in EP function.
19:18	Reserved.
17:9	STRAP_MSIX_PBA_OFFSET_DEV0_F1. For MSIX PBA_Offset bit20 to bit12. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 004h
8:0	STRAP_MSIX_TABLE_OFFSET_DEV0_F1. For MSIX Table_Offset bit20 to bit12. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 002h

NBIO0NBIFSTRAP0x00000214...NBIO1NBIFSTRAP2x00000214 (NBIFMM::RCC_DEV0_EPF1_STRAP5)

Read-write. Reset: 0000_1022h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000214; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000214; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	Reserved.
30	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F1. Read-write. Reset: 0. Strap register for MSI_MSG_CNTL.MSI_EXT_MSG_DATA_CAP.
29:16	Reserved.
15:0	STRAP_SUBSYS_VEN_ID_DEV0_F1. Read-write. Reset: 1022h. Set SubSystemVendorID in EP function.

NBIO0NBIFSTRAP0x00000218...NBIO1NBIFSTRAP2x00000218 (NBIFMM::RCC_DEV0_EPF1_STRAP6)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000218; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000218; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:26	Reserved.
25	STRAP_APER3_PREFETCHABLE_EN_DEV0_F1. Set prefetchable for APER#3 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
24	STRAP_APER3_EN_DEV0_F1. Enable APER#3 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
23:18	Reserved.
17	STRAP_APER2_PREFETCHABLE_EN_DEV0_F1. Set prefetchable for APER#2 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
16	STRAP_APER2_EN_DEV0_F1. Enable APER#2 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
15:10	Reserved.
9	STRAP_APER1_PREFETCHABLE_EN_DEV0_F1. Set prefetchable for APER#1 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0
8	STRAP_APER1_EN_DEV0_F1. Read-write. Reset: 1. Enable APER#1 in EP function.
7	Reserved.
6:4	STRAP_APER0_AP_SIZE_DEV0_F1. Set aperture size for APER#0 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 7h
3:2	Reserved.
1	STRAP_APER0_PREFETCHABLE_EN_DEV0_F1. Set prefetchable for APER#0 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0
0	STRAP_APER0_EN_DEV0_F1. Read-write. Reset: 1. Enable APER#0 in EP function.

NBIO0NBIFSTRAP0x0000021C...NBIO1NBIFSTRAP2x0000021C (NBIFMM::RCC_DEV0_EPF1_STRAP7)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000021C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000021C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:26	Reserved.
25:24	STRAP_TPH_REQ_ST_TABLE_LOCATION_DEV0_F1. Read-write. Strap register for TPH_REQ_CAP.ST_TABLE_LOCATION. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 2h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1h
23	STRAP_TPH_REQ_DEV_SPC_MODE_SUPPORTED_DEV0_F1. Read-write. Strap register for TPH_REQ_CAP.DEVICE_SPECIFIC_MODE_SUPPORTED. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0 Reset: _instNBIF2_nbio[1:0]_aliasSMN: 1
22	STRAP_TPH_EN_DEV0_F1. Read-write. Reset: 0. Strap register to expose TPH Requester Capability.
21:20	STRAP_TPH_CPLR_SUPPORTED_DEV0_F1. Read-write. Reset: 0h. Strap register for DEVICE_CAP2.TPH_COMPLETER_SUPPORTED of EP function.
19:16	Reserved.
15:5	STRAP_MSIX_TABLE_SIZE_DEV0_F1. Strap register for MSIX_MSG_CNTL.MSIX_TABLE_SIZE. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 08Bh
4:1	STRAP_ROM_APER_SIZE_DEV0_F1. Set ROM aperture size in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0h
0	STRAP_ROM_APER_EN_DEV0_F1. Enable ROM aperture in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0

NBIO0NBIFSTRAP0x00000220...NBIO1NBIFSTRAP2x00000220 (NBIFMM::RCC_DEV0_EPF1_STRAP8)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000220; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000220; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:30	STRAP_SRIOV_VF_MAPPING_MODE_DEV0_F1. VF mapping mode selection, determines the total number of VF that could be supported. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 3h
29:27	STRAP_VF_MSI_MULTI_CAP_DEV0_F1. MSI_MULTI_CAP setting for EP with VF. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
26:0	Reserved.

NBIO0NBIFSTRAP0x00000224...NBIO1NBIFSTRAP2x00000224 (NBIFMM::RCC_DEV0_EPF1_STRAP9)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000224; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000224; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:16	Reserved.
15:0	STRAP_OUTSTAND_PAGE_REQ_CAP_DEV0_F1. Used to driver OUTSTAND_PAGE_REQ_CAPACITY in PRI capability. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0100h

NBIO0NBIFSTRAP0x00000228...NBIO1NBIFSTRAP2x00000228 (NBIFMM::RCC_DEV0_EPF1_STRAP10)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000228; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000228; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28:1	STRAP_APER1_RESIZE_SUPPORT_DEV0_F1. resizable BAR size support for APER1. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 000_0000h
0	STRAP_APER1_RESIZE_EN_DEV0_F1. resizable BAR enable for APER1. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0

NBIO0NBIFSTRAP0x0000022C...NBIO1NBIFSTRAP2x0000022C (NBIFMM::RCC_DEV0_EPF1_STRAP11)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000022C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000022C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28:1	STRAP_APER2_RESIZE_SUPPORT_DEV0_F1. resizable BAR size support for APER2. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 000_0000h
0	STRAP_APER2_RESIZE_EN_DEV0_F1. resizable BAR enable for APER2. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0

NBIO0NBIFSTRAP0x00000230...NBIO1NBIFSTRAP2x00000230 (NBIFMM::RCC_DEV0_EPF1_STRAP12)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000230; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000230; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28:1	STRAP_APER3_RESIZE_SUPPORT_DEV0_F1. resizable BAR size support for APER3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 000_0000h
0	STRAP_APER3_RESIZE_EN_DEV0_F1. resizable BAR enable for APER3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0

NBIO0NBIFSTRAP0x00000234...NBIO1NBIFSTRAP2x00000234 (NBIFMM::RCC_DEV0_EPF1_STRAP13)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000234; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000234; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	STRAP_SRIOV_TOTAL_VFS_DEV0_F1. Set SRIOV_CAP.TOTAL_VF. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 00h
23:16	STRAP_CLASS_CODE_BASE_DEV0_F1. Read-write. Base-Class-Code of Class Code for EP function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 08h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 06h
15:8	STRAP_CLASS_CODE_SUB_DEV0_F1. Read-write. Reset: 80h. Sub-Class-Code of Class Code for EP function.
7:0	STRAP_CLASS_CODE_PIF_DEV0_F1. Read-write. Reset: 00h. Programming Interface of Class Code for EP function.

NBIO0NBIFSTRAP0x00000238...NBIO1NBIFSTRAP2x00000238 (NBIFMM::RCC_DEV0_EPF1_STRAP14)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000238; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000238; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28	STRAP_TPH_REQ_R_INT_VEC_MODE_SUPPORTED_DEV0_F1. Read-write. Indicates if the function supports the Device Specific Mode of operation. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1 Reset: _inst[NBIF2_nbio[1:0]_aliasSMN: 0
27:17	STRAP_TPH_REQ_ST_TABLE_SIZE_DEV0_F1. Read-write. Reset: 000h. Strap register for TPH_REQ_CAP.ST_TABLE_SIZE.
16	STRAP_DVSE_EN_DEV0_F1. Enable Designated Vendor-Specific for EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
15:0	STRAP_VENDOR_ID_DEV0_F1. Read-write. Reset: 1022h. Set VENDOR_ID for EP function.

NBIO0NBIFSTRAP0x0000023C...NBIO1NBIFSTRAP2x0000023C (NBIFMM::RCC_DEV0_EPF1_STRAP15)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000023C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000023C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	Reserved.
30	STRAP_ATS_PAGE_ALIGNED_REQUEST_DEV0_F1. ATS Capability Register : Page Aligned Request AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
29:25	STRAP_ATS_INVALIDATE_QUEUE_DEPTH_DEV0_F1. ATS Capability Register : Invalidate Queue Depth AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 00h
24	STRAP_RTR_VALID_DEV0_F1. Read-write. Reset: 0. Readiness Time Reporting 1 Register : Valid time
23:12	STRAP_RTR_DLUP_TIME_DEV0_F1. Read-write. Reset: A1Eh. Readiness Time Reporting 1 Register : DL_UP time
11:0	STRAP_RTR_RESET_TIME_DEV0_F1. Read-write. Reset: A1Eh. Readiness Time Reporting 1 Register : reset time

NBIO0NBIFSTRAP0x00000240...NBIO1NBIFSTRAP2x00000240 (NBIFMM::RCC_DEV0_EPF1_STRAP16)

Read-write. Reset: 0080_AA1Eh.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000240; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000240; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:12	STRAP_RTR_D3HOTD0_TIME_DEV0_F1. Read-write. Reset: 80Ah. Readiness Time Reporting 2 Register : D3hot to D0 time
11:0	STRAP_RTR_FLR_TIME_DEV0_F1. Read-write. Reset: A1Eh. Readiness Time Reporting 2 Register : FLR time

NBIO0NBIFSTRAP0x00000244...NBIO1NBIFSTRAP2x00000244 (NBIFMM::RCC_DEV0_EPF1_STRAP17)

Read-write. Reset: 0143_CA1Eh.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000244; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000244; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:25	Reserved.
24:13	STRAP_RTR_VF_FLR_TIME_DEV0_F1. Read-write. Reset: A1Eh. Readiness Time Reporting 2 Register : FLR time for VF.
12	STRAP_RTR_VF_VALID_DEV0_F1. Read-write. Reset: 0. Readiness Time Reporting 1 Register : Valid time for VF.
11:0	STRAP_RTR_VF_RESET_TIME_DEV0_F1. Read-write. Reset: A1Eh. Readiness Time Reporting 1 Register : reset time for VF.

NBIO0NBIFSTRAP0x00000248...NBIO1NBIFSTRAP2x00000248 (NBIFMM::RCC_DEV0_EPF1_STRAP18)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000248; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000248; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:16	STRAP_DVSEC_N_CONTEXTS_DEV0_F1. The contexts supported by this function range from 0 to NContexts. The maximum number of contexts supported by this function is NContexts+1. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0000h
15:12	STRAP_DVSEC_MAX_BUFFER_DEV0_F1. Indicates the maximum data buffer size supported by this function for operations. The size is encoded as 2(MaxBuffer+21) -1. Valid MaxBuffer values range from 0 to 11. All other encodings are reserved. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
11:0	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F1. Read-write. Reset: 80Ah. Readiness Time Reporting 2 Register : D3hot to D0 time for VF.

NBIO0NBIFSTRAP0x0000024C...NBIO1NBIFSTRAP2x0000024C (NBIFMM::RCC_DEV0_EPF1_STRAP19)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000024C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000024C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:26	STRAP_DVSEC_CMD_GRP0_SUPPORT_DEV0_F1. Each bit in this field is set to 1 to indicate whether a certain group of optional descriptors is supported. Some descriptor types are required to be supported and their presence is implied and not indicated through this register.0-Administrative,1-Atomic Operations,2-Interrupt. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 00h
25:10	STRAP_DVSEC_ID_DEV0_F1. Indicate the DVSEC_ID associated with the SDXI DVSEC. For now,assume this is 0x0010 but this may change closer to spec finalization. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0010h
9:7	STRAP_DVSEC_DB_STRIDE_DEV0_F1. Indicates the address stride between doorbell pages. The stride is encoded as $2^{(DBStride+12)}$. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
6	STRAP_DVSEC_VF_DEV0_F1. 1=Indicates a virtual function. Software should use the virtual function programming model including MMIO register layout and mailbox programming. 0=Indicates a physical function. Software should use the physical function programming model including MMIO register layout and mailbox programming. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
5	STRAP_DVSEC_MR_DEV0_F1. Indicate whether memory registration commands are needed. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
4	STRAP_DVSEC_M_DEV0_F1. Multiple Function Support. This bit indicates whether the function supports the use of TFFuncHandle encodings associated with other functions within the function group. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
3:0	STRAP_DVSEC_MAX_AKT_SIZE_DEV0_F1. Indicates the maximum supported size of any A-Key table referenced by any context within this function. The size is encoded as $2^{(MaxAKTSize+12)}$ bytes. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h

NBIO0NBIFSTRAP0x00000250...NBIO1NBIFSTRAP2x00000250 (NBIFMM::RCC_DEV0_EPF1_STRAP20)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000250; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000250; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_VF_TPH_REQR_DEV_SPC_MODE_SUPPORTED_DEV0_F1. Strap register for VF TPH_REQR_CAP.DEVICE_SPECIFIC_MODE_SUPPORTED. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
30	Reserved.
29:28	STRAP_VF_TPH_CPLR_SUPPORTED_DEV0_F1. Strap register for VF DEVICE_CAP2.TPH_COMPLETER_SUPPORTED of EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
27:24	STRAP_APER3_RESIZE_SUPPORT_UPPER_DEV0_F1. resizable BAR3 size support 256tb to 2PB for APER3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0h
23:20	STRAP_APER2_RESIZE_SUPPORT_UPPER_DEV0_F1. resizable BAR2 size support 256tb to 2PB for APER2. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0h
19:16	STRAP_APER1_RESIZE_SUPPORT_UPPER_DEV0_F1. resizable BAR1 size support 256tb to 2PB for APER1. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0h
15:0	STRAP_DVSEC_ADDR_SPACE_ID_DEV0_F1. An opaque identifier that maps to the functions PCIe Requester ID. Referenced by AKey table entries.TFFuncHandle is unique for each SDXI function with a SDXI Function Group.This field may be set to 0 for implementations with DVSEC.M=0. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0000h

NBIO0NBIFSTRAP0x00000254...NBIO1NBIFSTRAP2x00000254 (NBIFMM::RCC_DEV0_EPF1_STRAP21)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000254; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000254; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:30	Reserved.
29	STRAP_VF_TPH_REQ_R_INT_VEC_MODE_SUPPORTED_DEV0_F1. Indicates if the VF TPH function supports the Device Specific Mode of operation. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
28:18	STRAP_VF_TPH_REQ_R_ST_TABLE_SIZE_DEV0_F1. Strap register for VF TPH_REQ_R_CAP.ST_TABLE_SIZE. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 000h
17:16	STRAP_VF_TPH_REQ_R_ST_TABLE_LOCATION_DEV0_F1. Strap register for VF TPH_REQ_R_CAP.ST_TABLE_LOCATION. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 2h
15:4	STRAP_DVSEC_LEN_DEV0_F1. Indicates the length in bytes of the SDXI DVSEC capability. In DVSEC revision 0x1, this field has a length of 0x20. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 018h
3:0	STRAP_DVSEC_REV_DEV0_F1. Indicate the revision number of the SDXI DVSEC capability. 0X1 for the version of SDXI described in this document. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1h

NBIO0NBIFSTRAP0x00000258...NBIO1NBIFSTRAP2x00000258 (NBIFMM::RCC_DEV0_EPF1_STRAP22)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000258; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000258; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:16	STRAP_VF_DVSEC_N_CONTEXTS_DEV0_F1. For VF DVSEC.The contexts supported by this function range from 0 to NContexts. The maximum number of contexts supported by this function is NContexts+1. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0000h
15:12	STRAP_VF_DVSEC_MAX_BUFFER_DEV0_F1. For VF DVSEC.Indicates the maximum data buffer size supported by this function for operations. The size is encoded as 2(MaxBuffer+21) -1. Valid MaxBuffer values range from 0 to 11. All other encodings are reserved. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
11:0	Reserved.

NBIO0NBIFSTRAP0x0000025C...NBIO1NBIFSTRAP2x0000025C (NBIFMM::RCC_DEV0_EPF1_STRAP23)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000025C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000025C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:4	Reserved.
3:0	STRAP_VF_DVSEC_MAX_AKT_SIZE_DEV0_F1. For VF DVSEC.Indicates the maximum supported size of any A-Key table referenced by any context within this function. The size is encoded as 2(MaxAKTSize+12) bytes. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h

NBIO0NBIFSTRAP0x00000260...NBIO1NBIFSTRAP2x00000260 (NBIFMM::RCC_DEV0_EPF1_STRAP24)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000260; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000260; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:26	STRAP_VF_DVSEC_CMD_GRP0_SUPPORT_DEV0_F1. For VF DVSEC.Each bit in this field is set to 1 to indicate whether a certain group of optional descriptors is supported. Some descriptor types are required to be supported and their presence is implied and not indicated through this register.0-Administrative,1-Atomic Operations,2-Interrupt. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 00h
25:10	STRAP_VF_DVSEC_ID_DEV0_F1. For VF DVSEC.Indicate the DVSEC_ID associated with the SDXI DVSEC.For now,assume this is 0x0010 but this may change closer to spec finalization. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0010h
9:7	STRAP_VF_DVSEC_DB_STRIDE_DEV0_F1. For VF DVSEC.Indicates the address stride between doorbell pages. The stride is encoded as 2^(DBStride+12). AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
6	STRAP_VF_DVSEC_VF_DEV0_F1. For VF DVSEC.1=Indicates a virtual function. Software should use the virtual function programming model including MMIO register layout and mailbox programming. 0=Indicates a physical function. Software should use the physical function programming model including MMIO register layout and mailbox programming. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
5	STRAP_VF_DVSEC_MR_DEV0_F1. For VF DVSEC.Indicate whether memory registration commands are needed. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
4	STRAP_VF_DVSEC_M_DEV0_F1. For VF DVSEC.Multiple Function Support. This bit indicates whether the function supports the use of TFFuncHandle encodings associated with other functions within the function group. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
3:0	Reserved.

NBIO0NBIFSTRAP0x00000264...NBIO1NBIFSTRAP2x00000264 (NBIFMM::RCC_DEV0_EPF1_STRAP25)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000264; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000264; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:20	STRAP_VF_DVSEC_LEN_DEV0_F1. For VF DVSEC. Indicates the length in bytes of the SDXI DVSEC capability. In DVSEC revision 0x1, this field has a length of 0x20. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 018h
19:16	STRAP_VF_DVSEC_REV_DEV0_F1. For VF DVSEC. Indicate the revision number of the SDXI DVSEC capability. 0X1 for the version of SDXI described in this document. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1h
15:0	STRAP_VF_DVSEC_ADDR_SPACE_ID_DEV0_F1. For VF DVSEC. An opaque identifier that maps to the functions PCIe Requester ID. Referenced by AKey table entries. TFFuncHandle is unique for each SDXI function with a SDXI Function Group. This field may be set to 0 for implementations with DVSEC.M=0. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0000h

NBIO0NBIFSTRAP0x00000400...NBIO1NBIFSTRAP2x00000400 (NBIFMM::RCC_DEV0_EPF2_STRAP0)

Read-write.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000400; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000400; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_D2_SUPPORT_DEV0_F2. Read-write. Reset: 0. Enable D2 Support in EP function.
30	STRAP_D1_SUPPORT_DEV0_F2. Read-write. Reset: 0. Enable D1 Support in EP function.
29	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F2. Read-write. Reset: 0. Enable legacy mode of operation 1: native PCIe function 0: legacy function (32BAR VGA IO RdLk).
28	STRAP_FUNC_EN_DEV0_F2. Read-write. EP Function Enable. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1 Reset: _instNBIF2_nbio[1:0]_aliasSMN: 0
27:24	Reserved.
23:20	STRAP_MINOR_REV_ID_DEV0_F2. Read-write. Reset: 1h. Set MINOR_REV_ID in EP function.
19:16	STRAP_MAJOR_REV_ID_DEV0_F2. Read-write. Reset: 0h. Set MAJOR_REV_ID in EP function.
15:0	STRAP_DEVICE_ID_DEV0_F2. Read-write. Set DEVICE_ID in EP function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 14C0h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 14C5h

NBIO0NBIFSTRAP0x00000408...NBIO1NBIFSTRAP2x00000408 (NBIFMM::RCC_DEV0_EPF2_STRAP2)

Read-write. Reset: 0500_2080h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000408; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000408; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F2. Read-write. Reset: 0. Enable PASID_CAP.PRIV_MODE_SUPPORTED.
30	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F2. Read-write. Reset: 0. Enable PASID_CAP.GLOBAL_INVALIDATE_SUPPORTED.
29	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F2. Read-write. Reset: 0. Enable PASID_CAP.EXE_PERMISSION_SUPPORTED.
28	STRAP_PASID_EN_DEV0_F2. Read-write. Reset: 0. Enable PASID cap in EP function.
27	Reserved.
26:24	STRAP_MSI_MULTI_CAP_DEV0_F2. Read-write. Reset: 5h. Set MSI_CAP.MSI_MULTI_CAP in EP function.
23	STRAP_VC_EN_DEV0_F2. Read-write. Reset: 0. Enable VC cap in EP function.
22	Reserved.
21	STRAP_DPA_EN_DEV0_F2. Read-write. Reset: 0. Enable DPA cap in EP function.
20	STRAP_CPL_ABORT_ERR_EN_DEV0_F2. Read-write. Reset: 0. Enable CA error in AER capability in EP function.
19:18	Reserved.
17	STRAP_ACS_EN_DEV0_F2. Read-write. Reset: 0. Enable ACS cap in EP function.
16	STRAP_AER_EN_DEV0_F2. Read-write. Reset: 0. Enable AER cap in EP function.
15	Reserved.
14	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F2. Read-write. Reset: 0. Enable Per-Vector Masking for MSI.
13:9	STRAP_MAX_PASID_WIDTH_DEV0_F2. Read-write. Reset: 10h. Indicates the width of PASID field supported by the ATC.
8	STRAP_RESIZE_BAR_EN_DEV0_F2. Read-write. Reset: 0. Enable RESIZABLE BAR cap.
7	STRAP_NO_SOFT_RESET_DEV0_F2. Read-write. Reset: 1. Set PMCSR.NO_SOFT_RESET for EP function.
6:0	Reserved.

NBIO0NBIFSTRAP0x0000040C...NBIO1NBIFSTRAP2x0000040C (NBIFMM::RCC_DEV0_EPF2_STRAP3)

Read-write.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000040C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000040C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_RTR_EN_DEV0_F2. Read-write. Reset: 0. Enable Readiness Time Reporting .
30	STRAP_TRUE_PM_STATUS_EN_DEV0_F2. Read-write. Reset: 0. Enable communication with SMUMP for Dx state change.
29	STRAP_CLK_PM_EN_DEV0_F2. Read-write. Reset: 0. strap for CLKREQ# enable.
28	Reserved.
27	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F2. Read-write. Reset: 0. 0:Disable SMN error response status for EP function being masked to SC. 1:Enable SMN error response status for EP function being masked to SC.
26	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F2. Read-write. Reset: 0. Enable all msi event support regardless of MSI_MULTI_CAP.
25	Reserved.
24	STRAP_PMC_DSI_DEV0_F2. Read-write. Reset: 0. Set PMC .DSI in EP function.
23:21	Reserved.
20	STRAP_MSIX_EN_DEV0_F2. Read-write. Reset: 1. Enable MSIX cap in EP function.
19	STRAP_MSI_CLR_PENDING_EN_DEV0_F2. Read-write. Reset: 0. Enable MSI cap in EP function.
18	STRAP_MSI_EN_DEV0_F2. Read-write. Reset: 1. Enable MSI cap in EP function.
17	STRAP_PWR_EN_DEV0_F2. Read-write. Reset: 0. Enable PWR Budget cap in EP function.
16	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F2. Read-write. Reset: 1. Enable Poisoned Error log as Advisory NonFatal Error type in EP function.
15:0	STRAP_SUBSYS_ID_DEV0_F2. Read-write. Set SubSystemID in EP function.
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 14C0h
	Reset: _instNBIF2_nbio[1:0]_aliasSMN: 14C5h

NBIO0NBIFSTRAP0x00000410...NBIO1NBIFSTRAP2x00000410 (NBIFMM::RCC_DEV0_EPF2_STRAP4)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000410; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000410; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_AUXPWR_SUPPORT_DEV0_F2. Indicate AuxPower support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30:28	STRAP_INTERRUPT_PIN_DEV0_F2. Read-write. Set INTERRUPT_PIN for EP function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 2h
27:23	STRAP_PME_SUPPORT_DEV0_F2. Read-write. Reset: 18h. Set PMC .PME_support for EP function.
22	STRAP_FLR_EN_DEV0_F2. Read-write. Reset: 0. Enable FLR support in EP function.
21	STRAP_ATOMIC_EN_DEV0_F2. Read-write. Reset: 0. Enable 32bit AtomicOP Completer in EP function.
20	STRAP_ATOMIC_64BIT_EN_DEV0_F2. Read-write. Reset: 0. Enable 64bit AtomicOP Completer in EP function.
19:18	Reserved.
17:9	STRAP_MSIX_PBA_OFFSET_DEV0_F2. Read-write. For MSIX PBA_Offset bit20 to bit12. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 004h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 129h
8:0	STRAP_MSIX_TABLE_OFFSET_DEV0_F2. Read-write. For MSIX Table_Offset bit20 to bit12. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 002h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 121h

NBIO0NBIFSTRAP0x00000414...NBIO1NBIFSTRAP2x00000414 (NBIFMM::RCC_DEV0_EPF2_STRAP5)

Read-write. Reset: 0000_1022h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000414; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000414; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31	Reserved.
30	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F2. Read-write. Reset: 0. Strap register for MSI_MSG_CNTL.MSI_EXT_MSG_DATA_CAP.
29:16	Reserved.
15:0	STRAP_SUBSYS_VEN_ID_DEV0_F2. Read-write. Reset: 1022h. Set SubSystemVendorID in EP function.

NBIO0NBIFSTRAP0x00000418...NBIO1NBIFSTRAP2x00000418 (NBIFMM::RCC_DEV0_EPF2_STRAP6)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000418; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000418; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:26	Reserved.
25	STRAP_APER3_PREFETCHABLE_EN_DEV0_F2. Set prefetchable for APER#3 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
24	STRAP_APER3_EN_DEV0_F2. Enable APER#3 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
23:18	Reserved.
17	STRAP_APER2_PREFETCHABLE_EN_DEV0_F2. Set prefetchable for APER#2 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
16	STRAP_APER2_EN_DEV0_F2. Enable APER#2 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
15:10	Reserved.
9	STRAP_APER1_PREFETCHABLE_EN_DEV0_F2. Set prefetchable for APER#1 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
8	STRAP_APER1_EN_DEV0_F2. Enable APER#1 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
7	Reserved.
6:4	STRAP_APER0_AP_SIZE_DEV0_F2. Read-write. Reset: 7h. Set aperture size for APER#0 in EP function.
3:2	Reserved.
1	STRAP_APER0_PREFETCHABLE_EN_DEV0_F2. Read-write. Reset: 0. Set prefetchable for APER#0 in EP function.
0	STRAP_APER0_EN_DEV0_F2. Read-write. Reset: 1. Enable APER#0 in EP function.

NBIO0NBIFSTRAP0x0000041C...NBIO1NBIFSTRAP2x0000041C (NBIFMM::RCC_DEV0_EPF2_STRAP7)

Read-write. Reset: 0180_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000041C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000041C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:26	Reserved.
25:24	STRAP_TPH_REQ_ST_TABLE_LOCATION_DEV0_F2. Read-write. Reset: 1h. Strap register for TPH_REQ_CAP.ST_TABLE_LOCATION.
23	STRAP_TPH_REQ_DEV_SPC_MODE_SUPPORTED_DEV0_F2. Read-write. Reset: 1. Strap register for TPH_REQ_CAP.DEVICE_SPECIFIC_MODE_SUPPORTED.
22	STRAP_TPH_EN_DEV0_F2. Read-write. Reset: 0. Strap register to expose TPH Requester Capability.
21:20	STRAP_TPH_CPLR_SUPPORTED_DEV0_F2. Read-write. Reset: 0h. Strap register for DEVICE_CAP2.TPH_COMPLETER_SUPPORTED of EP function.
19:5	Reserved.
4:1	STRAP_ROM_APER_SIZE_DEV0_F2. Read-write. Reset: 0h. Set ROM aperture size in EP function.
0	STRAP_ROM_APER_EN_DEV0_F2. Read-write. Reset: 0. Enable ROM aperture in EP function.

NBIO0NBIFSTRAP0x00000428...NBIO1NBIFSTRAP2x00000428 (NBIFMM::RCC_DEV0_EPF2_STRAP10)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000428; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000428; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:29	Reserved.
28:1	STRAP_APER1_RESIZE_SUPPORT_DEV0_F2. resizable BAR size support for APER1. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 000_0000h
0	STRAP_APER1_RESIZE_EN_DEV0_F2. resizable BAR enable for APER1. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0

NBIO0NBIFSTRAP0x0000042C...NBIO1NBIFSTRAP2x0000042C (NBIFMM::RCC_DEV0_EPF2_STRAP11)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000042C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000042C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:29	Reserved.
28:1	STRAP_APER2_RESIZE_SUPPORT_DEV0_F2. resizable BAR size support for APER2. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 000_0000h
0	STRAP_APER2_RESIZE_EN_DEV0_F2. resizable BAR enable for APER2. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0

NBIO0NBIFSTRAP0x00000430...NBIO1NBIFSTRAP2x00000430 (NBIFMM::RCC_DEV0_EPF2_STRAP12)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000430; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000430; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28:1	STRAP_APER3_RESIZE_SUPPORT_DEV0_F2. resizable BAR size support for APER3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 000_0000h
0	STRAP_APER3_RESIZE_EN_DEV0_F2. resizable BAR enable for APER3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0

NBIO0NBIFSTRAP0x00000434...NBIO1NBIFSTRAP2x00000434 (NBIFMM::RCC_DEV0_EPF2_STRAP13)

Read-write.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000434; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000434; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:16	STRAP_CLASS_CODE_BASE_DEV0_F2. Read-write. Reset: 06h. Base-Class-Code of Class Code for EP function.
15:8	STRAP_CLASS_CODE_SUB_DEV0_F2. Read-write. Sub-Class-Code of Class Code for EP function. Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 80h Reset: _instNBIF2_nbio[1:0]_aliasSMN: 06h
7:0	STRAP_CLASS_CODE_PIF_DEV0_F2. Read-write. Reset: 00h. Programming Interface of Class Code for EP function.

NBIO0NBIFSTRAP0x00000438...NBIO1NBIFSTRAP2x00000438 (NBIFMM::RCC_DEV0_EPF2_STRAP14)

Read-write. Reset: 0000_1022h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000438; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000438; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28	STRAP_TPH_REQR_INT_VEC_MODE_SUPPORTED_DEV0_F2. Read-write. Reset: 0. Indicates if the function supports the Device Specific Mode of operation.
27:17	STRAP_TPH_REQR_ST_TABLE_SIZE_DEV0_F2. Read-write. Reset: 000h. Strap register for TPH_REQR_CAP.ST_TABLE_SIZE.
16	Reserved.
15:0	STRAP_VENDOR_ID_DEV0_F2. Read-write. Reset: 1022h. Set VENDOR_ID for EP function.

NBIO0NBIFSTRAP0x0000043C...NBIO1NBIFSTRAP2x0000043C (NBIFMM::RCC_DEV0_EPF2_STRAP15)

Read-write. Reset: 00A1_EA1Eh.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000043C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000043C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24	STRAP_RTR_VALID_DEV0_F2. Read-write. Reset: 0. Readiness Time Reporting 1 Register : Valid time
23:12	STRAP_RTR_DLUP_TIME_DEV0_F2. Read-write. Reset: A1Eh. Readiness Time Reporting 1 Register : DL_UP time
11:0	STRAP_RTR_RESET_TIME_DEV0_F2. Read-write. Reset: A1Eh. Readiness Time Reporting 1 Register : reset time

NBIO0NBIFSTRAP0x00000440...NBIO1NBIFSTRAP2x00000440 (NBIFMM::RCC_DEV0_EPF2_STRAP16)

Read-write. Reset: 0080_AA1Eh.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000440; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000440; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:24	Reserved.
23:12	STRAP_RTR_D3HOTD0_TIME_DEV0_F2. Read-write. Reset: 80Ah. Readiness Time Reporting 2 Register : D3hot to D0 time
11:0	STRAP_RTR_FLR_TIME_DEV0_F2. Read-write. Reset: A1Eh. Readiness Time Reporting 2 Register : FLR time

NBIO0NBIFSTRAP0x00000444...NBIO1NBIFSTRAP2x00000444 (NBIFMM::RCC_DEV0_EPF2_STRAP17)

Read-write. Reset: 0143_CA1Eh.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000444; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000444; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:25	Reserved.
24:13	STRAP_RTR_VF_FLR_TIME_DEV0_F2. Read-write. Reset: A1Eh. Readiness Time Reporting 2 Register : FLR time for VF.
12	STRAP_RTR_VF_VALID_DEV0_F2. Read-write. Reset: 0. Readiness Time Reporting 1 Register : Valid time for VF.
11:0	STRAP_RTR_VF_RESET_TIME_DEV0_F2. Read-write. Reset: A1Eh. Readiness Time Reporting 1 Register : reset time for VF.

NBIO0NBIFSTRAP0x00000448...NBIO1NBIFSTRAP2x00000448 (NBIFMM::RCC_DEV0_EPF2_STRAP18)

Read-write. Reset: 0000_080Ah.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000448; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000448; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:12	Reserved.
11:0	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F2. Read-write. Reset: 80Ah. Readiness Time Reporting 2 Register : D3hot to D0 time for VF.

NBIO0NBIFSTRAP0x00000450...NBIO1NBIFSTRAP2x00000450 (NBIFMM::RCC_DEV0_EPF2_STRAP20)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000450; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000450; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:28	Reserved.
27:24	STRAP_APER3_RESIZE_SUPPORT_UPPER_DEV0_F2. resizable BAR3 size support 256tb to 2PB for APER3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
23:20	STRAP_APER2_RESIZE_SUPPORT_UPPER_DEV0_F2. resizable BAR2 size support 256tb to 2PB for APER2. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
19:16	STRAP_APER1_RESIZE_SUPPORT_UPPER_DEV0_F2. resizable BAR1 size support 256tb to 2PB for APER1. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
15:0	Reserved.

NBIO0NBIFSTRAP0x00000600...NBIO1NBIFSTRAP2x00000600 (NBIFMM::RCC_DEV0_EPF3_STRAP0)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000600; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000600; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_D2_SUPPORT_DEV0_F3. Enable D2 Support in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
30	STRAP_D1_SUPPORT_DEV0_F3. Enable D1 Support in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
29	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F3. Enable legacy mode of operation 1: native PCIE function 0: legacy function (32BAR VGA IO RdLk). AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
28	STRAP_FUNC_EN_DEV0_F3. EP Function Enable. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
27:24	Reserved.
23:20	STRAP_MINOR_REV_ID_DEV0_F3. Set MINOR_REV_ID in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1h
19:16	STRAP_MAJOR_REV_ID_DEV0_F3. Set MAJOR_REV_ID in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
15:0	STRAP_DEVICE_ID_DEV0_F3. Set DEVICE_ID in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 14C1h

NBIO0NBIFSTRAP0x00000608...NBIO1NBIFSTRAP2x00000608 (NBIFMM::RCC_DEV0_EPF3_STRAP2)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000608; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000608; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F3. Enable PASID_CAP.PRIV_MODE_SUPPORTED. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
30	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F3. Enable PASID_CAP.GLOBAL_INVALIDATE_SUPPORTED. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
29	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F3. Enable PASID_CAP.EXE_PERMISSION_SUPPORTED. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
28	STRAP_PASID_EN_DEV0_F3. Enable PASID cap in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
27	Reserved.
26:24	STRAP_MSI_MULTI_CAP_DEV0_F3. Set MSI_CAP.MSI_MULTI_CAP in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 5h
23	STRAP_VC_EN_DEV0_F3. Enable VC cap in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
22	Reserved.
21	STRAP_DPA_EN_DEV0_F3. Enable DPA cap in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
20	STRAP_CPL_ABORT_ERR_EN_DEV0_F3. Enable CA error in AER capability in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
19:18	Reserved.
17	STRAP_ACS_EN_DEV0_F3. Enable ACS cap in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
16	STRAP_AER_EN_DEV0_F3. Enable AER cap in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
15	Reserved.
14	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F3. Enable Per-Vector Masking for MSI. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
13:9	STRAP_MAX_PASID_WIDTH_DEV0_F3. Indicates the width of PASID field supported by the ATC. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 10h

8	STRAP_RESIZE_BAR_EN_DEV0_F3. Enable RESIZABLE BAR cap.
	AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write
	AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
7	STRAP_NO_SOFT_RESET_DEV0_F3. Set PMCSR.NO_SOFT_RESET for EP function.
	AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write
	AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved
	Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
6:0	Reserved.

NBIO0NBIFSTRAP0x0000060C...NBIO1NBIFSTRAP2x0000060C (NBIFMM::RCC_DEV0_EPF3_STRAP3)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000060C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000060C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_RTR_EN_DEV0_F3. Enable Readiness Time Reporting . AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
30	STRAP_TRUE_PM_STATUS_EN_DEV0_F3. Enable communication with SMUMP for Dx state change. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
29	STRAP_CLK_PM_EN_DEV0_F3. strap for CLKREQ# enable. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
28	Reserved.
27	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F3. 0:Disable SMN error response status for EP function being masked to SC. 1:Enable SMN error response status for EP function being masked to SC. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
26	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F3. Enable all msi event support regardless of MSI_MULTI_CAP. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
25	Reserved.
24	STRAP_PMC_DSI_DEV0_F3. Set PMC .DSI in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
23:21	Reserved.
20	STRAP_MSIX_EN_DEV0_F3. Enable MSIX cap in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
19	STRAP_MSI_CLR_PENDING_EN_DEV0_F3. Enable MSI cap in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
18	STRAP_MSI_EN_DEV0_F3. Enable MSI cap in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
17	STRAP_PWR_EN_DEV0_F3. Enable PWR Budget cap in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
16	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F3. Enable Poisoned Error log as Advisory NonFatal Error type in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
15:0	STRAP_SUBSYS_ID_DEV0_F3. Set SubSystemID in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 14C1h

NBIO0NBIFSTRAP0x00000610...NBIO1NBIFSTRAP2x00000610 (NBIFMM::RCC_DEV0_EPF3_STRAP4)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000610; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000610; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_AUXPWR_SUPPORT_DEV0_F3. Indicate AuxPower support for EP function. AccessType: _inst[NBIF0_nbio[1:0]]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]]_aliasSMN: Reserved Reset: _inst[NBIF0_nbio[1:0]]_aliasSMN: 0
30:28	STRAP_INTERRUPT_PIN_DEV0_F3. Set INTERRUPT_PIN for EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: 2h
27:23	STRAP_PME_SUPPORT_DEV0_F3. Set PMC .PME_support for EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: 18h
22	STRAP_FLR_EN_DEV0_F3. Enable FLR support in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: 0
21	STRAP_ATOMIC_EN_DEV0_F3. Enable 32bit AtomicOP Completer in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: 0
20	STRAP_ATOMIC_64BIT_EN_DEV0_F3. Enable 64bit AtomicOP Completer in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: 0
19:18	Reserved.
17:9	STRAP_MSIX_PBA_OFFSET_DEV0_F3. For MSIX PBA_Offset bit20 to bit12. AccessType: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: 004h
8:0	STRAP_MSIX_TABLE_OFFSET_DEV0_F3. For MSIX Table_Offset bit20 to bit12. AccessType: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: 002h

NBIO0NBIFSTRAP0x00000614...NBIO1NBIFSTRAP2x00000614 (NBIFMM::RCC_DEV0_EPF3_STRAP5)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000614; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000614; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	Reserved.
30	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F3. Strap register for MSI_MSG_CNTL.MSI_EXT_MSG_DATA_CAP. AccessType: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: 0
29:16	Reserved.
15:0	STRAP_SUBSYS_VEN_ID_DEV0_F3. Set SubSystemVendorID in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: Read-write AccessType: _inst[NBIF2_nbio[1:0]]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x00000618...NBIO1NBIFSTRAP2x00000618 (NBIFMM::RCC_DEV0_EPF3_STRAP6)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000618; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000618; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:26	Reserved.
25	STRAP_APER3_PREFETCHABLE_EN_DEV0_F3. Set prefetchable for APER#3 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
24	STRAP_APER3_EN_DEV0_F3. Enable APER#3 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
23:18	Reserved.
17	STRAP_APER2_PREFETCHABLE_EN_DEV0_F3. Set prefetchable for APER#2 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
16	STRAP_APER2_EN_DEV0_F3. Enable APER#2 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
15:10	Reserved.
9	STRAP_APER1_PREFETCHABLE_EN_DEV0_F3. Set prefetchable for APER#1 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
8	STRAP_APER1_EN_DEV0_F3. Enable APER#1 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
7	Reserved.
6:4	STRAP_APER0_AP_SIZE_DEV0_F3. Set aperture size for APER#0 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 7h
3:2	Reserved.
1	STRAP_APER0_PREFETCHABLE_EN_DEV0_F3. Set prefetchable for APER#0 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
0	STRAP_APER0_EN_DEV0_F3. Enable APER#0 in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1

NBIO0NBIFSTRAP0x0000061C...NBIO1NBIFSTRAP2x0000061C (NBIFMM::RCC_DEV0_EPF3_STRAP7)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000061C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000061C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:26	Reserved.
25:24	STRAP_TPH_REQR_ST_TABLE_LOCATION_DEV0_F3. Strap register for TPH_REQR_CAP.ST_TABLE_LOCATION. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1h
23	STRAP_TPH_REQR_DEV_SPC_MODE_SUPPORTED_DEV0_F3. Strap register for TPH_REQR_CAP.DEVICE_SPECIFIC_MODE_SUPPORTED. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1
22	STRAP_TPH_EN_DEV0_F3. Strap register to expose TPH Requester Capability. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
21:20	STRAP_TPH_CPLR_SUPPORTED_DEV0_F3. Strap register for DEVICE_CAP2.TPH_COMPLETER_SUPPORTED of EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
19:5	Reserved.
4:1	STRAP_ROM_APER_SIZE_DEV0_F3. Set ROM aperture size in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
0	STRAP_ROM_APER_EN_DEV0_F3. Enable ROM aperture in EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0

NBIO0NBIFSTRAP0x00000628...NBIO1NBIFSTRAP2x00000628 (NBIFMM::RCC_DEV0_EPF3_STRAP10)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000628; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000628; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28:1	STRAP_APER1_RESIZE_SUPPORT_DEV0_F3. resizable BAR size support for APER1. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 000_0000h
0	STRAP_APER1_RESIZE_EN_DEV0_F3. resizable BAR enable for APER1. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0

NBIO0NBIFSTRAP0x0000062C...NBIO1NBIFSTRAP2x0000062C (NBIFMM::RCC_DEV0_EPF3_STRAP11)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000062C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000062C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28:1	STRAP_APER2_RESIZE_SUPPORT_DEV0_F3. resizable BAR size support for APER2. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 000_0000h
0	STRAP_APER2_RESIZE_EN_DEV0_F3. resizable BAR enable for APER2. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0

NBIO0NBIFSTRAP0x00000630...NBIO1NBIFSTRAP2x00000630 (NBIFMM::RCC_DEV0_EPF3_STRAP12)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000630; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000630; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28:1	STRAP_APER3_RESIZE_SUPPORT_DEV0_F3. resizable BAR size support for APER3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 000_0000h
0	STRAP_APER3_RESIZE_EN_DEV0_F3. resizable BAR enable for APER3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0

NBIO0NBIFSTRAP0x00000634...NBIO1NBIFSTRAP2x00000634 (NBIFMM::RCC_DEV0_EPF3_STRAP13)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000634; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000634; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:16	STRAP_CLASS_CODE_BASE_DEV0_F3. Base-Class-Code of Class Code for EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 06h
15:8	STRAP_CLASS_CODE_SUB_DEV0_F3. Sub-Class-Code of Class Code for EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 80h
7:0	STRAP_CLASS_CODE_PIF_DEV0_F3. Programming Interface of Class Code for EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 00h

NBIO0NBIFSTRAP0x00000638...NBIO1NBIFSTRAP2x00000638 (NBIFMM::RCC_DEV0_EPF3_STRAP14)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000638; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000638; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28	STRAP_TPH_REQ_R_INT_VEC_MODE_SUPPORTED_DEV0_F3. Indicates if the function supports the Device Specific Mode of operation. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
27:17	STRAP_TPH_REQ_ST_TABLE_SIZE_DEV0_F3. Strap register for TPH_REQ_CAP.ST_TABLE_SIZE. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 000h
16	Reserved.
15:0	STRAP_VENDOR_ID_DEV0_F3. Set VENDOR_ID for EP function. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x0000063C...NBIO1NBIFSTRAP2x0000063C (NBIFMM::RCC_DEV0_EPF3_STRAP15)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000063C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000063C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24	STRAP_RTR_VALID_DEV0_F3. Readiness Time Reporting 1 Register : Valid time AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
23:12	STRAP_RTR_DLUP_TIME_DEV0_F3. Readiness Time Reporting 1 Register : DL_UP time AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: A1Eh
11:0	STRAP_RTR_RESET_TIME_DEV0_F3. Readiness Time Reporting 1 Register : reset time AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000640...NBIO1NBIFSTRAP2x00000640 (NBIFMM::RCC_DEV0_EPF3_STRAP16)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000640; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000640; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:12	STRAP_RTR_D3HOTD0_TIME_DEV0_F3. Readiness Time Reporting 2 Register : D3hot to D0 time AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 80Ah
11:0	STRAP_RTR_FLR_TIME_DEV0_F3. Readiness Time Reporting 2 Register : FLR time AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000644...NBIO1NBIFSTRAP2x00000644 (NBIFMM::RCC_DEV0_EPF3_STRAP17)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000644; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000644; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24:13	STRAP_RTR_VF_FLR_TIME_DEV0_F3. Readiness Time Reporting 2 Register : FLR time for VF. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: A1Eh
12	STRAP_RTR_VF_VALID_DEV0_F3. Readiness Time Reporting 1 Register : Valid time for VF. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0
11:0	STRAP_RTR_VF_RESET_TIME_DEV0_F3. Readiness Time Reporting 1 Register : reset time for VF. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000648...NBIO1NBIFSTRAP2x00000648 (NBIFMM::RCC_DEV0_EPF3_STRAP18)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000648; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000648; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:12	Reserved.
11:0	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F3. Readiness Time Reporting 2 Register : D3hot to D0 time for VF. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 80Ah

NBIO0NBIFSTRAP0x00000650...NBIO1NBIFSTRAP2x00000650 (NBIFMM::RCC_DEV0_EPF3_STRAP20)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000650; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000650; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:28	Reserved.
27:24	STRAP_APER3_RESIZE_SUPPORT_UPPER_DEV0_F3. resizable BAR3 size support 256tb to 2PB for APER3. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
23:20	STRAP_APER2_RESIZE_SUPPORT_UPPER_DEV0_F3. resizable BAR2 size support 256tb to 2PB for APER2. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
19:16	STRAP_APER1_RESIZE_SUPPORT_UPPER_DEV0_F3. resizable BAR1 size support 256tb to 2PB for APER1. AccessType: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF2_nbio[1:0]_aliasSMN: Reserved Reset: _inst[NBIF[1:0]]_nbio[1:0]_aliasSMN: 0h
15:0	Reserved.

NBIO0NBIFSTRAP0x00000800...NBIO1NBIFSTRAP2x00000800 (NBIFMM::RCC_DEV0_EPF4_STRAP0)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000800; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000800; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_D2_SUPPORT_DEV0_F4. Enable D2 Support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_D1_SUPPORT_DEV0_F4. Enable D1 Support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F4. Enable legacy mode of operation 1: native PCIE function 0: legacy function (32BAR VGA IO RdLk). AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_FUNC_EN_DEV0_F4. EP Function Enable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
27:24	Reserved.
23:20	STRAP_MINOR_REV_ID_DEV0_F4. Set MINOR_REV_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: Ah
19:16	STRAP_MAJOR_REV_ID_DEV0_F4. Set MAJOR_REV_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: Dh
15:0	STRAP_DEVICE_ID_DEV0_F4. Set DEVICE_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 14C9h

NBIO0NBIFSTRAP0x00000808...NBIO1NBIFSTRAP2x00000808 (NBIFMM::RCC_DEV0_EPF4_STRAP2)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000808; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000808; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F4. Enable PASID_CAP.PRIV_MODE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F4. Enable PASID_CAP.GLOBAL_INVALIDATE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F4. Enable PASID_CAP.EXE_PERMISSION_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_PASID_EN_DEV0_F4. Enable PASID cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27	Reserved.
26:24	STRAP_MSI_MULTI_CAP_DEV0_F4. Set MSI_CAP.MSI_MULTI_CAP in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 3h
23	STRAP_VC_EN_DEV0_F4. Enable VC cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
22	Reserved.
21	STRAP_DPA_EN_DEV0_F4. Enable DPA cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_CPL_ABORT_ERR_EN_DEV0_F4. Enable CA error in AER capability in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19:18	Reserved.
17	STRAP_ACS_EN_DEV0_F4. Enable ACS cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_AER_EN_DEV0_F4. Enable AER cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
15	Reserved.
14	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F4. Enable Per-Vector Masking for MSI. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13:9	STRAP_MAX_PASID_WIDTH_DEV0_F4. Indicates the width of PASID field supported by the ATC. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 10h

8	STRAP_RESIZE_BAR_EN_DEV0_F4. Enable RESIZABLE BAR cap.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	STRAP_NO_SOFT_RESET_DEV0_F4. Set PMCSR.NO_SOFT_RESET for EP function.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
6:0	Reserved.

NBIO0NBIFSTRAP0x0000080C...NBIO1NBIFSTRAP2x0000080C (NBIFMM::RCC_DEV0_EPF4_STRAP3)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000080C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000080C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_RTR_EN_DEV0_F4. Enable Readiness Time Reporting . AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_TRUE_PM_STATUS_EN_DEV0_F4. Enable communication with SMUMP for Dx state change. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_CLK_PM_EN_DEV0_F4. strap for CLKREQ# enable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	Reserved.
27	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F4. 0:Disable SMN error response status for EP function being masked to SC. 1:Enable SMN error response status for EP function being masked to SC. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
26	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F4. Enable all msi event support regardless of MSI_MULTI_CAP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
25	Reserved.
24	STRAP_PMC_DSI_DEV0_F4. Set PMC .DSI in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:21	Reserved.
20	STRAP_MSIX_EN_DEV0_F4. Enable MSIX cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
19	STRAP_MSI_CLR_PENDING_EN_DEV0_F4. Enable MSI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
18	STRAP_MSI_EN_DEV0_F4. Enable MSI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
17	STRAP_PWR_EN_DEV0_F4. Enable PWR Budget cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F4. Enable Poisoned Error log as Advisory NonFatal Error type in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
15:0	STRAP_SUBSYS_ID_DEV0_F4. Set SubSystemID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 14C9h

NBIO0NBIFSTRAP0x00000810...NBIO1NBIFSTRAP2x00000810 (NBIFMM::RCC_DEV0_EPF4_STRAP4)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000810; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000810; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_AUXPWR_SUPPORT_DEV0_F4. Indicate AuxPower support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30:28	STRAP_INTERRUPT_PIN_DEV0_F4. Set INTERRUPT_PIN for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 3h
27:23	STRAP_PME_SUPPORT_DEV0_F4. Set PMC .PME_support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 19h
22	STRAP_FLR_EN_DEV0_F4. Enable FLR support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
21	STRAP_ATOMIC_EN_DEV0_F4. Enable 32bit AtomicOP Completer in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_ATOMIC_64BIT_EN_DEV0_F4. Enable 64bit AtomicOP Completer in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19:0	Reserved.

NBIO0NBIFSTRAP0x00000814...NBIO1NBIFSTRAP2x00000814 (NBIFMM::RCC_DEV0_EPF4_STRAP5)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000814; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000814; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	Reserved.
30	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F4. Strap register for MSI_MSG_CNTL.MSI_EXT_MSG_DATA_CAP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29:24	Reserved.
23:20	STRAP_USB_DBESELD_DEV0_F4. Set DBESLD(0x62) in USB function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
19:16	STRAP_USB_DBESEL_DEV0_F4. Set DBESL(0x62) in USB function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
15:0	STRAP_SUBSYS_VEN_ID_DEV0_F4. Set SubSystemVendorID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x00000818...NBIO1NBIFSTRAP2x00000818 (NBIFMM::RCC_DEV0_EPF4_STRAP6)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000818; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000818; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:1	Reserved.
0	STRAP_APER0_EN_DEV0_F4. Enable APER#0 in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1

NBIO0NBIFSTRAP0x0000081C...NBIO1NBIFSTRAP2x0000081C (NBIFMM::RCC_DEV0_EPF4_STRAP7)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000081C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000081C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:26	Reserved.
25:24	STRAP_TPH_REQR_ST_TABLE_LOCATION_DEV0_F4. Strap register for TPH_REQR_CAP.ST_TABLE_LOCATION. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h
23	STRAP_TPH_REQR_DEV_SPC_MODE_SUPPORTED_DEV0_F4. Strap register for TPH_REQR_CAP.DEVICE_SPECIFIC_MODE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
22	STRAP_TPH_EN_DEV0_F4. Strap register to expose TPH Requester Capability. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
21:20	STRAP_TPH_CPLR_SUPPORTED_DEV0_F4. Strap register for DEVICE_CAP2.TPH_COMPLETER_SUPPORTED of EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
19:0	Reserved.

NBIO0NBIFSTRAP0x00000834...NBIO1NBIFSTRAP2x00000834 (NBIFMM::RCC_DEV0_EPF4_STRAP13)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000834; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000834; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:16	STRAP_CLASS_CODE_BASE_DEV0_F4. Base-Class-Code of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0Ch
15:8	STRAP_CLASS_CODE_SUB_DEV0_F4. Sub-Class-Code of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 03h
7:0	STRAP_CLASS_CODE_PIF_DEV0_F4. Programming Interface of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 30h

NBIO0NBIFSTRAP0x00000838...NBIO1NBIFSTRAP2x00000838 (NBIFMM::RCC_DEV0_EPF4_STRAP14)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000838; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000838; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28	STRAP_TPH_REQ_R_INT_VEC_MODE_SUPPORTED_DEV0_F4. Indicates if the function supports the Device Specific Mode of operation. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27:17	STRAP_TPH_REQ_ST_TABLE_SIZE_DEV0_F4. Strap register for TPH_REQ_CAP.ST_TABLE_SIZE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 000h
16	Reserved.
15:0	STRAP_VENDOR_ID_DEV0_F4. Set VENDOR_ID for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x0000083C...NBIO1NBIFSTRAP2x0000083C (NBIFMM::RCC_DEV0_EPF4_STRAP15)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000083C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000083C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24	STRAP_RTR_VALID_DEV0_F4. Readiness Time Reporting 1 Register : Valid time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:12	STRAP_RTR_DLUP_TIME_DEV0_F4. Readiness Time Reporting 1 Register : DL_UP time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh
11:0	STRAP_RTR_RESET_TIME_DEV0_F4. Readiness Time Reporting 1 Register : reset time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000840...NBIO1NBIFSTRAP2x00000840 (NBIFMM::RCC_DEV0_EPF4_STRAP16)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000840; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000840; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:12	STRAP_RTR_D3HOTD0_TIME_DEV0_F4. Readiness Time Reporting 2 Register : D3hot to D0 time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah
11:0	STRAP_RTR_FLR_TIME_DEV0_F4. Readiness Time Reporting 2 Register : FLR time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000844...NBIO1NBIFSTRAP2x00000844 (NBIFMM::RCC_DEV0_EPF4_STRAP17)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000844; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000844; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24:13	STRAP_RTR_VF_FLR_TIME_DEV0_F4. Readiness Time Reporting 2 Register : FLR time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh
12	STRAP_RTR_VF_VALID_DEV0_F4. Readiness Time Reporting 1 Register : Valid time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11:0	STRAP_RTR_VF_RESET_TIME_DEV0_F4. Readiness Time Reporting 1 Register : reset time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000848...NBIO1NBIFSTRAP2x00000848 (NBIFMM::RCC_DEV0_EPF4_STRAP18)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000848; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000848; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:12	Reserved.
11:0	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F4. Readiness Time Reporting 2 Register : D3hot to D0 time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah

NBIO0NBIFSTRAP0x00000A00...NBIO1NBIFSTRAP2x00000A00 (NBIFMM::RCC_DEV0_EPF5_STRAP0)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A00; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A00; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_D2_SUPPORT_DEV0_F5. Enable D2 Support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_D1_SUPPORT_DEV0_F5. Enable D1 Support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F5. Enable legacy mode of operation 1: native PCIE function 0: legacy function (32BAR VGA IO RdLk). AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_FUNC_EN_DEV0_F5. EP Function Enable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
27:24	Reserved.
23:20	STRAP_MINOR_REV_ID_DEV0_F5. Set MINOR_REV_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
19:16	STRAP_MAJOR_REV_ID_DEV0_F5. Set MAJOR_REV_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
15:0	STRAP_DEVICE_ID_DEV0_F5. Set DEVICE_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 14CAh

NBIO0NBIFSTRAP0x00000A08...NBIO1NBIFSTRAP2x00000A08 (NBIFMM::RCC_DEV0_EPF5_STRAP2)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A08; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A08; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F5. Enable PASID_CAP.PRIV_MODE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F5. Enable PASID_CAP.GLOBAL_INVALIDATE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F5. Enable PASID_CAP.EXE_PERMISSION_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_PASID_EN_DEV0_F5. Enable PASID cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27	Reserved.
26:24	STRAP_MSI_MULTI_CAP_DEV0_F5. Set MSI_CAP.MSI_MULTI_CAP in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
23	STRAP_VC_EN_DEV0_F5. Enable VC cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
22	Reserved.
21	STRAP_DPA_EN_DEV0_F5. Enable DPA cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_CPL_ABORT_ERR_EN_DEV0_F5. Enable CA error in AER capability in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19:18	Reserved.
17	STRAP_ACS_EN_DEV0_F5. Enable ACS cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_AER_EN_DEV0_F5. Enable AER cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
15	Reserved.
14	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F5. Enable Per-Vector Masking for MSI. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13:9	STRAP_MAX_PASID_WIDTH_DEV0_F5. Indicates the width of PASID field supported by the ATC. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 10h

8	STRAP_RESIZE_BAR_EN_DEV0_F5. Enable RESIZABLE BAR cap.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	STRAP_NO_SOFT_RESET_DEV0_F5. Set PMCSR.NO_SOFT_RESET for EP function.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
6:0	Reserved.

NBIO0NBIFSTRAP0x00000A0C...NBIO1NBIFSTRAP2x00000A0C (NBIFMM::RCC_DEV0_EPF5_STRAP3)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A0C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A0C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_RTR_EN_DEV0_F5. Enable Readiness Time Reporting . AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_TRUE_PM_STATUS_EN_DEV0_F5. Enable communication with SMUMP for Dx state change. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_CLK_PM_EN_DEV0_F5. strap for CLKREQ# enable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	Reserved.
27	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F5. 0:Disable SMN error response status for EP function being masked to SC. 1:Enable SMN error response status for EP function being masked to SC. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
26	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F5. Enable all msi event support regardless of MSI_MULTI_CAP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
25	Reserved.
24	STRAP_PMC_DSI_DEV0_F5. Set PMC .DSI in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:21	Reserved.
20	STRAP_MSIX_EN_DEV0_F5. Enable MSIX cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
19	STRAP_MSI_CLR_PENDING_EN_DEV0_F5. Enable MSI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
18	STRAP_MSI_EN_DEV0_F5. Enable MSI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
17	STRAP_PWR_EN_DEV0_F5. Enable PWR Budget cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F5. Enable Poisoned Error log as Advisory NonFatal Error type in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
15:0	STRAP_SUBSYS_ID_DEV0_F5. Set SubSystemID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 14CAh

NBIO0NBIFSTRAP0x00000A10...NBIO1NBIFSTRAP2x00000A10 (NBIFMM::RCC_DEV0_EPF5_STRAP4)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A10; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A10; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_AUXPWR_SUPPORT_DEV0_F5. Indicate AuxPower support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30:28	STRAP_INTERRUPT_PIN_DEV0_F5. Set INTERRUPT_PIN for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 4h
27:23	STRAP_PME_SUPPORT_DEV0_F5. Set PMC .PME_support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h
22	STRAP_FLR_EN_DEV0_F5. Enable FLR support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
21	STRAP_ATOMIC_EN_DEV0_F5. Enable 32bit AtomicOP Completer in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_ATOMIC_64BIT_EN_DEV0_F5. Enable 64bit AtomicOP Completer in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19:0	Reserved.

NBIO0NBIFSTRAP0x00000A14...NBIO1NBIFSTRAP2x00000A14 (NBIFMM::RCC_DEV0_EPF5_STRAP5)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A14; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A14; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	Reserved.
30	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F5. Strap register for MSI_MSG_CNTL.MSI_EXT_MSG_DATA_CAP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29:16	Reserved.
15:0	STRAP_SUBSYS_VEN_ID_DEV0_F5. Set SubSystemVendorID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x00000A18...NBIO1NBIFSTRAP2x00000A18 (NBIFMM::RCC_DEV0_EPF5_STRAP6)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A18; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A18; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:9	Reserved.
8	STRAP_APER1_EN_DEV0_F5. Enable APER#1 in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
7:1	Reserved.
0	STRAP_APER0_EN_DEV0_F5. Enable APER#0 in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1

NBIO0NBIFSTRAP0x00000A1C...NBIO1NBIFSTRAP2x00000A1C (NBIFMM::RCC_DEV0_EPF5_STRAP7)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A1C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A1C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:26	Reserved.
25:24	STRAP_TPH_REQR_ST_TABLE_LOCATION_DEV0_F5. Strap register for TPH_REQR_CAP.ST_TABLE_LOCATION. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h
23	STRAP_TPH_REQR_DEV_SPC_MODE_SUPPORTED_DEV0_F5. Strap register for TPH_REQR_CAP.DEVICE_SPECIFIC_MODE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
22	STRAP_TPH_EN_DEV0_F5. Strap register to expose TPH Requester Capability. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
21:20	STRAP_TPH_CPLR_SUPPORTED_DEV0_F5. Strap register for DEVICE_CAP2.TPH_COMPLETER_SUPPORTED of EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
19:0	Reserved.

NBIO0NBIFSTRAP0x00000A34...NBIO1NBIFSTRAP2x00000A34 (NBIFMM::RCC_DEV0_EPF5_STRAP13)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A34; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A34; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:16	STRAP_CLASS_CODE_BASE_DEV0_F5. Base-Class-Code of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 10h
15:8	STRAP_CLASS_CODE_SUB_DEV0_F5. Sub-Class-Code of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80h
7:0	STRAP_CLASS_CODE_PIF_DEV0_F5. Programming Interface of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h

NBIO0NBIFSTRAP0x00000A38...NBIO1NBIFSTRAP2x00000A38 (NBIFMM::RCC_DEV0_EPF5_STRAP14)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A38; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A38; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28	STRAP_TPH_REQR_INT_VEC_MODE_SUPPORTED_DEV0_F5. Indicates if the function supports the Device Specific Mode of operation. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27:17	STRAP_TPH_REQR_ST_TABLE_SIZE_DEV0_F5. Strap register for TPH_REQR_CAP.ST_TABLE_SIZE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 000h
16	Reserved.
15:0	STRAP_VENDOR_ID_DEV0_F5. Set VENDOR_ID for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x00000A3C...NBIO1NBIFSTRAP2x00000A3C (NBIFMM::RCC_DEV0_EPF5_STRAP15)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A3C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A3C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24	STRAP_RTR_VALID_DEV0_F5. Readiness Time Reporting 1 Register : Valid time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:12	STRAP_RTR_DLUP_TIME_DEV0_F5. Readiness Time Reporting 1 Register : DL_UP time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh
11:0	STRAP_RTR_RESET_TIME_DEV0_F5. Readiness Time Reporting 1 Register : reset time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000A40...NBIO1NBIFSTRAP2x00000A40 (NBIFMM::RCC_DEV0_EPF5_STRAP16)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A40; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A40; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:12	STRAP_RTR_D3HOTD0_TIME_DEV0_F5. Readiness Time Reporting 2 Register : D3hot to D0 time
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah
11:0	STRAP_RTR_FLR_TIME_DEV0_F5. Readiness Time Reporting 2 Register : FLR time
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000A44...NBIO1NBIFSTRAP2x00000A44 (NBIFMM::RCC_DEV0_EPF5_STRAP17)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A44; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A44; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24:13	STRAP_RTR_VF_FLR_TIME_DEV0_F5. Readiness Time Reporting 2 Register : FLR time for VF.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh
12	STRAP_RTR_VF_VALID_DEV0_F5. Readiness Time Reporting 1 Register : Valid time for VF.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11:0	STRAP_RTR_VF_RESET_TIME_DEV0_F5. Readiness Time Reporting 1 Register : reset time for VF.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000A48...NBIO1NBIFSTRAP2x00000A48 (NBIFMM::RCC_DEV0_EPF5_STRAP18)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000A48; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000A48; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:12	Reserved.
11:0	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F5. Readiness Time Reporting 2 Register : D3hot to D0 time for VF.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah

NBIO0NBIFSTRAP0x00000C00...NBIO1NBIFSTRAP2x00000C00 (NBIFMM::RCC_DEV0_EPF6_STRAP0)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000C00; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000C00; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_D2_SUPPORT_DEV0_F6. Enable D2 Support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_D1_SUPPORT_DEV0_F6. Enable D1 Support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F6. Enable legacy mode of operation 1: native PCIE function 0: legacy function (32BAR VGA IO RdLk). AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_FUNC_EN_DEV0_F6. EP Function Enable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
27:24	Reserved.
23:20	STRAP_MINOR_REV_ID_DEV0_F6. Set MINOR_REV_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h
19:16	STRAP_MAJOR_REV_ID_DEV0_F6. Set MAJOR_REV_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 6h
15:0	STRAP_DEVICE_ID_DEV0_F6. Set DEVICE_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 14CBh

NBIO0NBIFSTRAP0x00000C08...NBIO1NBIFSTRAP2x00000C08 (NBIFMM::RCC_DEV0_EPF6_STRAP2)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000C08; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000C08; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F6. Enable PASID_CAP.PRIV_MODE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F6. Enable PASID_CAP.GLOBAL_INVALIDATE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F6. Enable PASID_CAP.EXE_PERMISSION_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_PASID_EN_DEV0_F6. Enable PASID cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27	Reserved.
26:24	STRAP_MSI_MULTI_CAP_DEV0_F6. Set MSI_CAP.MSI_MULTI_CAP in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
23	STRAP_VC_EN_DEV0_F6. Enable VC cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
22	Reserved.
21	STRAP_DPA_EN_DEV0_F6. Enable DPA cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_CPL_ABORT_ERR_EN_DEV0_F6. Enable CA error in AER capability in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19:18	Reserved.
17	STRAP_ACS_EN_DEV0_F6. Enable ACS cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_AER_EN_DEV0_F6. Enable AER cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
15	Reserved.
14	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F6. Enable Per-Vector Masking for MSI. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13:9	STRAP_MAX_PASID_WIDTH_DEV0_F6. Indicates the width of PASID field supported by the ATC. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 10h

8	STRAP_RESIZE_BAR_EN_DEV0_F6. Enable RESIZABLE BAR cap.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	STRAP_NO_SOFT_RESET_DEV0_F6. Set PMCSR.NO_SOFT_RESET for EP function.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
6:0	Reserved.

NBIO0NBIFSTRAP0x00000C0C...NBIO1NBIFSTRAP2x00000C0C (NBIFMM::RCC_DEV0_EPF6_STRAP3)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000C0C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000C0C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_RTR_EN_DEV0_F6. Enable Readiness Time Reporting . AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_TRUE_PM_STATUS_EN_DEV0_F6. Enable communication with SMUMP for Dx state change. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_CLK_PM_EN_DEV0_F6. strap for CLKREQ# enable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	Reserved.
27	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F6. 0:Disable SMN error response status for EP function being masked to SC. 1:Enable SMN error response status for EP function being masked to SC. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
26	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F6. Enable all msi event support regardless of MSI_MULTI_CAP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
25	Reserved.
24	STRAP_PMC_DSI_DEV0_F6. Set PMC .DSI in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:21	Reserved.
20	STRAP_MSIX_EN_DEV0_F6. Enable MSIX cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19	STRAP_MSI_CLR_PENDING_EN_DEV0_F6. Enable MSI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
18	STRAP_MSI_EN_DEV0_F6. Enable MSI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
17	STRAP_PWR_EN_DEV0_F6. Enable PWR Budget cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F6. Enable Poisoned Error log as Advisory NonFatal Error type in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
15:0	STRAP_SUBSYS_ID_DEV0_F6. Set SubSystemID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 14CBh

NBIO0NBIFSTRAP0x00000C10...NBIO1NBIFSTRAP2x00000C10 (NBIFMM::RCC_DEV0_EPF6_STRAP4)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000C10; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000C10; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_AUXPWR_SUPPORT_DEV0_F6. Indicate AuxPower support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30:28	STRAP_INTERRUPT_PIN_DEV0_F6. Set INTERRUPT_PIN for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h
27:23	STRAP_PME_SUPPORT_DEV0_F6. Set PMC .PME_support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 19h
22	STRAP_FLR_EN_DEV0_F6. Enable FLR support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
21	STRAP_ATOMIC_EN_DEV0_F6. Enable 32bit AtomicOP Completer in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_ATOMIC_64BIT_EN_DEV0_F6. Enable 64bit AtomicOP Completer in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19:0	Reserved.

NBIO0NBIFSTRAP0x00000C14...NBIO1NBIFSTRAP2x00000C14 (NBIFMM::RCC_DEV0_EPF6_STRAP5)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000C14; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000C14; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	Reserved.
30	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F6. Strap register for MSI_MSG_CNTL.MSI_EXT_MSG_DATA_CAP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29:16	Reserved.
15:0	STRAP_SUBSYS_VEN_ID_DEV0_F6. Set SubSystemVendorID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x00000C18...NBIO1NBIFSTRAP2x00000C18 (NBIFMM::RCC_DEV0_EPF6_STRAP6)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000C18; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000C18; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:1	Reserved.
0	STRAP_APER0_EN_DEV0_F6. Enable APER#0 in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1

NBIO0NBIFSTRAP0x00000C34...NBIO1NBIFSTRAP2x00000C34 (NBIFMM::RCC_DEV0_EPF6_STRAP13)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000C34; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000C34; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:16	STRAP_CLASS_CODE_BASE_DEV0_F6. Base-Class-Code of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: Fixed,04h
15:8	STRAP_CLASS_CODE_SUB_DEV0_F6. Sub-Class-Code of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: Fixed,03h
7:0	STRAP_CLASS_CODE_PIF_DEV0_F6. Programming Interface of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h

NBIO0NBIFSTRAP0x00000C38...NBIO1NBIFSTRAP2x00000C38 (NBIFMM::RCC_DEV0_EPF6_STRAP14)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000C38; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000C38; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28	STRAP_TPH_REQR_INT_VEC_MODE_SUPPORTED_DEV0_F6. Indicates if the function supports the Device Specific Mode of operation. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27:17	STRAP_TPH_REQR_ST_TABLE_SIZE_DEV0_F6. Strap register for TPH_REQR_CAP.ST_TABLE_SIZE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 000h
16	Reserved.
15:0	STRAP_VENDOR_ID_DEV0_F6. Set VENDOR_ID for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x00000C3C...NBIO1NBIFSTRAP2x00000C3C (NBIFMM::RCC_DEV0_EPF6_STRAP15)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000C3C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000C3C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24	STRAP_RTR_VALID_DEV0_F6. Readiness Time Reporting 1 Register : Valid time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:12	STRAP_RTR_DLUP_TIME_DEV0_F6. Readiness Time Reporting 1 Register : DL_UP time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh
11:0	STRAP_RTR_RESET_TIME_DEV0_F6. Readiness Time Reporting 1 Register : reset time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000C40...NBIO1NBIFSTRAP2x00000C40 (NBIFMM::RCC_DEV0_EPF6_STRAP16)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000C40; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000C40; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:12	STRAP_RTR_D3HOTD0_TIME_DEV0_F6. Readiness Time Reporting 2 Register : D3hot to D0 time
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah
11:0	STRAP_RTR_FLR_TIME_DEV0_F6. Readiness Time Reporting 2 Register : FLR time
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000C44...NBIO1NBIFSTRAP2x00000C44 (NBIFMM::RCC_DEV0_EPF6_STRAP17)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000C44; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000C44; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24:13	STRAP_RTR_VF_FLR_TIME_DEV0_F6. Readiness Time Reporting 2 Register : FLR time for VF.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh
12	STRAP_RTR_VF_VALID_DEV0_F6. Readiness Time Reporting 1 Register : Valid time for VF.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11:0	STRAP_RTR_VF_RESET_TIME_DEV0_F6. Readiness Time Reporting 1 Register : reset time for VF.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000C48...NBIO1NBIFSTRAP2x00000C48 (NBIFMM::RCC_DEV0_EPF6_STRAP18)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000C48; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000C48; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:12	Reserved.
11:0	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F6. Readiness Time Reporting 2 Register : D3hot to D0 time for VF.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah

NBIO0NBIFSTRAP0x00000E00...NBIO1NBIFSTRAP2x00000E00 (NBIFMM::RCC_DEV0_EPF7_STRAP0)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E00; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E00; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_D2_SUPPORT_DEV0_F7. Enable D2 Support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_D1_SUPPORT_DEV0_F7. Enable D1 Support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F7. Enable legacy mode of operation 1: native PCIE function 0: legacy function (32BAR VGA IO RdLk). AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_FUNC_EN_DEV0_F7. EP Function Enable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
27:24	Reserved.
23:20	STRAP_MINOR_REV_ID_DEV0_F7. Set MINOR_REV_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
19:16	STRAP_MAJOR_REV_ID_DEV0_F7. Set MAJOR_REV_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
15:0	STRAP_DEVICE_ID_DEV0_F7. Set DEVICE_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 14CCh

NBIO0NBIFSTRAP0x00000E08...NBIO1NBIFSTRAP2x00000E08 (NBIFMM::RCC_DEV0_EPF7_STRAP2)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E08; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E08; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F7. Enable PASID_CAP.PRIV_MODE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F7. Enable PASID_CAP.GLOBAL_INVALIDATE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F7. Enable PASID_CAP.EXE_PERMISSION_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_PASID_EN_DEV0_F7. Enable PASID cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27	Reserved.
26:24	STRAP_MSI_MULTI_CAP_DEV0_F7. Set MSI_CAP.MSI_MULTI_CAP in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
23	STRAP_VC_EN_DEV0_F7. Enable VC cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
22	Reserved.
21	STRAP_DPA_EN_DEV0_F7. Enable DPA cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_CPL_ABORT_ERR_EN_DEV0_F7. Enable CA error in AER capability in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19:18	Reserved.
17	STRAP_ACS_EN_DEV0_F7. Enable ACS cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_AER_EN_DEV0_F7. Enable AER cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
15	Reserved.
14	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F7. Enable Per-Vector Masking for MSI. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13:9	STRAP_MAX_PASID_WIDTH_DEV0_F7. Indicates the width of PASID field supported by the ATC. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 10h

8	STRAP_RESIZE_BAR_EN_DEV0_F7. Enable RESIZABLE BAR cap.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	STRAP_NO_SOFT_RESET_DEV0_F7. Set PMCSR.NO_SOFT_RESET for EP function.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
6:0	Reserved.

NBIO0NBIFSTRAP0x00000E0C...NBIO1NBIFSTRAP2x00000E0C (NBIFMM::RCC_DEV0_EPF7_STRAP3)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E0C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E0C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_RTR_EN_DEV0_F7. Enable Readiness Time Reporting . AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_TRUE_PM_STATUS_EN_DEV0_F7. Enable communication with SMUMP for Dx state change. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_CLK_PM_EN_DEV0_F7. strap for CLKREQ# enable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	Reserved.
27	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F7. 0:Disable SMN error response status for EP function being masked to SC. 1:Enable SMN error response status for EP function being masked to SC. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
26	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F7. Enable all msi event support regardless of MSI_MULTI_CAP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
25	Reserved.
24	STRAP_PMC_DSI_DEV0_F7. Set PMC .DSI in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:21	Reserved.
20	STRAP_MSIX_EN_DEV0_F7. Enable MSIX cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19	STRAP_MSI_CLR_PENDING_EN_DEV0_F7. Enable MSI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
18	STRAP_MSI_EN_DEV0_F7. Enable MSI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
17	STRAP_PWR_EN_DEV0_F7. Enable PWR Budget cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F7. Enable Poisoned Error log as Advisory NonFatal Error type in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
15:0	STRAP_SUBSYS_ID_DEV0_F7. Set SubSystemID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 14CCh

NBIO0NBIFSTRAP0x00000E10...NBIO1NBIFSTRAP2x00000E10 (NBIFMM::RCC_DEV0_EPF7_STRAP4)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E10; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E10; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_AUXPWR_SUPPORT_DEV0_F7. Indicate AuxPower support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30:28	STRAP_INTERRUPT_PIN_DEV0_F7. Set INTERRUPT_PIN for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h
27:23	STRAP_PME_SUPPORT_DEV0_F7. Set PMC .PME_support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 19h
22	STRAP_FLR_EN_DEV0_F7. Enable FLR support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
21	STRAP_ATOMIC_EN_DEV0_F7. Enable 32bit AtomicOP Completer in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_ATOMIC_64BIT_EN_DEV0_F7. Enable 64bit AtomicOP Completer in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19:0	Reserved.

NBIO0NBIFSTRAP0x00000E14...NBIO1NBIFSTRAP2x00000E14 (NBIFMM::RCC_DEV0_EPF7_STRAP5)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E14; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E14; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	Reserved.
30	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F7. Strap register for MSI_MSG_CNTL.MSI_EXT_MSG_DATA_CAP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29:16	Reserved.
15:0	STRAP_SUBSYS_VEN_ID_DEV0_F7. Set SubSystemVendorID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x00000E18...NBIO1NBIFSTRAP2x00000E18 (NBIFMM::RCC_DEV0_EPF7_STRAP6)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E18; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E18; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:1	Reserved.
0	STRAP_APER0_EN_DEV0_F7. Enable APER#0 in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1

NBIO0NBIFSTRAP0x00000E1C...NBIO1NBIFSTRAP2x00000E1C (NBIFMM::RCC_DEV0_EPF7_STRAP7)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E1C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E1C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:26	Reserved.
25:24	STRAP_TPH_REQR_ST_TABLE_LOCATION_DEV0_F7. Strap register for TPH_REQR_CAP.ST_TABLE_LOCATION. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h
23	STRAP_TPH_REQR_DEV_SPC_MODE_SUPPORTED_DEV0_F7. Strap register for TPH_REQR_CAP.DEVICE_SPECIFIC_MODE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
22	STRAP_TPH_EN_DEV0_F7. Strap register to expose TPH Requester Capability. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
21:20	STRAP_TPH_CPLR_SUPPORTED_DEV0_F7. Strap register for DEVICE_CAP2.TPH_COMPLETER_SUPPORTED of EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
19:0	Reserved.

NBIO0NBIFSTRAP0x00000E34...NBIO1NBIFSTRAP2x00000E34 (NBIFMM::RCC_DEV0_EPF7_STRAP13)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E34; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E34; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:16	STRAP_CLASS_CODE_BASE_DEV0_F7. Base-Class-Code of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: Fixed,04h
15:8	STRAP_CLASS_CODE_SUB_DEV0_F7. Sub-Class-Code of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: Fixed,03h
7:0	STRAP_CLASS_CODE_PIF_DEV0_F7. Programming Interface of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 00h

NBIO0NBIFSTRAP0x00000E38...NBIO1NBIFSTRAP2x00000E38 (NBIFMM::RCC_DEV0_EPF7_STRAP14)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E38; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E38; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28	STRAP_TPH_REQ_R_INT_VEC_MODE_SUPPORTED_DEV0_F7. Indicates if the function supports the Device Specific Mode of operation. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27:17	STRAP_TPH_REQ_ST_TABLE_SIZE_DEV0_F7. Strap register for TPH_REQ_CAP.ST_TABLE_SIZE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 000h
16	Reserved.
15:0	STRAP_VENDOR_ID_DEV0_F7. Set VENDOR_ID for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x00000E3C...NBIO1NBIFSTRAP2x00000E3C (NBIFMM::RCC_DEV0_EPF7_STRAP15)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E3C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E3C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24	STRAP_RTR_VALID_DEV0_F7. Readiness Time Reporting 1 Register : Valid time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:12	STRAP_RTR_DLUP_TIME_DEV0_F7. Readiness Time Reporting 1 Register : DL_UP time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh
11:0	STRAP_RTR_RESET_TIME_DEV0_F7. Readiness Time Reporting 1 Register : reset time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000E40...NBIO1NBIFSTRAP2x00000E40 (NBIFMM::RCC_DEV0_EPF7_STRAP16)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E40; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E40; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:12	STRAP_RTR_D3HOTD0_TIME_DEV0_F7. Readiness Time Reporting 2 Register : D3hot to D0 time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah
11:0	STRAP_RTR_FLR_TIME_DEV0_F7. Readiness Time Reporting 2 Register : FLR time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000E44...NBIO1NBIFSTRAP2x00000E44 (NBIFMM::RCC_DEV0_EPF7_STRAP17)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E44; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E44; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24:13	STRAP_RTR_VF_FLR_TIME_DEV0_F7. Readiness Time Reporting 2 Register : FLR time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh
12	STRAP_RTR_VF_VALID_DEV0_F7. Readiness Time Reporting 1 Register : Valid time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11:0	STRAP_RTR_VF_RESET_TIME_DEV0_F7. Readiness Time Reporting 1 Register : reset time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00000E48...NBIO1NBIFSTRAP2x00000E48 (NBIFMM::RCC_DEV0_EPF7_STRAP18)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00000E48; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00000E48; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:12	Reserved.
11:0	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F7. Readiness Time Reporting 2 Register : D3hot to D0 time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah

NBIO0NBIFSTRAP0x00001000...NBIO1NBIFSTRAP2x00001000 (NBIFMM::RCC_DEV1_EPF0_STRAP0)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001000; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001000; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_D2_SUPPORT_DEV1_F0. Enable D2 Support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_D1_SUPPORT_DEV1_F0. Enable D1 Support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_LEGACY_DEVICE_TYPE_EN_DEV1_F0. Enable legacy mode of operation 1: native PCIE function 0: legacy function (32BAR VGA IO RdLk). AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_FUNC_EN_DEV1_F0. EP Function Enable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
27:24	Reserved.
23:20	STRAP_MINOR_REV_ID_DEV1_F0. Set MINOR_REV_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h
19:16	STRAP_MAJOR_REV_ID_DEV1_F0. Set MAJOR_REV_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 9h
15:0	STRAP_DEVICE_ID_DEV1_F0. Set DEVICE_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 7901h

NBIO0NBIFSTRAP0x00001008...NBIO1NBIFSTRAP2x00001008 (NBIFMM::RCC_DEV1_EPF0_STRAP2)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001008; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001008; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV1_F0. Enable PASID_CAP.PRIV_MODE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV1_F0. Enable PASID_CAP.GLOBAL_INVALIDATE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV1_F0. Enable PASID_CAP.EXE_PERMISSION_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_PASID_EN_DEV1_F0. Enable PASID cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27	Reserved.
26:24	STRAP_MSI_MULTI_CAP_DEV1_F0. Set MSI_CAP.MSI_MULTI_CAP in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 4h
23	STRAP_VC_EN_DEV1_F0. Enable VC cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
22	Reserved.
21	STRAP_DPA_EN_DEV1_F0. Enable DPA cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_CPL_ABORT_ERR_EN_DEV1_F0. Enable CA error in AER capability in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19:18	Reserved.
17	STRAP_ACS_EN_DEV1_F0. Enable ACS cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_AER_EN_DEV1_F0. Enable AER cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
15	STRAP_ARI_EN_DEV1_F0. Enable ARI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
14	STRAP_MSI_PERVECTOR_MASK_CAP_DEV1_F0. Enable Per-Vector Masking for MSI. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13:9	STRAP_MAX_PASID_WIDTH_DEV1_F0. Indicates the width of PASID field supported by the ATC.

	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 10h
8	STRAP_RESIZE_BAR_EN_DEV1_F0. Enable RESIZABLE BAR cap.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	STRAP_NO_SOFT_RESET_DEV1_F0. Set PMCSR.NO_SOFT_RESET for EP function.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
6:0	Reserved.

NBIO0NBIFSTRAP0x0000100C...NBIO1NBIFSTRAP2x0000100C (NBIFMM::RCC_DEV1_EPF0_STRAP3)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000100C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000100C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_RTR_EN_DEV1_F0. Enable Readiness Time Reporting . AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_TRUE_PM_STATUS_EN_DEV1_F0. Enable communication with SMUMP for Dx state change. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_CLK_PM_EN_DEV1_F0. strap for CLKREQ# enable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	Reserved.
27	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV1_F0. 0:Disable SMN error response status for EP function being masked to SC. 1:Enable SMN error response status for EP function being masked to SC. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
26	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV1_F0. Enable all msi event support regardless of MSI_MULTI_CAP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
25	Reserved.
24	STRAP_PMC_DSI_DEV1_F0. Set PMC .DSI in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:21	Reserved.
20	STRAP_MSIX_EN_DEV1_F0. Enable MSIX cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19	STRAP_MSI_CLR_PENDING_EN_DEV1_F0. Enable MSI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
18	STRAP_MSI_EN_DEV1_F0. Enable MSI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
17	STRAP_PWR_EN_DEV1_F0. Enable PWR Budget cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_POISONED_ADVISORY_NONFATAL_DEV1_F0. Enable Poisoned Error log as Advisory NonFatal Error type in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
15:0	STRAP_SUBSYS_ID_DEV1_F0. Set SubSystemID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 7901h

NBIO0NBIFSTRAP0x00001010...NBIO1NBIFSTRAP2x00001010 (NBIFMM::RCC_DEV1_EPF0_STRAP4)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001010; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001010; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_AUXPWR_SUPPORT_DEV1_F0. Indicate AuxPower support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30:28	STRAP_INTERRUPT_PIN_DEV1_F0. Set INTERRUPT_PIN for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h
27:23	STRAP_PME_SUPPORT_DEV1_F0. Set PMC .PME_support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 18h
22	STRAP_FLR_EN_DEV1_F0. Enable FLR support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
21	STRAP_ATOMIC_EN_DEV1_F0. Enable 32bit AtomicOP Completer in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_ATOMIC_64BIT_EN_DEV1_F0. Enable 64bit AtomicOP Completer in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19:0	Reserved.

NBIO0NBIFSTRAP0x00001014...NBIO1NBIFSTRAP2x00001014 (NBIFMM::RCC_DEV1_EPF0_STRAP5)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001014; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001014; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	Reserved.
30	STRAP_MSI_EXT_MSG_DATA_CAP_DEV1_F0. Strap register for MSI_MSG_CNTL.MSI_EXT_MSG_DATA_CAP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29:27	Reserved.
26	STRAP_SATA_DID_RAID_EN_1_DEV1_F0. SATA DeviceID protection for 7917h. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
25	STRAP_SATA_DID_RAID_EN_0_DEV1_F0. SATA DeviceID protection for 7916h. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
24	STRAP_SATAIDP_EN_DEV1_F0. Enable SATA IDP capability in SATA function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
23:16	Reserved.
15:0	STRAP_SUBSYS_VEN_ID_DEV1_F0. Set SubSystemVendorID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x00001018...NBIO1NBIFSTRAP2x00001018 (NBIFMM::RCC_DEV1_EPF0_STRAP6)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001018; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001018; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:1	Reserved.
0	STRAP_APER0_EN_DEV1_F0. Enable APER#0 in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1

NBIO0NBIFSTRAP0x0000101C...NBIO1NBIFSTRAP2x0000101C (NBIFMM::RCC_DEV1_EPF0_STRAP7)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000101C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000101C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:26	Reserved.
25:24	STRAP_TPH_REQR_ST_TABLE_LOCATION_DEV1_F0. Strap register for TPH_REQR_CAP.ST_TABLE_LOCATION. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h
23	STRAP_TPH_REQR_DEV_SPC_MODE_SUPPORTED_DEV1_F0. Strap register for TPH_REQR_CAP.DEVICE_SPECIFIC_MODE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
22	STRAP_TPH_EN_DEV1_F0. Strap register to expose TPH Requester Capability. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
21:20	STRAP_TPH_CPLR_SUPPORTED_DEV1_F0. Strap register for DEVICE_CAP2.TPH_COMPLETER_SUPPORTED of EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
19:0	Reserved.

NBIO0NBIFSTRAP0x00001034...NBIO1NBIFSTRAP2x00001034 (NBIFMM::RCC_DEV1_EPF0_STRAP13)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001034; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001034; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:16	STRAP_CLASS_CODE_BASE_DEV1_F0. Base-Class-Code of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 01h
15:8	STRAP_CLASS_CODE_SUB_DEV1_F0. Sub-Class-Code of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 06h
7:0	STRAP_CLASS_CODE_PIF_DEV1_F0. Programming Interface of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 01h

NBIO0NBIFSTRAP0x00001038...NBIO1NBIFSTRAP2x00001038 (NBIFMM::RCC_DEV1_EPF0_STRAP14)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001038; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001038; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28	STRAP_TPH_REQ_R_INT_VEC_MODE_SUPPORTED_DEV1_F0. Indicates if the function supports the Device Specific Mode of operation. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27:17	STRAP_TPH_REQ_ST_TABLE_SIZE_DEV1_F0. Strap register for TPH_REQ_CAP.ST_TABLE_SIZE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 000h
16	Reserved.
15:0	STRAP_VENDOR_ID_DEV1_F0. Set VENDOR_ID for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x0000103C...NBIO1NBIFSTRAP2x0000103C (NBIFMM::RCC_DEV1_EPF0_STRAP15)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000103C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000103C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24	STRAP_RTR_VALID_DEV1_F0. Readiness Time Reporting 1 Register : Valid time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:12	STRAP_RTR_DLUP_TIME_DEV1_F0. Readiness Time Reporting 1 Register : DL_UP time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh
11:0	STRAP_RTR_RESET_TIME_DEV1_F0. Readiness Time Reporting 1 Register : reset time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00001040...NBIO1NBIFSTRAP2x00001040 (NBIFMM::RCC_DEV1_EPF0_STRAP16)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001040; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001040; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:12	STRAP_RTR_D3HOTD0_TIME_DEV1_F0. Readiness Time Reporting 2 Register : D3hot to D0 time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah
11:0	STRAP_RTR_FLR_TIME_DEV1_F0. Readiness Time Reporting 2 Register : FLR time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00001044...NBIO1NBIFSTRAP2x00001044 (NBIFMM::RCC_DEV1_EPF0_STRAP17)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001044; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001044; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:25 Reserved.

24:13 **STRAP_RTR_VF_FLR_TIME_DEV1_F0.** Readiness Time Reporting 2 Register : FLR time for VF.

AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write

AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved

Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

12 **STRAP_RTR_VF_VALID_DEV1_F0.** Readiness Time Reporting 1 Register : Valid time for VF.

AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write

AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved

Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0

11:0 **STRAP_RTR_VF_RESET_TIME_DEV1_F0.** Readiness Time Reporting 1 Register : reset time for VF.

AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write

AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved

Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00001048...NBIO1NBIFSTRAP2x00001048 (NBIFMM::RCC_DEV1_EPF0_STRAP18)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001048; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001048; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:12 Reserved.

11:0 **STRAP_RTR_VF_D3HOTD0_TIME_DEV1_F0.** Readiness Time Reporting 2 Register : D3hot to D0 time for VF.

AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write

AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved

Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah

NBIO0NBIFSTRAP0x00001200...NBIO1NBIFSTRAP2x00001200 (NBIFMM::RCC_DEV1_EPF1_STRAP0)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001200; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001200; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_D2_SUPPORT_DEV1_F1. Enable D2 Support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_D1_SUPPORT_DEV1_F1. Enable D1 Support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_LEGACY_DEVICE_TYPE_EN_DEV1_F1. Enable legacy mode of operation 1: native PCIE function 0: legacy function (32BAR VGA IO RdLk). AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_FUNC_EN_DEV1_F1. EP Function Enable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
27:24	Reserved.
23:20	STRAP_MINOR_REV_ID_DEV1_F1. Set MINOR_REV_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h
19:16	STRAP_MAJOR_REV_ID_DEV1_F1. Set MAJOR_REV_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 9h
15:0	STRAP_DEVICE_ID_DEV1_F1. Set DEVICE_ID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 7901h

NBIO0NBIFSTRAP0x00001208...NBIO1NBIFSTRAP2x00001208 (NBIFMM::RCC_DEV1_EPF1_STRAP2)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001208; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001208; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV1_F1. Enable PASID_CAP.PRIV_MODE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV1_F1. Enable PASID_CAP.GLOBAL_INVALIDATE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV1_F1. Enable PASID_CAP.EXE_PERMISSION_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	STRAP_PASID_EN_DEV1_F1. Enable PASID cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27	Reserved.
26:24	STRAP_MSI_MULTI_CAP_DEV1_F1. Set MSI_CAP.MSI_MULTI_CAP in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 4h
23	STRAP_VC_EN_DEV1_F1. Enable VC cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
22	Reserved.
21	STRAP_DPA_EN_DEV1_F1. Enable DPA cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_CPL_ABORT_ERR_EN_DEV1_F1. Enable CA error in AER capability in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19:18	Reserved.
17	STRAP_ACS_EN_DEV1_F1. Enable ACS cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_AER_EN_DEV1_F1. Enable AER cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
15	Reserved.
14	STRAP_MSI_PERVECTOR_MASK_CAP_DEV1_F1. Enable Per-Vector Masking for MSI. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
13:9	STRAP_MAX_PASID_WIDTH_DEV1_F1. Indicates the width of PASID field supported by the ATC. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 10h

8	STRAP_RESIZE_BAR_EN_DEV1_F1. Enable RESIZABLE BAR cap.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
7	STRAP_NO_SOFT_RESET_DEV1_F1. Set PMCSR.NO_SOFT_RESET for EP function.
	AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write
	AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved
	Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
6:0	Reserved.

NBIO0NBIFSTRAP0x0000120C...NBIO1NBIFSTRAP2x0000120C (NBIFMM::RCC_DEV1_EPF1_STRAP3)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000120C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000120C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_RTR_EN_DEV1_F1. Enable Readiness Time Reporting . AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30	STRAP_TRUE_PM_STATUS_EN_DEV1_F1. Enable communication with SMUMP for Dx state change. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29	STRAP_CLK_PM_EN_DEV1_F1. strap for CLKREQ# enable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
28	Reserved.
27	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV1_F1. 0:Disable SMN error response status for EP function being masked to SC. 1:Enable SMN error response status for EP function being masked to SC. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
26	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV1_F1. Enable all msi event support regardless of MSI_MULTI_CAP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
25	Reserved.
24	STRAP_PMC_DSI_DEV1_F1. Set PMC .DSI in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:21	Reserved.
20	STRAP_MSIX_EN_DEV1_F1. Enable MSIX cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19	STRAP_MSI_CLR_PENDING_EN_DEV1_F1. Enable MSI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
18	STRAP_MSI_EN_DEV1_F1. Enable MSI cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
17	STRAP_PWR_EN_DEV1_F1. Enable PWR Budget cap in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
16	STRAP_POISONED_ADVISORY_NONFATAL_DEV1_F1. Enable Poisoned Error log as Advisory NonFatal Error type in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
15:0	STRAP_SUBSYS_ID_DEV1_F1. Set SubSystemID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 7901h

NBIO0NBIFSTRAP0x00001210...NBIO1NBIFSTRAP2x00001210 (NBIFMM::RCC_DEV1_EPF1_STRAP4)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001210; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001210; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	STRAP_AUXPWR_SUPPORT_DEV1_F1. Indicate AuxPower support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
30:28	STRAP_INTERRUPT_PIN_DEV1_F1. Set INTERRUPT_PIN for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h
27:23	STRAP_PME_SUPPORT_DEV1_F1. Set PMC .PME_support for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 18h
22	STRAP_FLR_EN_DEV1_F1. Enable FLR support in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
21	STRAP_ATOMIC_EN_DEV1_F1. Enable 32bit AtomicOP Completer in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
20	STRAP_ATOMIC_64BIT_EN_DEV1_F1. Enable 64bit AtomicOP Completer in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
19:0	Reserved.

NBIO0NBIFSTRAP0x00001214...NBIO1NBIFSTRAP2x00001214 (NBIFMM::RCC_DEV1_EPF1_STRAP5)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001214; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001214; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31	Reserved.
30	STRAP_MSI_EXT_MSG_DATA_CAP_DEV1_F1. Strap register for MSI_MSG_CNTL.MSI_EXT_MSG_DATA_CAP. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
29:27	Reserved.
26	STRAP_SATA_DID_RAID_EN_1_DEV1_F1. SATA DeviceID protection for 7917h. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
25	STRAP_SATA_DID_RAID_EN_0_DEV1_F1. SATA DeviceID protection for 7916h. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
24	STRAP_SATAIDP_EN_DEV1_F1. Enable SATA IDP capability in SATA function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
23:16	Reserved.
15:0	STRAP_SUBSYS_VEN_ID_DEV1_F1. Set SubSystemVendorID in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x00001218...NBIO1NBIFSTRAP2x00001218 (NBIFMM::RCC_DEV1_EPF1_STRAP6)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001218; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001218; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:1	Reserved.
0	STRAP_APER0_EN_DEV1_F1. Enable APER#0 in EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1

NBIO0NBIFSTRAP0x0000121C...NBIO1NBIFSTRAP2x0000121C (NBIFMM::RCC_DEV1_EPF1_STRAP7)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000121C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000121C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:26	Reserved.
25:24	STRAP_TPH_REQR_ST_TABLE_LOCATION_DEV1_F1. Strap register for TPH_REQR_CAP.ST_TABLE_LOCATION. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h
23	STRAP_TPH_REQR_DEV_SPC_MODE_SUPPORTED_DEV1_F1. Strap register for TPH_REQR_CAP.DEVICE_SPECIFIC_MODE_SUPPORTED. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
22	STRAP_TPH_EN_DEV1_F1. Strap register to expose TPH Requester Capability. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
21:20	STRAP_TPH_CPLR_SUPPORTED_DEV1_F1. Strap register for DEVICE_CAP2.TPH_COMPLETER_SUPPORTED of EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0h
19:0	Reserved.

NBIO0NBIFSTRAP0x00001234...NBIO1NBIFSTRAP2x00001234 (NBIFMM::RCC_DEV1_EPF1_STRAP13)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001234; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001234; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:16	STRAP_CLASS_CODE_BASE_DEV1_F1. Base-Class-Code of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 01h
15:8	STRAP_CLASS_CODE_SUB_DEV1_F1. Sub-Class-Code of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 06h
7:0	STRAP_CLASS_CODE_PIF_DEV1_F1. Programming Interface of Class Code for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 01h

NBIO0NBIFSTRAP0x00001238...NBIO1NBIFSTRAP2x00001238 (NBIFMM::RCC_DEV1_EPF1_STRAP14)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001238; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001238; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:29	Reserved.
28	STRAP_TPH_REQ_R_INT_VEC_MODE_SUPPORTED_DEV1_F1. Indicates if the function supports the Device Specific Mode of operation. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
27:17	STRAP_TPH_REQ_ST_TABLE_SIZE_DEV1_F1. Strap register for TPH_REQ_CAP.ST_TABLE_SIZE. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 000h
16	Reserved.
15:0	STRAP_VENDOR_ID_DEV1_F1. Set VENDOR_ID for EP function. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1022h

NBIO0NBIFSTRAP0x0000123C...NBIO1NBIFSTRAP2x0000123C (NBIFMM::RCC_DEV1_EPF1_STRAP15)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000123C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000123C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24	STRAP_RTR_VALID_DEV1_F1. Readiness Time Reporting 1 Register : Valid time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
23:12	STRAP_RTR_DLUP_TIME_DEV1_F1. Readiness Time Reporting 1 Register : DL_UP time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh
11:0	STRAP_RTR_RESET_TIME_DEV1_F1. Readiness Time Reporting 1 Register : reset time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00001240...NBIO1NBIFSTRAP2x00001240 (NBIFMM::RCC_DEV1_EPF1_STRAP16)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001240; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001240; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:24	Reserved.
23:12	STRAP_RTR_D3HOTD0_TIME_DEV1_F1. Readiness Time Reporting 2 Register : D3hot to D0 time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah
11:0	STRAP_RTR_FLR_TIME_DEV1_F1. Readiness Time Reporting 2 Register : FLR time AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00001244...NBIO1NBIFSTRAP2x00001244 (NBIFMM::RCC_DEV1_EPF1_STRAP17)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001244; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001244; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:25	Reserved.
24:13	STRAP_RTR_VF_FLR_TIME_DEV1_F1. Readiness Time Reporting 2 Register : FLR time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh
12	STRAP_RTR_VF_VALID_DEV1_F1. Readiness Time Reporting 1 Register : Valid time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
11:0	STRAP_RTR_VF_RESET_TIME_DEV1_F1. Readiness Time Reporting 1 Register : reset time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: A1Eh

NBIO0NBIFSTRAP0x00001248...NBIO1NBIFSTRAP2x00001248 (NBIFMM::RCC_DEV1_EPF1_STRAP18)

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001248; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001248; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:12	Reserved.
11:0	STRAP_RTR_VF_D3HOTD0_TIME_DEV1_F1. Readiness Time Reporting 2 Register : D3hot to D0 time for VF. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _inst[NBIF[2:1]]_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 80Ah

NBIO0NBIFSTRAP0x00001400...NBIO1NBIFSTRAP2x00001400 (NBIFMM::RCC_DEV1_EPF2_STRAP0)

Reset: 0000_0000h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001400; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001400; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001408...NBIO1NBIFSTRAP2x00001408 (NBIFMM::RCC_DEV1_EPF2_STRAP2)

Reset: 0000_0000h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001408; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001408; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x0000140C...NBIO1NBIFSTRAP2x0000140C (NBIFMM::RCC_DEV1_EPF2_STRAP3)

Reset: 0000_0000h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000140C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000140C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001410...NBIO1NBIFSTRAP2x00001410 (NBIFMM::RCC_DEV1_EPF2_STRAP4)

Reset: 0000_0000h.	
_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001410; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h	
_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001410; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h	
Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001414...NBIO1NBIFSTRAP2x00001414 (NBIFMM::RCC_DEV1_EPF2_STRAP5)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001414; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001414; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00001418...NBIO1NBIFSTRAP2x00001418 (NBIFMM::RCC_DEV1_EPF2_STRAP6)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001418; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001418; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00001434...NBIO1NBIFSTRAP2x00001434 (NBIFMM::RCC_DEV1_EPF2_STRAP13)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001434; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001434; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00001438...NBIO1NBIFSTRAP2x00001438 (NBIFMM::RCC_DEV1_EPF2_STRAP14)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001438; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001438; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x0000143C...NBIO1NBIFSTRAP2x0000143C (NBIFMM::RCC_DEV1_EPF2_STRAP15)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000143C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000143C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00001440...NBIO1NBIFSTRAP2x00001440 (NBIFMM::RCC_DEV1_EPF2_STRAP16)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001440; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001440; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00001444...NBIO1NBIFSTRAP2x00001444 (NBIFMM::RCC_DEV1_EPF2_STRAP17)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001444; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001444; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00001448...NBIO1NBIFSTRAP2x00001448 (NBIFMM::RCC_DEV1_EPF2_STRAP18)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001448; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001448; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00001600...NBIO1NBIFSTRAP2x00001600 (NBIFMM::RCC_DEV1_EPF3_STRAP0)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001600; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001600; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x00001608...NBIO1NBIFSTRAP2x00001608 (NBIFMM::RCC_DEV1_EPF3_STRAP2)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001608; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001608; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x0000160C...NBIO1NBIFSTRAP2x0000160C (NBIFMM::RCC_DEV1_EPF3_STRAP3)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000160C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000160C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x00001610...NBIO1NBIFSTRAP2x00001610 (NBIFMM::RCC_DEV1_EPF3_STRAP4)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001610; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001610; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x00001614...NBIO1NBIFSTRAP2x00001614 (NBIFMM::RCC_DEV1_EPF3_STRAP5)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001614; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001614; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x00001618...NBIO1NBIFSTRAP2x00001618 (NBIFMM::RCC_DEV1_EPF3_STRAP6)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001618; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001618; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x00001634...NBIO1NBIFSTRAP2x00001634 (NBIFMM::RCC_DEV1_EPF3_STRAP13)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001634; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001634; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x00001638...NBIO1NBIFSTRAP2x00001638 (NBIFMM::RCC_DEV1_EPF3_STRAP14)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001638; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001638; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x0000163C...NBIO1NBIFSTRAP2x0000163C (NBIFMM::RCC_DEV1_EPF3_STRAP15)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000163C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000163C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001640...NBIO1NBIFSTRAP2x00001640 (NBIFMM::RCC_DEV1_EPF3_STRAP16)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001640; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001640; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001644...NBIO1NBIFSTRAP2x00001644 (NBIFMM::RCC_DEV1_EPF3_STRAP17)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001644; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001644; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001648...NBIO1NBIFSTRAP2x00001648 (NBIFMM::RCC_DEV1_EPF3_STRAP18)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001648; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001648; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001800...NBIO1NBIFSTRAP2x00001800 (NBIFMM::RCC_DEV1_EPF4_STRAP0)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001800; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001800; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001808...NBIO1NBIFSTRAP2x00001808 (NBIFMM::RCC_DEV1_EPF4_STRAP2)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001808; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001808; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x0000180C...NBIO1NBIFSTRAP2x0000180C (NBIFMM::RCC_DEV1_EPF4_STRAP3)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000180C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000180C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001810...NBIO1NBIFSTRAP2x00001810 (NBIFMM::RCC_DEV1_EPF4_STRAP4)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001810; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001810; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001814...NBIO1NBIFSTRAP2x00001814 (NBIFMM::RCC_DEV1_EPF4_STRAP5)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001814; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001814; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001818...NBIO1NBIFSTRAP2x00001818 (NBIFMM::RCC_DEV1_EPF4_STRAP6)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001818; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001818; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001834...NBIO1NBIFSTRAP2x00001834 (NBIFMM::RCC_DEV1_EPF4_STRAP13)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001834; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001834; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001838...NBIO1NBIFSTRAP2x00001838 (NBIFMM::RCC_DEV1_EPF4_STRAP14)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001838; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001838; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x0000183C...NBIO1NBIFSTRAP2x0000183C (NBIFMM::RCC_DEV1_EPF4_STRAP15)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000183C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000183C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001840...NBIO1NBIFSTRAP2x00001840 (NBIFMM::RCC_DEV1_EPF4_STRAP16)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001840; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001840; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001844...NBIO1NBIFSTRAP2x00001844 (NBIFMM::RCC_DEV1_EPF4_STRAP17)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001844; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001844; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001848...NBIO1NBIFSTRAP2x00001848 (NBIFMM::RCC_DEV1_EPF4_STRAP18)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001848; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001848; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001A00...NBIO1NBIFSTRAP2x00001A00 (NBIFMM::RCC_DEV1_EPF5_STRAP0)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001A00; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001A00; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001A08...NBIO1NBIFSTRAP2x00001A08 (NBIFMM::RCC_DEV1_EPF5_STRAP2)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001A08; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001A08; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001A0C...NBIO1NBIFSTRAP2x00001A0C (NBIFMM::RCC_DEV1_EPF5_STRAP3)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001A0C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001A0C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001A10...NBIO1NBIFSTRAP2x00001A10 (NBIFMM::RCC_DEV1_EPF5_STRAP4)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001A10; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001A10; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001A14...NBIO1NBIFSTRAP2x00001A14 (NBIFMM::RCC_DEV1_EPF5_STRAP5)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001A14; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001A14; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001A18...NBIO1NBIFSTRAP2x00001A18 (NBIFMM::RCC_DEV1_EPF5_STRAP6)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001A18; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001A18; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001A34...NBIO1NBIFSTRAP2x00001A34 (NBIFMM::RCC_DEV1_EPF5_STRAP13)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001A34; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001A34; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001A38...NBIO1NBIFSTRAP2x00001A38 (NBIFMM::RCC_DEV1_EPF5_STRAP14)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001A38; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001A38; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001A3C...NBIO1NBIFSTRAP2x00001A3C (NBIFMM::RCC_DEV1_EPF5_STRAP15)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001A3C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001A3C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001A40...NBIO1NBIFSTRAP2x00001A40 (NBIFMM::RCC_DEV1_EPF5_STRAP16)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001A40; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001A40; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001A44...NBIO1NBIFSTRAP2x00001A44 (NBIFMM::RCC_DEV1_EPF5_STRAP17)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001A44; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001A44; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00001A48...NBIO1NBIFSTRAP2x00001A48 (NBIFMM::RCC_DEV1_EPF5_STRAP18)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00001A48; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00001A48; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002000...NBIO1NBIFSTRAP2x00002000 (NBIFMM::RCC_DEV2_EPF0_STRAP0)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002000; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002000; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002008...NBIO1NBIFSTRAP2x00002008 (NBIFMM::RCC_DEV2_EPF0_STRAP2)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002008; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002008; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x0000200C...NBIO1NBIFSTRAP2x0000200C (NBIFMM::RCC_DEV2_EPF0_STRAP3)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000200C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000200C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002010...NBIO1NBIFSTRAP2x00002010 (NBIFMM::RCC_DEV2_EPF0_STRAP4)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002010; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002010; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002014...NBIO1NBIFSTRAP2x00002014 (NBIFMM::RCC_DEV2_EPF0_STRAP5)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002014; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002014; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

NBIO0NBIFSTRAP0x00002018...NBIO1NBIFSTRAP2x00002018 (NBIFMM::RCC_DEV2_EPF0_STRAP6)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002018; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002018; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

NBIO0NBIFSTRAP0x0000201C...NBIO1NBIFSTRAP2x0000201C (NBIFMM::RCC_DEV2_EPF0_STRAP7)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000201C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000201C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

NBIO0NBIFSTRAP0x00002034...NBIO1NBIFSTRAP2x00002034 (NBIFMM::RCC_DEV2_EPF0_STRAP13)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002034; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002034; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

NBIO0NBIFSTRAP0x00002038...NBIO1NBIFSTRAP2x00002038 (NBIFMM::RCC_DEV2_EPF0_STRAP14)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002038; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002038; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

NBIO0NBIFSTRAP0x0000203C...NBIO1NBIFSTRAP2x0000203C (NBIFMM::RCC_DEV2_EPF0_STRAP15)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000203C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000203C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

NBIO0NBIFSTRAP0x00002040...NBIO1NBIFSTRAP2x00002040 (NBIFMM::RCC_DEV2_EPF0_STRAP16)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002040; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002040; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

NBIO0NBIFSTRAP0x00002044...NBIO1NBIFSTRAP2x00002044 (NBIFMM::RCC_DEV2_EPF0_STRAP17)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002044; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002044; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

NBIO0NBIFSTRAP0x00002048...NBIO1NBIFSTRAP2x00002048 (NBIFMM::RCC_DEV2_EPF0_STRAP18)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002048; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002048; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002200...NBIO1NBIFSTRAP2x00002200 (NBIFMM::RCC_DEV2_EPF1_STRAP0)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002200; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002200; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002208...NBIO1NBIFSTRAP2x00002208 (NBIFMM::RCC_DEV2_EPF1_STRAP2)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002208; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002208; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x0000220C...NBIO1NBIFSTRAP2x0000220C (NBIFMM::RCC_DEV2_EPF1_STRAP3)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000220C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000220C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002210...NBIO1NBIFSTRAP2x00002210 (NBIFMM::RCC_DEV2_EPF1_STRAP4)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002210; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002210; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002214...NBIO1NBIFSTRAP2x00002214 (NBIFMM::RCC_DEV2_EPF1_STRAP5)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002214; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002214; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002218...NBIO1NBIFSTRAP2x00002218 (NBIFMM::RCC_DEV2_EPF1_STRAP6)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002218; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002218; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002234...NBIO1NBIFSTRAP2x00002234 (NBIFMM::RCC_DEV2_EPF1_STRAP13)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002234; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002234; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002238...NBIO1NBIFSTRAP2x00002238 (NBIFMM::RCC_DEV2_EPF1_STRAP14)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002238; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002238; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x0000223C...NBIO1NBIFSTRAP2x0000223C (NBIFMM::RCC_DEV2_EPF1_STRAP15)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000223C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000223C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002240...NBIO1NBIFSTRAP2x00002240 (NBIFMM::RCC_DEV2_EPF1_STRAP16)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002240; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002240; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002244...NBIO1NBIFSTRAP2x00002244 (NBIFMM::RCC_DEV2_EPF1_STRAP17)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002244; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002244; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002248...NBIO1NBIFSTRAP2x00002248 (NBIFMM::RCC_DEV2_EPF1_STRAP18)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002248; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002248; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002400...NBIO1NBIFSTRAP2x00002400 (NBIFMM::RCC_DEV2_EPF2_STRAP0)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002400; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002400; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002408...NBIO1NBIFSTRAP2x00002408 (NBIFMM::RCC_DEV2_EPF2_STRAP2)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002408; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002408; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x0000240C...NBIO1NBIFSTRAP2x0000240C (NBIFMM::RCC_DEV2_EPF2_STRAP3)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000240C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000240C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002410...NBIO1NBIFSTRAP2x00002410 (NBIFMM::RCC_DEV2_EPF2_STRAP4)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002410; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002410; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002414...NBIO1NBIFSTRAP2x00002414 (NBIFMM::RCC_DEV2_EPF2_STRAP5)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002414; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002414; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002418...NBIO1NBIFSTRAP2x00002418 (NBIFMM::RCC_DEV2_EPF2_STRAP6)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002418; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002418; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002434...NBIO1NBIFSTRAP2x00002434 (NBIFMM::RCC_DEV2_EPF2_STRAP13)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002434; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002434; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002438...NBIO1NBIFSTRAP2x00002438 (NBIFMM::RCC_DEV2_EPF2_STRAP14)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002438; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002438; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x0000243C...NBIO1NBIFSTRAP2x0000243C (NBIFMM::RCC_DEV2_EPF2_STRAP15)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000243C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000243C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002440...NBIO1NBIFSTRAP2x00002440 (NBIFMM::RCC_DEV2_EPF2_STRAP16)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002440; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002440; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002444...NBIO1NBIFSTRAP2x00002444 (NBIFMM::RCC_DEV2_EPF2_STRAP17)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002444; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002444; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits **Description**

31:0 Reserved.

NBIO0NBIFSTRAP0x00002448...NBIO1NBIFSTRAP2x00002448 (NBIFMM::RCC_DEV2_EPF2_STRAP18)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002448; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002448; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x00002600...NBIO1NBIFSTRAP2x00002600 (NBIFMM::RCC_DEV2_EPF3_STRAP0)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002600; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002600; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x00002608...NBIO1NBIFSTRAP2x00002608 (NBIFMM::RCC_DEV2_EPF3_STRAP2)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002608; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002608; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x0000260C...NBIO1NBIFSTRAP2x0000260C (NBIFMM::RCC_DEV2_EPF3_STRAP3)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000260C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000260C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x00002610...NBIO1NBIFSTRAP2x00002610 (NBIFMM::RCC_DEV2_EPF3_STRAP4)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002610; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002610; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x00002614...NBIO1NBIFSTRAP2x00002614 (NBIFMM::RCC_DEV2_EPF3_STRAP5)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002614; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002614; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x00002638...NBIO1NBIFSTRAP2x00002638 (NBIFMM::RCC_DEV2_EPF3_STRAP14)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002638; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002638; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x0000263C...NBIO1NBIFSTRAP2x0000263C (NBIFMM::RCC_DEV2_EPF3_STRAP15)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000263C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000263C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits Description

31:0 Reserved.

NBIO0NBIFSTRAP0x00002640...NBIO1NBIFSTRAP2x00002640 (NBIFMM::RCC_DEV2_EPF3_STRAP16)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002640; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002640; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002644...NBIO1NBIFSTRAP2x00002644 (NBIFMM::RCC_DEV2_EPF3_STRAP17)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002644; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002644; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002648...NBIO1NBIFSTRAP2x00002648 (NBIFMM::RCC_DEV2_EPF3_STRAP18)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002648; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002648; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002800...NBIO1NBIFSTRAP2x00002800 (NBIFMM::RCC_DEV2_EPF4_STRAP0)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002800; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002800; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002808...NBIO1NBIFSTRAP2x00002808 (NBIFMM::RCC_DEV2_EPF4_STRAP2)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002808; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002808; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x0000280C...NBIO1NBIFSTRAP2x0000280C (NBIFMM::RCC_DEV2_EPF4_STRAP3)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000280C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000280C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002810...NBIO1NBIFSTRAP2x00002810 (NBIFMM::RCC_DEV2_EPF4_STRAP4)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002810; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002810; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002814...NBIO1NBIFSTRAP2x00002814 (NBIFMM::RCC_DEV2_EPF4_STRAP5)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002814; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002814; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002838...NBIO1NBIFSTRAP2x00002838 (NBIFMM::RCC_DEV2_EPF4_STRAP14)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002838; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002838; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x0000283C...NBIO1NBIFSTRAP2x0000283C (NBIFMM::RCC_DEV2_EPF4_STRAP15)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x0000283C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x0000283C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002840...NBIO1NBIFSTRAP2x00002840 (NBIFMM::RCC_DEV2_EPF4_STRAP16)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002840; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002840; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002844...NBIO1NBIFSTRAP2x00002844 (NBIFMM::RCC_DEV2_EPF4_STRAP17)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002844; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002844; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002848...NBIO1NBIFSTRAP2x00002848 (NBIFMM::RCC_DEV2_EPF4_STRAP18)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002848; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002848; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002A00...NBIO1NBIFSTRAP2x00002A00 (NBIFMM::RCC_DEV2_EPF5_STRAP0)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002A00; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002A00; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002A08...NBIO1NBIFSTRAP2x00002A08 (NBIFMM::RCC_DEV2_EPF5_STRAP2)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002A08; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002A08; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002A0C...NBIO1NBIFSTRAP2x00002A0C (NBIFMM::RCC_DEV2_EPF5_STRAP3)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002A0C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002A0C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002A10...NBIO1NBIFSTRAP2x00002A10 (NBIFMM::RCC_DEV2_EPF5_STRAP4)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002A10; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002A10; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002A14...NBIO1NBIFSTRAP2x00002A14 (NBIFMM::RCC_DEV2_EPF5_STRAP5)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002A14; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002A14; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002A38...NBIO1NBIFSTRAP2x00002A38 (NBIFMM::RCC_DEV2_EPF5_STRAP14)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002A38; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002A38; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002A3C...NBIO1NBIFSTRAP2x00002A3C (NBIFMM::RCC_DEV2_EPF5_STRAP15)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002A3C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002A3C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002A40...NBIO1NBIFSTRAP2x00002A40 (NBIFMM::RCC_DEV2_EPF5_STRAP16)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002A40; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002A40; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002A44...NBIO1NBIFSTRAP2x00002A44 (NBIFMM::RCC_DEV2_EPF5_STRAP17)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002A44; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002A44; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002A48...NBIO1NBIFSTRAP2x00002A48 (NBIFMM::RCC_DEV2_EPF5_STRAP18)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002A48; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002A48; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002C00...NBIO1NBIFSTRAP2x00002C00 (NBIFMM::RCC_DEV2_EPF6_STRAP0)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002C00; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002C00; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002C08...NBIO1NBIFSTRAP2x00002C08 (NBIFMM::RCC_DEV2_EPF6_STRAP2)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002C08; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002C08; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002C0C...NBIO1NBIFSTRAP2x00002C0C (NBIFMM::RCC_DEV2_EPF6_STRAP3)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002C0C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002C0C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002C10...NBIO1NBIFSTRAP2x00002C10 (NBIFMM::RCC_DEV2_EPF6_STRAP4)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002C10; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002C10; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002C14...NBIO1NBIFSTRAP2x00002C14 (NBIFMM::RCC_DEV2_EPF6_STRAP5)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002C14; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002C14; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002C38...NBIO1NBIFSTRAP2x00002C38 (NBIFMM::RCC_DEV2_EPF6_STRAP14)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002C38; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002C38; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002C3C...NBIO1NBIFSTRAP2x00002C3C (NBIFMM::RCC_DEV2_EPF6_STRAP15)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002C3C; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002C3C; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002C40...NBIO1NBIFSTRAP2x00002C40 (NBIFMM::RCC_DEV2_EPF6_STRAP16)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002C40; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002C40; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002C44...NBIO1NBIFSTRAP2x00002C44 (NBIFMM::RCC_DEV2_EPF6_STRAP17)

Reset: 0000_0000h.

_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002C44; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h

_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002C44; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h

Bits	Description
31:0	Reserved.

NBIO0NBIFSTRAP0x00002C48...NBIO1NBIFSTRAP2x00002C48 (NBIFMM::RCC_DEV2_EPF6_STRAP18)

Reset: 0000_0000h.

`_inst[NBIF[2:0]]_nbio0_aliasSMN; NBIO0NBIFSTRAP[2:0]x00002C48; NBIO0NBIFSTRAP[2:0]=[10534000,10234000,10134000]h``_inst[NBIF[2:0]]_nbio1_aliasSMN; NBIO1NBIFSTRAP[2:0]x00002C48; NBIO1NBIFSTRAP[2:0]=[10734000,10434000,10334000]h`

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

13.8.4.6 SYSHUBMM Registers

NBIO0NBIFSHUBMM0x00003A80...NBIO1NBIFSHUBMM1x00003A80 (SYSHUBMM::A2S_CNTL_CL0)

Read-write. Reset: 52A8_26A8h.

A2S control register for MPDMATF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003A80; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003A80; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description										
31	Reserved.										
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.										
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.										
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.										
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case										
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)</td></tr> <tr> <td>1h</td><td>Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)</td></tr> <tr> <td>2h</td><td>Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)</td></tr> <tr> <td>3h</td><td>Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)</td></tr> </table>	Value	Description	0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)	1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)	2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)	3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
Value	Description										
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)										
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)										
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)										
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)										
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)</td></tr> <tr> <td>1h</td><td>Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)</td></tr> <tr> <td>2h</td><td>Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)</td></tr> <tr> <td>3h</td><td>Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)</td></tr> </table>	Value	Description	0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)	1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)	2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)	3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
Value	Description										
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)										
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)										
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)										
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)										
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Mapping EXOKAY to RRESP=2'b00 (OKAY)</td></tr> <tr> <td>1h</td><td>Mapping EXOKAY to RRESP=2'b01 (EXOKAY)</td></tr> <tr> <td>2h</td><td>Mapping EXOKAY to RRESP=2'b10 (SLVERR)</td></tr> <tr> <td>3h</td><td>Mapping EXOKAY to RRESP=2'b10 (DECERR)</td></tr> </table>	Value	Description	0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)	1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)	2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)	3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
Value	Description										
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)										
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)										
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)										
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)										
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Mapping EXOKAY to BRESP=2'b00 (OKAY)</td></tr> <tr> <td>1h</td><td>Mapping EXOKAY to BRESP=2'b01 (EXOKAY)</td></tr> <tr> <td>2h</td><td>Mapping EXOKAY to BRESP=2'b10 (SLVERR)</td></tr> <tr> <td>3h</td><td>Mapping EXOKAY to BRESP=2'b10 (DECERR)</td></tr> </table>	Value	Description	0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)	1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)	2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)	3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
Value	Description										
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)										
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)										
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)										
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)										
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.										

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPPASSPW_NVC0_MAP . Read-write. Reset: 2h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
7:6	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPPASSPW_VC0_MAP . Read-write. Reset: 2h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
	Value	Description
5:4	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
3:2	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 2h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
1:0	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
1:0	1h	Always set NoSnoop to 1'b1
	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO0NBIFSHUBMM0x00003A84...NBIO1NBIFSHUBMM1x00003A84 (SYSHUBMM::A2S_CNTL_CL1)

Read-write.

A2S control register for MPDMAPM.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003A84; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003A84; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
	3h	Mapping DATERR to RRESP=2'b11
11:10	BLKLVL_MAP . Read-write. Mapping control for SDP ReqBlockLevel[1:0]. Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1h Reset: _instNBIF1_nbio[1:0]_aliasSMN: 0h	
9:8	REQRSPPASSPW_NVC0_MAP . Read-write. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request. Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h Reset: _instNBIF1_nbio[1:0]_aliasSMN: 1h	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPPASSPW_VC0_MAP . Read-write. Mapping control for SDP ReqRspPassPW attribute for VC-0 request. Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h Reset: _instNBIF1_nbio[1:0]_aliasSMN: 1h	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
5:4	REQPASSPW_NVC0_MAP . Read-write. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request. Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h Reset: _instNBIF1_nbio[1:0]_aliasSMN: 1h	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Mapping control for SDP ReqPassPW attribute for VC-0 request. Reset: _instNBIF0_nbio[1:0]_aliasSMN: 2h Reset: _instNBIF1_nbio[1:0]_aliasSMN: 0h	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
1:0	NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	

	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
	1h	Always set NoSnoop to 1'b1
	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO0NBIFSHUBMM0x00003A88...NBIO1NBIFSHUBMM1x00003A88 (SYSHUBMM::A2S_CNTL_CL2)

Read-write. Reset: 52A8_2150h.

A2S control register for DBGU0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003A88; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003A88; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
7:6	2h	Propagate from AxUSER.RO
	3h	Reserved.
5:4	REQPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
3:2	2h	Propagate from AxUSER.RO
	3h	Reserved.
1:0	NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
	1h	Always set NoSnoop to 1'b1
1:0	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO[0...1]NBIFSHUBMM0x00003A8C (SYSHUBMM::A2S_CNTL_CL3)

Read-write. Reset: 52A8_2150h.

A2S control register for DBGU2.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003A8C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
7:6	2h	Propagate from AxUSER.RO
	3h	Reserved.
5:4	REQPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
3:2	2h	Propagate from AxUSER.RO
	3h	Reserved.
1:0	NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
	1h	Always set NoSnoop to 1'b1
1:0	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO[0...1]NBIFSHUBMM0x00003A90 (SYSHUBMM::A2S_CNTL_CL4)

Read-write. Reset: 52A8_2540h.

A2S control register for PSPCCP.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003A90; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	7:6 REQRSPPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
7:6	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
5:4	3h	Reserved.
	5:4 REQPASSPW_NVC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
5:4	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	3:2 REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
3:2	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
1:0	3h	Reserved.
	1:0 NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
1:0	1h	Always set NoSnoop to 1'b1
	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO[0...1]NBIFSHUBMM0x00003A94 (SYSHUBMM::A2S_CNTL_CL5)

Read-write. Reset: 52A8_2540h.

A2S control register for PSPCCP_S.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003A94; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
7:6	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
5:4	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
3:2	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
1:0	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
1:0	1h	Always set NoSnoop to 1'b1
	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
	1h	Always set NoSnoop to 1'b1
	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO[0...1]NBIFSHUBMM0x00003A98 (SYSHUBMM::A2S_CNTL_CL6)

Read-write. Reset: 52A8_0540h.

A2S control register for SATA0.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003A98; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 0h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
7:6	2h	Propagate from AxUSER.RO
	3h	Reserved.
5:4	REQPASSPW_NVC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
3:2	2h	Propagate from AxUSER.RO
	3h	Reserved.
1:0	NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
	1h	Always set NoSnoop to 1'b1
1:0	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO[0...1]NBIFSHUBMM0x00003A9C (SYSHUBMM::A2S_CNTL_CL7)

Read-write. Reset: 52A8_0540h.

A2S control register for SATA1.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003A9C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 0h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
7:6	2h	Propagate from AxUSER.RO
	3h	Reserved.
5:4	REQPASSPW_NVC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
3:2	2h	Propagate from AxUSER.RO
	3h	Reserved.
1:0	NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
	1h	Always set NoSnoop to 1'b1
1:0	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO[0...1]NBIFSHUBMM0x00003AA0 (SYSHUBMM::A2S_CNTL_CL8)

Read-write. Reset: 52A8_2540h.

A2S control register for USB0.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003AA0; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
7:6	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
5:4	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
3:2	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
1:0	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
1:0	1h	Always set NoSnoop to 1'b1
	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.
	ValidValues:	

NBIO[0...1]NBIFSHUBMM0x00003AA4 (SYSHUBMM::A2S_CNTL_CL9)

Read-write. Reset: 52A8_2540h.

A2S control register for [MP1](#).

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003AA4; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
7:6	2h	Propagate from AxUSER.RO
	3h	Reserved.
5:4	REQPASSPW_NVC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
3:2	2h	Propagate from AxUSER.RO
	3h	Reserved.
1:0	NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
	1h	Always set NoSnoop to 1'b1
1:0	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO[0...1]NBIFSHUBMM0x00003AA8 (SYSHUBMM::A2S_CNTL_CL10)

Read-write. Reset: 52A8_2540h.

A2S control register for [MPIO](#).

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003AA8; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
7:6	2h	Propagate from AxUSER.RO
	3h	Reserved.
5:4	REQPASSPW_NVC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
3:2	2h	Propagate from AxUSER.RO
	3h	Reserved.
1:0	NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
	1h	Always set NoSnoop to 1'b1
1:0	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO[0...1]NBIFSHUBMM0x00003AAC (SYSHUBMM::A2S_CNTL_CL11)

Read-write. Reset: 52A8_2540h.

A2S control register for MP0.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003AAC; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	7:6 REQRSPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
7:6	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
5:4	3h	Reserved.
	5:4 REQPASSPW_NVC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
5:4	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	3:2 REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
3:2	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
1:0	3h	Reserved.
	1:0 NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
1:0	1h	Always set NoSnoop to 1'b1
	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO[0...1]NBIFSHUBMM0x00003AB0 (SYSHUBMM::A2S_CNTL_CL12)

Read-write. Reset: 52A8_2540h.

A2S control register for MP0_S.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003AB0; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
7:6	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
5:4	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
3:2	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
1:0	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
1:0	1h	Always set NoSnoop to 1'b1
	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.
	ValidValues:	

NBIO[0...1]NBIFSHUBMM0x00003AB4 (SYSHUBMM::A2S_CNTL_CL13)

Read-write. Reset: 52A8_2550h.

A2S control register for MPIO_DRAM.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003AB4; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
7:6	2h	Propagate from AxUSER.RO
	3h	Reserved.
5:4	REQPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
3:2	2h	Propagate from AxUSER.RO
	3h	Reserved.
1:0	NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
	1h	Always set NoSnoop to 1'b1
1:0	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO[0...1]NBIFSHUBMM0x00003AB8 (SYSHUBMM::A2S_CNTL_CL14)

Read-write. Reset: 52A8_2150h.

A2S control register for MP1DRAM.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003AB8; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
7:6	2h	Propagate from AxUSER.RO
	3h	Reserved.
5:4	REQPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
3:2	2h	Propagate from AxUSER.RO
	3h	Reserved.
1:0	NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
	1h	Always set NoSnoop to 1'b1
1:0	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO[0...1]NBIFSHUBMM0x00003ABC (SYSHUBMM::A2S_CNTL_CL15)

Read-write. Reset: 52A8_2550h.

A2S control register for ACP.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003ABC; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPPASSPW_VC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
7:6	2h	Propagate from AxUSER.RO
	3h	Reserved.
5:4	REQPASSPW_NVC0_MAP . Read-write. Reset: 1h. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
3:2	2h	Propagate from AxUSER.RO
	3h	Reserved.
1:0	NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
	1h	Always set NoSnoop to 1'b1
1:0	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO0NBIFSHUBMM0x00003AC0...NBIO1NBIFSHUBMM1x00003AC0 (SYSHUBMM::A2S_CNTL_CL16)

Read-write. Reset: 52A8_22A8h.

A2S control register for MPDMATF.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003AC0; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003AC0; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description										
31	Reserved.										
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.										
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.										
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.										
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case										
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)</td></tr> <tr> <td>1h</td><td>Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)</td></tr> <tr> <td>2h</td><td>Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)</td></tr> <tr> <td>3h</td><td>Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)</td></tr> </table>	Value	Description	0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)	1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)	2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)	3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
Value	Description										
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)										
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)										
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)										
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)										
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)</td></tr> <tr> <td>1h</td><td>Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)</td></tr> <tr> <td>2h</td><td>Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)</td></tr> <tr> <td>3h</td><td>Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)</td></tr> </table>	Value	Description	0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)	1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)	2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)	3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
Value	Description										
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)										
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)										
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)										
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)										
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Mapping EXOKAY to RRESP=2'b00 (OKAY)</td></tr> <tr> <td>1h</td><td>Mapping EXOKAY to RRESP=2'b01 (EXOKAY)</td></tr> <tr> <td>2h</td><td>Mapping EXOKAY to RRESP=2'b10 (SLVERR)</td></tr> <tr> <td>3h</td><td>Mapping EXOKAY to RRESP=2'b10 (DECERR)</td></tr> </table>	Value	Description	0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)	1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)	2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)	3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
Value	Description										
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)										
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)										
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)										
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)										
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP. ValidValues:										
	<table> <tr> <th>Value</th><th>Description</th></tr> <tr> <td>0h</td><td>Mapping EXOKAY to BRESP=2'b00 (OKAY)</td></tr> <tr> <td>1h</td><td>Mapping EXOKAY to BRESP=2'b01 (EXOKAY)</td></tr> <tr> <td>2h</td><td>Mapping EXOKAY to BRESP=2'b10 (SLVERR)</td></tr> <tr> <td>3h</td><td>Mapping EXOKAY to BRESP=2'b10 (DECERR)</td></tr> </table>	Value	Description	0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)	1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)	2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)	3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
Value	Description										
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)										
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)										
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)										
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)										
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.										

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPASSPW_NVC0_MAP . Read-write. Reset: 2h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
7:6	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
7:6	REQRSPASSPW_VC0_MAP . Read-write. Reset: 2h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
5:4	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
	Value	Description
5:4	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
3:2	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
3:2	REQPASSPW_VC0_MAP . Read-write. Reset: 2h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
1:0	2h	Propagate from AxUSER.RO
	3h	Reserved.
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
1:0	1h	Always set NoSnoop to 1'b1
	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO0NBIFSHUBMM0x00003AC4...NBIO1NBIFSHUBMM1x00003AC4 (SYSHUBMM::A2S_CNTL_CL17)

Read-write. Reset: 52A8_22A8h.

A2S control register for MPDMAPM.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003AC4; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003AC4; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31	Reserved.
30:28	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC value For Per Client.
27	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC override For Per Client.
26:24	RDRSP_SEL_MODE . Read-write. Reset: 2h. Mapping control for priority of the errmap.
23:22	RDRSP_ERRMAP . Read-write. Reset: 2h. Mapping control errmap when detect axi ucp . Not support RRESP=2'b01 (EXOKAY) case
21:20	RESP_RD_MAP . Read-write. Reset: 2h. Mapping control for SDP RdRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized RdRspStatus to RRESP=2'b00 (OKAY)
1h	Mapping unrecognized RdRspStatus to RRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (SLVERR)
3h	Mapping unrecognized RdRspStatus to RRESP=2'b10 (DECERR)
19:18	RESP_WR_MAP . Read-write. Reset: 2h. Mapping control for SDP WrRspStatus other than CPLTO/SLVERR/DECERR/OKAY/EXOKAY to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping unrecognized WrRspStatus to BRESP=2'b00 (OKAY)
1h	Mapping unrecognized WrRspStatus to BRESP=2'b01 (EXOKAY)
2h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (SLVERR)
3h	Mapping unrecognized WrRspStatus to BRESP=2'b10 (DECERR)
17:16	EXOKAY_RD_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP RdRspStatus to AXI_RRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to RRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to RRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to RRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to RRESP=2'b10 (DECERR)
15:14	EXOKAY_WR_MAP . Read-write. Reset: 0h. Mapping control for EXOKAY on SDP WrRspStatus to AXI_BRESP.
ValidValues:	
Value	Description
0h	Mapping EXOKAY to BRESP=2'b00 (OKAY)
1h	Mapping EXOKAY to BRESP=2'b01 (EXOKAY)
2h	Mapping EXOKAY to BRESP=2'b10 (SLVERR)
3h	Mapping EXOKAY to BRESP=2'b10 (DECERR)
13:12	DATERR_MAP . Read-write. Reset: 2h. Mapping control for DATERR on SDP RdRspDataStatus to AXI_RRESP.

	ValidValues:	
	Value	Description
	0h	Mapping DATERR to RRESP=2'b00
	1h	Mapping DATERR to RRESP=2'b01, this setting is not recommended
	2h	Mapping DATERR to RRESP=2'b10
11:10	3h	Mapping DATERR to RRESP=2'b11
	BLKLVL_MAP . Read-write. Reset: 0h. Mapping control for SDP ReqBlockLevel[1:0].	
	9:8 REQRSPPASSPW_NVC0_MAP . Read-write. Reset: 2h. Mapping control for SDP ReqRspPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
9:8	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	7:6 REQRSPPASSPW_VC0_MAP . Read-write. Reset: 2h. Mapping control for SDP ReqRspPassPW attribute for VC-0 request.	
7:6	ValidValues:	
	Value	Description
	0h	Always set ReqRspPassPW to 1'b0
	1h	Always set ReqRspPassPW to 1'b1
	2h	Propagate from AxUSER.RO
5:4	3h	Reserved.
	5:4 REQPASSPW_NVC0_MAP . Read-write. Reset: 2h. Mapping control for SDP ReqPassPW attribute for Non-VC-0 request.	
	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
5:4	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
	3h	Reserved.
	3:2 REQPASSPW_VC0_MAP . Read-write. Reset: 2h. Mapping control for SDP ReqPassPW attribute for VC-0 request.	
3:2	ValidValues:	
	Value	Description
	0h	Always set ReqPassPW to 1'b0
	1h	Always set ReqPassPW to 1'b1
	2h	Propagate from AxUSER.RO
1:0	3h	Reserved.
	1:0 NSNOOP_MAP . Read-write. Reset: 0h. Mapping control for Snoop/NoSnoop attribute.	
	ValidValues:	
	Value	Description
	0h	Always set NoSnoop to 1'b0 (default)
1:0	1h	Always set NoSnoop to 1'b1
	2h	Set NoSnoop to 1'b1 when AxCACHE[3:2]==2'b00, otherwise set NoSnoop to 1'b0
	3h	Reserved.

NBIO0NBIFSHUBMM0x00003AE0...NBIO1NBIFSHUBMM1x00003AE0 (SYSHUBMM::A2S_CNTL3_CL0)

Read-write. Reset: 0000_0000h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003AE0; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003AE0; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 0. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO0NBIFSHUBMM0x00003AE4...NBIO1NBIFSHUBMM1x00003AE4 (SYSHUBMM::A2S_CNTL3_CL1)

Read-write. Reset: 0000_0008h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003AE4; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003AE4; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO0NBIFSHUBMM0x00003AE8...NBIO1NBIFSHUBMM1x00003AE8 (SYSHUBMM::A2S_CNTL3_CL2)

Read-write. Reset: 0000_0008h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003AE8; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003AE8; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003AEC (SYSHUBMM::A2S_CNTL3_CL3)

Read-write. Reset: 0000_0008h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003AEC; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003AF0 (SYSHUBMM::A2S_CNTL3_CL4)

Read-write. Reset: 0000_0008h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003AF0; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003AF4 (SYSHUBMM::A2S_CNTL3_CL5)

Read-write. Reset: 0000_0008h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003AF4; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003AF8 (SYSHUBMM::A2S_CNTL3_CL6)

Read-write. Reset: 0000_0008h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003AF8; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003AFC (SYSHUBMM::A2S_CNTL3_CL7)

Read-write. Reset: 0000_0008h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003AFC; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003B00 (SYSHUBMM::A2S_CNTL3_CL8)

Read-write. Reset: 0000_0008h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003B00; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003B04 (SYSHUBMM::A2S_CNTL3_CL9)

Read-write. Reset: 0000_0008h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003B04; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003B08 (SYSHUBMM::A2S_CNTL3_CL10)

Read-write. Reset: 0000_0008h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003B08; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003B0C (SYSHUBMM::A2S_CNTL3_CL11)

Read-write. Reset: 0000_0008h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003B0C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003B10 (SYSHUBMM::A2S_CNTL3_CL12)

Read-write. Reset: 0000_0008h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003B10; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003B14 (SYSHUBMM::A2S_CNTL3_CL13)

Read-write. Reset: 0000_0008h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003B14; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003B18 (SYSHUBMM::A2S_CNTL3_CL14)

Read-write. Reset: 0000_0008h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003B18; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO[0...1]NBIFSHUBMM0x00003B1C (SYSHUBMM::A2S_CNTL3_CL15)

Read-write. Reset: 0000_0008h.

_inst[NBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003B1C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:10	Reserved.
9:4	FORCE_WR_ST_ENTRY . Read-write. Reset: 00h. Control of ST Entry index used in Steering Tag assignment MODE #1.
3	WR_ST_TAG_MODE . Read-write. Reset: 1. 0=MODE #0. 1=MODE #1. Control of Steering Tag assignment mode.
2	FORCE_WR_STEERING . Read-write. Reset: 0. 0=set steering to 1'b1 when AWCACHE=4'b1x1x(write-allocate). 1=Always set steering to 1'b1. Control of Steering setting for wr req with WrSized command.
1:0	FORCE_WR_PH . Read-write. Reset: 0h. Control of PH setting for wr req with WrSized command.

NBIO0NBIFSHUBMM0x00003B40...NBIO1NBIFSHUBMM1x00003B40 (SYSHUBMM::A2S_CNTL_SW0)

Read-write. Reset: 0404_0C0Ah.

A2S control for A2S convertor 0 for DMACK0B0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B40; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B40; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:24	WRR_WR_WEIGHT . Read-write. Reset: 04h. Weight assigned for AXI write request in WRR arbiter.
23:16	WRR_RD_WEIGHT . Read-write. Reset: 04h. Weight assigned for AXI read request in WRR arbiter.
15:13	Reserved.
12	SDP_DYNAMIC_VC_WR_CHAIN_DIS . Read-write. Reset: 0. Disable chaining SDP write for dynamic, Msg/Msgd must be chained and it is not controlled by this register.
11	WR_TAG_FOR_NONCHAIN_ENABLE . Read-write. Reset: 1. Check tag when send write non-chain. If there is no pool tag could be used, there will be no write non-chain for write request could be sent. 0 -- Disable tag check; 1 -- Enable tag check.
10	WR_TAG_FOR_CHAIN_ENABLE . Read-write. Reset: 1. Check tag when send write chain. If there is no pool tag could be used, there will be no write chain for write request could be sent. 0 -- Disable tag check; 1 -- Enable tag check.
9	SDP_WR_CHAIN_DIS . Read-write. Reset: 0. Disable chaining SDP write, Msg/Msgd must be chained and it is not controlled by this register.
8:7	Reserved.
6	FORCE_RSP_REORDER_EN . Read-write. Reset: 0. Force-waive all response to be returned in the same order as request.
5:4	Reserved.
3:1	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC Value For Per Switch.
0	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC Override For Per Switch.

NBIO0NBIFSHUBMM0x00003B44...NBIO1NBIFSHUBMM1x00003B44 (SYSHUBMM::A2S_CNTL_SW1)

Read-write. Reset: 0404_0C0Ah.

A2S control for A2S convertor 1 for DMACK0B1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B44; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B44; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:24	WRR_WR_WEIGHT . Read-write. Reset: 04h. Weight assigned for AXI write request in WRR arbiter.
23:16	WRR_RD_WEIGHT . Read-write. Reset: 04h. Weight assigned for AXI read request in WRR arbiter.
15:13	Reserved.
12	SDP_DYNAMIC_VC_WR_CHAIN_DIS . Read-write. Reset: 0. Disable chaining SDP write for dynamic, Msg/Msgd must be chained and it is not controlled by this register.
11	WR_TAG_FOR_NONCHAIN_ENABLE . Read-write. Reset: 1. Check tag when send write non-chain. If there is no pool tag could be used, there will be no write non-chain for write request could be sent. 0 -- Disable tag check; 1 -- Enable tag check.
10	WR_TAG_FOR_CHAIN_ENABLE . Read-write. Reset: 1. Check tag when send write chain. If there is no pool tag could be used, there will be no write chain for write request could be sent. 0 -- Disable tag check; 1 -- Enable tag check.
9	SDP_WR_CHAIN_DIS . Read-write. Reset: 0. Disable chaining SDP write, Msg/Msgd must be chained and it is not controlled by this register.
8:7	Reserved.
6	FORCE_RSP_REORDER_EN . Read-write. Reset: 0. Force-waive all response to be returned in the same order as request.
5:4	Reserved.
3:1	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC Value For Per Switch.
0	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC Override For Per Switch.

NBIO[0...1]NBIFSHUBMM0x00003B48 (SYSHUBMM::A2S_CNTL_SW2)

Read-write. Reset: 0404_0C0Ah.

A2S control for A2S convertor 2 for DMACK0V3.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003B48; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRR_WR_WEIGHT . Read-write. Reset: 04h. Weight assigned for AXI write request in WRR arbiter.
23:16	WRR_RD_WEIGHT . Read-write. Reset: 04h. Weight assigned for AXI read request in WRR arbiter.
15:13	Reserved.
12	SDP_DYNAMIC_VC_WR_CHAIN_DIS . Read-write. Reset: 0. Disable chaining SDP write for dynamic, Msg/Msgd must be chained and it is not controlled by this register.
11	WR_TAG_FOR_NONCHAIN_ENABLE . Read-write. Reset: 1. Check tag when send write non-chain. If there is no pool tag could be used, there will be no write non-chain for write request could be sent. 0 -- Disable tag check; 1 -- Enable tag check.
10	WR_TAG_FOR_CHAIN_ENABLE . Read-write. Reset: 1. Check tag when send write chain. If there is no pool tag could be used, there will be no write chain for write request could be sent. 0 -- Disable tag check; 1 -- Enable tag check.
9	SDP_WR_CHAIN_DIS . Read-write. Reset: 0. Disable chaining SDP write, Msg/Msgd must be chained and it is not controlled by this register.
8:7	Reserved.
6	FORCE_RSP_REORDER_EN . Read-write. Reset: 0. Force-waive all response to be returned in the same order as request.
5:4	Reserved.
3:1	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC Value For Per Switch.
0	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC Override For Per Switch.

NBIO[0...1]NBIFSHUBMM0x00003B4C (SYSHUBMM::A2S_CNTL_SW3)

Read-write. Reset: 0404_0C0Ah.

A2S control for A2S convertor 3 for DMACK1B.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003B4C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRR_WR_WEIGHT . Read-write. Reset: 04h. Weight assigned for AXI write request in WRR arbiter.
23:16	WRR_RD_WEIGHT . Read-write. Reset: 04h. Weight assigned for AXI read request in WRR arbiter.
15:13	Reserved.
12	SDP_DYNAMIC_VC_WR_CHAIN_DIS . Read-write. Reset: 0. Disable chaining SDP write for dynamic, Msg/Msgd must be chained and it is not controlled by this register.
11	WR_TAG_FOR_NONCHAIN_ENABLE . Read-write. Reset: 1. Check tag when send write non-chain. If there is no pool tag could be used, there will be no write non-chain for write request could be sent. 0 -- Disable tag check; 1 -- Enable tag check.
10	WR_TAG_FOR_CHAIN_ENABLE . Read-write. Reset: 1. Check tag when send write chain. If there is no pool tag could be used, there will be no write chain for write request could be sent. 0 -- Disable tag check; 1 -- Enable tag check.
9	SDP_WR_CHAIN_DIS . Read-write. Reset: 0. Disable chaining SDP write, Msg/Msgd must be chained and it is not controlled by this register.
8:7	Reserved.
6	FORCE_RSP_REORDER_EN . Read-write. Reset: 0. Force-waive all response to be returned in the same order as request.
5:4	Reserved.
3:1	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC Value For Per Switch.
0	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC Override For Per Switch.

NBIO[0...1]NBIFSHUBMM0x00003B50 (SYSHUBMM::A2S_CNTL_SW4)

Read-write. Reset: 0404_0C0Ah.

A2S control for A2S convertor 4 for DMACK1V5.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003B50; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRR_WR_WEIGHT . Read-write. Reset: 04h. Weight assigned for AXI write request in WRR arbiter.
23:16	WRR_RD_WEIGHT . Read-write. Reset: 04h. Weight assigned for AXI read request in WRR arbiter.
15:13	Reserved.
12	SDP_DYNAMIC_VC_WR_CHAIN_DIS . Read-write. Reset: 0. Disable chaining SDP write for dynamic, Msg/Msgd must be chained and it is not controlled by this register.
11	WR_TAG_FOR_NONCHAIN_ENABLE . Read-write. Reset: 1. Check tag when send write non-chain. If there is no pool tag could be used, there will be no write non-chain for write request could be sent. 0 -- Disable tag check; 1 -- Enable tag check.
10	WR_TAG_FOR_CHAIN_ENABLE . Read-write. Reset: 1. Check tag when send write chain. If there is no pool tag could be used, there will be no write chain for write request could be sent. 0 -- Disable tag check; 1 -- Enable tag check.
9	SDP_WR_CHAIN_DIS . Read-write. Reset: 0. Disable chaining SDP write, Msg/Msgd must be chained and it is not controlled by this register.
8:7	Reserved.
6	FORCE_RSP_REORDER_EN . Read-write. Reset: 0. Force-waive all response to be returned in the same order as request.
5:4	Reserved.
3:1	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC Value For Per Switch.
0	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC Override For Per Switch.

NBIO[0...1]NBIFSHUBMM0x00003B54 (SYSHUBMM::A2S_CNTL_SW5)

Read-write. Reset: 0404_0C0Ah.

A2S control for A2S convertor 5 for DMACK1V7.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003B54; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRR_WR_WEIGHT . Read-write. Reset: 04h. Weight assigned for AXI write request in WRR arbiter.
23:16	WRR_RD_WEIGHT . Read-write. Reset: 04h. Weight assigned for AXI read request in WRR arbiter.
15:13	Reserved.
12	SDP_DYNAMIC_VC_WR_CHAIN_DIS . Read-write. Reset: 0. Disable chaining SDP write for dynamic, Msg/Msgd must be chained and it is not controlled by this register.
11	WR_TAG_FOR_NONCHAIN_ENABLE . Read-write. Reset: 1. Check tag when send write non-chain. If there is no pool tag could be used, there will be no write non-chain for write request could be sent. 0 -- Disable tag check; 1 -- Enable tag check.
10	WR_TAG_FOR_CHAIN_ENABLE . Read-write. Reset: 1. Check tag when send write chain. If there is no pool tag could be used, there will be no write chain for write request could be sent. 0 -- Disable tag check; 1 -- Enable tag check.
9	SDP_WR_CHAIN_DIS . Read-write. Reset: 0. Disable chaining SDP write, Msg/Msgd must be chained and it is not controlled by this register.
8:7	Reserved.
6	FORCE_RSP_REORDER_EN . Read-write. Reset: 0. Force-waive all response to be returned in the same order as request.
5:4	Reserved.
3:1	STATIC_VC_VALUE . Read-write. Reset: 5h. Static VC Value For Per Switch.
0	STATIC_VC_ENABLE . Read-write. Reset: 0. Enable Static VC Override For Per Switch.

**NBIO0NBIFSHUBMM0x00003B6C...NBIO1NBIFSHUBMM1x00003B6C
(SYSHUBMM::A2S_REQ_RSP_TAG_CNTL)**

Read-write. Reset: 0000_0000h.

A2S Read/Write Request and Response Control.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B6C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B6C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:20	Reserved.
19	WR_A2S_RSP_ARBMODE. Read-write. Reset: 0. Arbiter mode for A2S Write Tag Response Module. 0 -- Round-Robin; 1 -- Strict Priority.
18	WR_WRR_LRG_COUNTER_MODE. Read-write. Reset: 0. counter retain or clear after grant shift for arbiter in A2S Write Tag Control Module. 0 -- counter clear after grant shift; 1 -- counter retain after grant shift.
17	WR_WRR_LRG_SIZE_MODE. Read-write. Reset: 0. Arbitration mode for A2S Write Tag Control Module WRR LRG arbiter in A2S convertor. 0 -- arbitrate based on Request number; 1 -- arbitrate based on Requester size in unit of 64B.
16	WR_WRR_LRG_MODE. Read-write. Reset: 0. WRR or LRG mode for arbiter in A2S Write Tag Control Module. 0 -- WRR mode; 1 -- LRG mode.
15:4	Reserved.
3	RD_A2S_RSP_ARBMODE. Read-write. Reset: 0. Arbiter mode for A2S Read Tag Response Module.. 0 -- Round-Robin; 1 -- Strict Priority.
2	RD_WRR_LRG_COUNTER_MODE. Read-write. Reset: 0. counter retain or clear after grant shift for arbiter in A2S Read Tag Control Module. 0 -- counter clear after grant shift; 1 -- counter retain after grant shift.
1	RD_WRR_LRG_SIZE_MODE. Read-write. Reset: 0. Arbitration mode for A2S Read Tag Control Module WRR LRG arbiter in A2S convertor. 0 -- arbitrate based on Request number; 1 -- arbitrate based on Requester size in unit of 64B.
0	RD_WRR_LRG_MODE. Read-write. Reset: 0. WRR or LRG mode for arbiter in A2S Read Tag Control Module. 0 -- WRR mode; 1 -- LRG mode.

NBIO0NBIFSHUBMM0x00003B70...NBIO1NBIFSHUBMM1x00003B70 (SYSHUBMM::A2S_RW_ARB_CNTL)

Read-write. Reset: 0007_0808h.

A2S Read/Write Arbiter Control.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B70; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B70; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:19	Reserved.
18	A2S_LRG_COUNTER_MODE_RW. Read-write. Reset: 1. counter retain or clear after grant shift for arbiter in A2S Read/Write Arbiter Module. 0 -- counter clear after grant shift; 1 -- counter retain after grant shift.
17	A2S_LRG_SIZE_MODE_RW. Read-write. Reset: 1. Arbitration mode for A2S Read/Write Arbiter Module WRR LRG arbiter in A2S convertor. 0 -- arbitrate based on Request number; 1 -- arbitrate based on Requester size in unit of 64B.
16	A2S_LRG_MODE_RW. Read-write. Reset: 1. WRR or LRG mode for arbiter in A2S Read/Write Arbiter Module. 0 -- WRR mode; 1 -- LRG mode.
15:8	A2S_WRR_WEIGHT_WR. Read-write. Reset: 08h. Arbitration mode for A2S Read Tag Control Module WRR LRG arbiter in A2S convertor. 0 -- arbitrate based on Request number; 1 -- arbitrate based on Requester size in unit of 64B.
7:0	A2S_WRR_WEIGHT_RD. Read-write. Reset: 08h. Arbitration mode for A2S Read Tag Control Module WRR LRG arbiter in A2S convertor. 0 -- arbitrate based on Request number; 1 -- arbitrate based on Requester size in unit of 64B.

NBIO0NBIFSHUBMM0x00003B74...NBIO1NBIFSHUBMM1x00003B74 (SYSHUBMM::A2S_TAG_ALLOC_0)

Read-write. Reset: 000A_0404h.

A2S Tag allocation control register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B74; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B74; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:24	Reserved.
23:16	TAG_ALLOC_FOR_VC1_WR. Read-write. Reset: 0Ah. The number of tag reserved for VC1 write.
15:8	TAG_ALLOC_FOR_VC0_RD. Read-write. Reset: 04h. The number of tag reserved for VC0 read.
7:0	TAG_ALLOC_FOR_VC0_WR. Read-write. Reset: 04h. The number of tag reserved for VC0 write.

NBIO0NBIFSHUBMM0x00003B78...NBIO1NBIFSHUBMM1x00003B78 (SYSHUBMM::A2S_TAG_ALLOC_1)

Read-write. Reset: 0405_0005h.

A2S Tag allocation control register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B78; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B78; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:24	TAG_ALLOC_FOR_VC7_RD. Read-write. Reset: 04h. The number of tag reserved for VC7 read.
23:16	TAG_ALLOC_FOR_VC7_WR. Read-write. Reset: 05h. The number of tag reserved for VC7 write.
15:8	Reserved.
7:0	TAG_ALLOC_FOR_VC3_WR. Read-write. Reset: 05h. The number of tag reserved for VC3 write.

NBIO0NBIFSHUBMM0x00003B7C...NBIO1NBIFSHUBMM1x00003B7C (SYSHUBMM::A2S_TAG_ALLOC_2)

Read-write. Reset: 0405_0405h.

A2S Tag allocation control register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B7C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B7C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:24	TAG_ALLOC_FOR_VC6_RD. Read-write. Reset: 04h. The number of tag reserved for VC6 read.
23:16	TAG_ALLOC_FOR_VC6_WR. Read-write. Reset: 05h. The number of tag reserved for VC6 write.
15:8	TAG_ALLOC_FOR_VC5_RD. Read-write. Reset: 04h. The number of tag reserved for VC5 read.
7:0	TAG_ALLOC_FOR_VC5_WR. Read-write. Reset: 05h. The number of tag reserved for VC5 write.

NBIO0NBIFSHUBMM0x00003B80...NBIO1NBIFSHUBMM1x00003B80 (SYSHUBMM::A2S_TAG_ALLOC_3)

Read-write. Reset: 0404_0405h.

A2S Tag allocation control register 3.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B80; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B80; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:24	TAG_ALLOC_FOR_VC2_RD. Read-write. Reset: 04h. The number of tag reserved for VC2 read.
23:16	TAG_ALLOC_FOR_VC2_WR. Read-write. Reset: 04h. The number of tag reserved for VC2 write.
15:8	TAG_ALLOC_FOR_VC4_RD. Read-write. Reset: 04h. The number of tag reserved for VC4 read.
7:0	TAG_ALLOC_FOR_VC4_WR. Read-write. Reset: 05h. The number of tag reserved for VC4 write.

NBIO0NBIFSHUBMM0x00003B84...NBIO1NBIFSHUBMM1x00003B84 (SYSHUBMM::A2S_MISC_CNTL)

Read-write. Reset: 0C00_000Bh.

Misc control commonly used for all A2S convertor.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B84; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B84; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:28	Reserved.
27	WRR_LRG_COUNTER_MODE . Read-write. Reset: 1. counter retain or clear after grant shift for arbiter in A2S convertor. 0 -- counter clear after grant shift; 1 -- counter retain after grant shift.
26	WRR_LRG_MODE . Read-write. Reset: 1. WRR or LRG mode for arbiter in A2S convertor. 0 -- WRR mode; 1 -- LRG mode.
25:21	RD_TAG_SET_MIN . Read-write. Reset: 00h. The minimum number of tag set reserved for Read request.
20:16	WR_TAG_SET_MIN . Read-write. Reset: 00h. The minimum number of tag set reserved for Write request.
15:11	Reserved.
10	INSERT_RD_ON_2ND_WDAT_EN . Read-write. Reset: 0. Enable to insert read request on the 2nd data beat of previous write request.
9	RDRSP_STS_DATSTS_PRIORITY . Read-write. Reset: 0. 0 -- RdRspDataStatus has higher priority over RdRspStatus, 1 -- RdRspStatus has higher priority over RdRspDataStatus.
8	RDRSP_TAGFIFO_CONT_RD_DIS . Read-write. Reset: 0. Disable continuous read on tag-fifo for RdRsp.
7	WRRSP_TAGFIFO_CONT_RD_DIS . Read-write. Reset: 0. Disable continuous read on tag-fifo for WrRsp.
6	WRRSP_ACCUM_SEL . Read-write. Reset: 0. 0 -- DECERR has higher priority when accumulate WrRspStatus, 1 -- SLVERR has higher priority when accumulate WrRspStatus.
5	RSP_REORDER_DIS . Read-write. Reset: 0. Disable response re-ordering based on AxID.
4	FORCE_RSP_REORDER_EN . Read-write. Reset: 0. Force-waive all response to be returned in the same order as request.
3	WRR_LRG_SIZE_MODE . Read-write. Reset: 1. Arbitration mode for WRR LRG arbiter in A2S convertor. 0 -- arbitrate based on Request number; 1 -- arbitrate based on Requester size in unit of 64B.
2	RESERVE_2_CRED_FOR_NPWR_REQ_DIS . Read-write. Reset: 0. Disable reserving 2 credit for Non-Posted Write request.
1:0	BLKLVL_FOR_MSG . Read-write. Reset: 3h. SDP_ReqBlkLevel setting for Msg/MsgD.

NBIO0NBIFSHUBMM0x00003B88...NBIO1NBIFSHUBMM1x00003B88 (SYSHUBMM::NGDC_SDP_PORT_CTRL)

Read-write. Reset: 0000_003Fh.

NGDC SDP Port Control Register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B88; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B88; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:20	Reserved.
19:16	SDP_DISCON_HYSTERESIS_H . Read-write. Reset: 0h. SDP Disconnection hysteresis counter value.
15:8	Reserved.
7:0	SDP_DISCON_HYSTERESIS . Read-write. Reset: 3Fh. SDP Disconnection hysteresis counter value.

**NBIO0NBIFSHUBMM0x00003B8C...NBIO1NBIFSHUBMM1x00003B8C
(SYSHUBMM::SHUB_REGS_IF_CTL)**

Read-write. Reset: 0000_0000h.

disenable the err set of GDC/SHUB.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B8C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B8C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:2	Reserved.
1	SHUB_REGS_VF_PROTECTION_DIS. Read-write. Reset: 0. Disable register protection against VF access.
0	SHUB_REGS_DROP_NONPF_MMREGREQ_SETERR_DIS. Read-write. Reset: 0. disenable the err set of GDC/SHUB.

**NBIO0NBIFSHUBMM0x00003B90...NBIO1NBIFSHUBMM1x00003B90
(SYSHUBMM::WR_A2S_RSP_WRR_CNTL)**

Read-write. Reset: 8888_8888h.

Write A2S Response Wrr Control.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B90; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B90; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:28	WR_A2S_WRR_SIZE_QUEUE7. Read-write. Reset: 8h.
27:24	WR_A2S_WRR_SIZE_QUEUE6. Read-write. Reset: 8h.
23:20	WR_A2S_WRR_SIZE_QUEUE5. Read-write. Reset: 8h.
19:16	WR_A2S_WRR_SIZE_QUEUE4. Read-write. Reset: 8h.
15:12	WR_A2S_WRR_SIZE_QUEUE3. Read-write. Reset: 8h.
11:8	WR_A2S_WRR_SIZE_QUEUE2. Read-write. Reset: 8h.
7:4	WR_A2S_WRR_SIZE_QUEUE1. Read-write. Reset: 8h.
3:0	WR_A2S_WRR_SIZE_QUEUE0. Read-write. Reset: 8h.

**NBIO0NBIFSHUBMM0x00003B94...NBIO1NBIFSHUBMM1x00003B94
(SYSHUBMM::RD_A2S_RSP_WRR_CNTL)**

Read-write. Reset: 8888_8888h.

Read A2S Response Wrr Control.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B94; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B94; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:28	RD_A2S_WRR_SIZE_QUEUE7. Read-write. Reset: 8h.
27:24	RD_A2S_WRR_SIZE_QUEUE6. Read-write. Reset: 8h.
23:20	RD_A2S_WRR_SIZE_QUEUE5. Read-write. Reset: 8h.
19:16	RD_A2S_WRR_SIZE_QUEUE4. Read-write. Reset: 8h.
15:12	RD_A2S_WRR_SIZE_QUEUE3. Read-write. Reset: 8h.
11:8	RD_A2S_WRR_SIZE_QUEUE2. Read-write. Reset: 8h.
7:4	RD_A2S_WRR_SIZE_QUEUE1. Read-write. Reset: 8h.
3:0	RD_A2S_WRR_SIZE_QUEUE0. Read-write. Reset: 8h.

NBIO0NBIFSHUBMM0x00003B98...NBIO1NBIFSHUBMM1x00003B98 (SYSHUBMM::GDC_HW_DEBUG)

Read-write. Reset: FF00_FF00h.

hardware debug register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B98; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B98; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31	GDC_HW_31_DEBUG. Read-write. Reset: 1. bit31
30	GDC_HW_30_DEBUG. Read-write. Reset: 1. bit30.
29	GDC_HW_29_DEBUG. Read-write. Reset: 1. bit29.
28	GDC_HW_28_DEBUG. Read-write. Reset: 1. bit28.
27	GDC_HW_27_DEBUG. Read-write. Reset: 1. bit27.
26	GDC_HW_26_DEBUG. Read-write. Reset: 1. bit26.
25	GDC_HW_25_DEBUG. Read-write. Reset: 1. bit25.
24	GDC_HW_24_DEBUG. Read-write. Reset: 1. bit24.
23	GDC_HW_23_DEBUG. Read-write. Reset: 0. bit23.
22	GDC_HW_22_DEBUG. Read-write. Reset: 0. bit22.
21	GDC_HW_21_DEBUG. Read-write. Reset: 0. bit21
20	GDC_HW_20_DEBUG. Read-write. Reset: 0. bit20
19	GDC_HW_19_DEBUG. Read-write. Reset: 0. bit19.
18	GDC_HW_18_DEBUG. Read-write. Reset: 0. bit18.
17	GDC_HW_17_DEBUG. Read-write. Reset: 0. bit17.
16	GDC_HW_16_DEBUG. Read-write. Reset: 0. bit16.
15	GDC_HW_15_DEBUG. Read-write. Reset: 1. bit15
14	GDC_HW_14_DEBUG. Read-write. Reset: 1. bit14.
13	GDC_HW_13_DEBUG. Read-write. Reset: 1. bit13.
12	GDC_HW_12_DEBUG. Read-write. Reset: 1. bit12.
11	GDC_HW_11_DEBUG. Read-write. Reset: 1. bit11.
10	GDC_HW_10_DEBUG. Read-write. Reset: 1. bit10.
9	GDC_HW_09_DEBUG. Read-write. Reset: 1. bit9.
8	GDC_HW_08_DEBUG. Read-write. Reset: 1. bit8.
7	GDC_HW_07_DEBUG. Read-write. Reset: 0. bit7.
6	GDC_HW_06_DEBUG. Read-write. Reset: 0. bit6.
5	GDC_HW_05_DEBUG. Read-write. Reset: 0. bit5
4	GDC_HW_04_DEBUG. Read-write. Reset: 0. bit4
3	GDC_HW_03_DEBUG. Read-write. Reset: 0. bit3.
2	GDC_HW_02_DEBUG. Read-write. Reset: 0. bit2.
1	GDC_HW_01_DEBUG. Read-write. Reset: 0. bit1.
0	GDC_HW_00_DEBUG. Read-write. Reset: 0. bit0.

**NBIO0NBIFSHUBMM0x00003B9C...NBIO1NBIFSHUBMM1x00003B9C
(SYSHUBMM::A2S_QUEUE_FIFO_ARB_CNTL)**

Read-write. Reset: 0003_0101h.

A2S Read/Write Queue Fifo Arbiter Control.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003B9C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003B9C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:18	Reserved.
17	RD_QUEUE_FIFO_POP_ARB_MODE. Read-write. Reset: 1. 0=Round-Robin mode. 1=Strict priority mode. Arbitration mode for A2S Read Queue Fifo.
16	WR_QUEUE_FIFO_POP_ARB_MODE. Read-write. Reset: 1. 0=Round-Robin mode. 1=Strict priority mode. Arbitration mode for A2S Write Queue Fifo.
15:8	RD_QUEUE_FIFO_POP_ARB_PRIORITY. Read-write. Reset: 01h. Read Queue Fifo Pop Arbiter Priority.
7:0	WR_QUEUE_FIFO_POP_ARB_PRIORITY. Read-write. Reset: 01h. Write Queue Fifo Pop Arbiter Priority.

**NBIO0NBIFSHUBMM0x00003BA8...NBIO1NBIFSHUBMM1x00003BA8
(SYSHUBMM::NGDC_MGCG_CTRL)**

NGDC_MGCG CONTROL REGISTER.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003BA8; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003BA8; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:17	Reserved.
16	NGDC_MGCG_DMA_USB_EARLY_WAKEUP_EN. 1: Enable DMA clock branch of GDC clock to be waken-up by USB02NBIF_PM_Exit_Req and USB12NBIF_PM_Exit_Req(2 USB functions)/ USB2NBIF_PM_Exit_Req (only 1 USB function); 0: disable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
15:14	Reserved.
13	NGDC_MGCG_AER_DIS. Read-write. Reset: 0. MGCG disable for AER clock branch of GDC CLOCK.
12	NGDC_MGCG_REG_DIS. Read-write. Reset: 0. MGCG disable for REG clock branch of GDC CLOCK.
11	NGDC_MGCG_DMA_DIS. Read-write. Reset: 0. MGCG disable for DMA clock branch of GDC CLOCK.
10	NGDC_MGCG_HST_DIS. Read-write. Reset: 0. MGCG disable for HST clock branch of GDC CLOCK.
9:2	NGDC_MGCG_HYSTERESIS. Read-write. Reset: 40h. NGDC MGCG HYSTERESIS counter.
1	NGDC_MGCG_MODE. Read-write. Reset: 0. NGDC MGCG working mode.
0	NGDC_MGCG_EN. Read-write. Reset: 0. Init: 1. MGCG Enable for GDC CLOCK.

**NBIO0NBIFSHUBMM0x00003BAC...NBIO1NBIFSHUBMM1x00003BAC
(SYSHUBMM::NGDC_RESERVED_0)**

Read-write. Reset: 0000_0000h.

NGDC reserved register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003BAC; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003BAC; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:0	Reserved.

**NBIO0NBIFSHUBMM0x00003BB0...NBIO1NBIFSHUBMM1x00003BB0
(SYSHUBMM::NGDC_RESERVED_1)**

Read-write. Reset: 0000_0000h.

NGDC reserved register 1.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003BB0; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003BB0; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

**NBIO0NBIFSHUBMM0x00003BF4...NBIO1NBIFSHUBMM1x00003BF4
(SYSHUBMM::ATDMA_MISC_CNTL)**

Read-write. Reset: 0404_0405h.

Misc control register for ATDMA interface module.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003BF4; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003BF4; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
------	-------------

31:24	WRR_VC1_WEIGHT. Read-write. Reset: 04h. Weight assigned for VC1 request in WRR arbiter in ATDMA interface module.
-------	--

23:16	WRR_VC0_WEIGHT. Read-write. Reset: 04h. Weight assigned for VC0 request in WRR arbiter in ATDMA interface module.
-------	--

15:8	WRR_VC6_WEIGHT. Read-write. Reset: 04h. Weight assigned for VC6 request in WRR arbiter in ATDMA interface module.
------	--

7:4	Reserved.
-----	-----------

3:2	RDRSP_ARB_MODE. Read-write. Reset: 1h. 00: round robin; 01: VC0 > VC6 ;Other: VC6 > VC0;
-----	---

1	INSERT_RD_ON_2ND_WDAT_EN. Read-write. Reset: 0. Enable to insert read request on the 2nd data beat of previous write request.
---	--

0	WRR_ARB_MODE. Read-write. Reset: 1. Arbitration mode for WRR arbiter in ATDMA interface module. 0 -- arbitrate based on Request number; 1 -- arbitrate based on Requester size in unit of 64B.
---	---

**NBIO0NBIFSHUBMM0x00003BF8...NBIO1NBIFSHUBMM1x00003BF8
(SYSHUBMM::BIF_DOORBELL_FENCE_CNTL)**

Reset: 0000_0000h.

BIF Doorbell Fence control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003BF8; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003BF8; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

NBIO0NBIFSHUBMM0x00003BFC...NBIO1NBIFSHUBMM1x00003BFC (SYSHUBMM::S2A_MISC_CNTL)

Read-write. Reset: 0000_0000h.

Misc control register for S2A convertor.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003BFC; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003BFC; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
------	-------------

31:1	Reserved.
------	-----------

0	DOORBELL_64BIT_SUPPORT_MPDMA_DB_DIS. Read-write. Reset: 0. Disable the support for doorbell 64bit programming for MPDMADB doorbell, all doorbell to MPDMADB will be split to 32bit.
---	--

**NBIO0NBIFSHUBMM0x00003C00...NBIO1NBIFSHUBMM1x00003C00
(SYSHUBMM::GDC_SDP2AXI_ARB_CNTL)**

Read-write. Reset: 0001_0000h.

.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003C00; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003C00; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:25	FIXPRIOR_RDRSP . Read-write. Reset: 00h. Fix Priority For Read Response.
24:18	FIXPRIOR_WRRSP . Read-write. Reset: 00h. Fix Priority For Write Response.
17:16	FIXPRIOR_PNP . Read-write. Reset: 1h. Fix Priority For P-NP Fifo.
15:3	Reserved.
2	ARBMODE_RDRSP . Read-write. Reset: 0. Arbitration Mode For Read Response. 1: Fix priority; 0: Round-Robin.
1	ARBMODE_WRRSP . Read-write. Reset: 0. Arbitration Mode For Write Response. 1: Fix priority; 0: Round-Robin.
0	ARBMODE_PNP . Read-write. Reset: 0. Arbitration Mode For P-NP Fifo. 1: Fix priority; 0: Round-Robin.

**NBIO0NBIFSHUBMM0x00003C04...NBIO1NBIFSHUBMM1x00003C04
(SYSHUBMM::NGDC_EARLY_WAKEUP_CTRL)**

Read-write. Reset: 0000_0000h.

systemhub clk DPM control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003C04; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003C04; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:3	Reserved.
2	NGDC_EARLY_WAKEUP_ALLOW_AER_ACTIVE . Read-write. Reset: 0. 1: allow gdc_aer_active to trigger early wake up; 0: not allow gdc_aer_active .
1	NGDC_EARLY_WAKEUP_BY_CLIENT_DS_EXIT . Read-write. Reset: 0. 1: early wakeup SDP port to upstream component by client deep-sleep de-assert.
0	NGDC_EARLY_WAKEUP_BY_CLIENT_ACTIVE . Read-write. Reset: 0. 1: early wakeup SDP port to upstream component by client active.

**NBIO0NBIFSHUBMM0x00003C14...NBIO1NBIFSHUBMM1x00003C14
(SYSHUBMM::NGDC_MCA_SMN_CTRL0)**

Read-write. Reset: 0000_0000h.

SYSHUB [MCA SMN](#) control register 0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003C14; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003C14; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:1	Reserved.
0	MCA_SMN_POSTED . Read-write. Reset: 0. Bufferable/posted

**NBIO0NBIFSHUBMM0x00003C60...NBIO1NBIFSHUBMM1x00003C60
(SYSHUBMM::NGDC_PG_MISC_CTRL)**

Read-write. Reset: 1400_6000h.

ngdc pg misc control registers.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003C60; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003C60; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31	NGDC_CFG_PG_EXIT_OVERRIDE. Read-write. Reset: 0. Only for debug use.1, gdc is forced to exit from PG mode; if this bit is set,it will avoid entering pg-mode.
30	Reserved.
29:24	NGDC_CFG_REFCLK_CYCLE_FOR_200NS. Read-write. Reset: 14h. proper setting for 200ns time stamp based on refclk.
23:17	Reserved.
16	NGDC_PG_CLK_PERM2. Read-write. Reset: 0. 1: when gdc/shub is already in PG(iso-enable asserts), force-disable MGCG --make gdc/shub's (only when gdc_pg is both) all clk branches always-running.
15	Reserved.
14	NGDC_PG_DS_ALLOW_DIS. Read-write. Reset: 1. 1: SHUB_CLK#_DS_ALLOW would have no effect for PG; 0: DS_ALLOW affect PG. .
13	NGDC_PG_CLK_PERM1. Read-write. Reset: 1. 1: when gdc/shub is on the way to enter PG, force-disable MGCG --make gdc/shub's (only when gdc_pg is both) all clk branches always-running.
12:11	Reserved.
10	NGDC_PG_ENDP_D3_ONLY. Read-write. Reset: 0. 1: PG is only permitted when all endpoint's Dstate are D3.
9:0	Reserved.

**NBIO0NBIFSHUBMM0x00003C64...NBIO1NBIFSHUBMM1x00003C64
(SYSHUBMM::NGDC_PGMST_CTRL)**

Read-write. Reset: 0000_0000h.

ngdc pgmst regiser interface set error control registers.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003C64; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003C64; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:16	Reserved.
15:14	NGDC_CFG_FW_PG_EXIT_EN. Read-write. Reset: 0h. 2'bx1: enable sending the pwrmgr_int for FW interlock feature, 2'b1x: Enable wakeup tile from power gated state using the pwrmtg_int_clear signal .
13:10	NGDC_CFG_IDLENESS_COUNT_EN. Read-write. Reset: 0h. 0: idleness_counter is disabled, PGMST uses only hysteresis timeout value to enter power gating.
9	Reserved.
8	NGDC_CFG_PG_EN. Read-write. Reset: 0. enable ngdc's power gating.
7:0	NGDC_CFG_PG_HYSTERESIS. Read-write. Reset: 00h. control number of consecutive periods when all PG IPs assert.

**NBIO0NBIFSHUBMM0x00003C68...NBIO1NBIFSHUBMM1x00003C68
(SYSHUBMM::NGDC_PGSLV_CTRL)**

Read-write. Reset: 0000_1084h.

ngdc pgslv regiser interface set error control registers.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00003C68; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00003C68; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:15	Reserved.
14:10	NGDC_CFG_GDCCLK_IDLE_HYSTERESIS . Read-write. Reset: 04h. controls the number of consecutive clocks when IP is idle before asserting PGMST_PGSLV_pwrGate_ready.
9:5	NGDC_CFG_SHUBCLK_1_IDLE_HYSTERESIS . Read-write. Reset: 04h. controls the number of consecutive clocks when IP is idle before asserting PGMST_PGSLV_pwrGate_ready, for SHUBCLK1.
4:0	NGDC_CFG_SHUBCLK_0_IDLE_HYSTERESIS . Read-write. Reset: 04h. controls the number of consecutive clocks when IP is idle before asserting PGMST_PGSLV_pwrGate_ready, for SHUBCLK0.

NBIO[0...1]NBIFSHUBMM0x00003C6C (SYSHUBMM::SHUBCLK_DPM_CTRL)

Read-write. Reset: 0000_0000h.

systemhub clk DPM control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003C6C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:19	Reserved.
18	SHUBCLK_DPM_CLEAR . Read-write. Reset: 0. Write 1 to clear the counter of DPM
17:10	SHUBCLK_DPM_DMARD_QUANT . Read-write. Reset: 00h. The threshold of systemhub clk DMA read channel.
9:2	SHUBCLK_DPM_DMAWR_QUANT . Read-write. Reset: 00h. The threshold of systemhub clk DMA write channel.
1	SHUBCLK_DPM_ENABLE . Read-write. Reset: 0. Enable the counter in DPM. 0= disable counter. 1= enable counter.
0	SHUBCLK_DPM_MODE . Read-write. Reset: 0. Controls the mode of systemhub clk DPM. 0= busy signal is valid when any DMA switch is busy. 1= busy signal is valid when DMA switch cnt is high than threshold.

NBIO[0...1]NBIFSHUBMM0x00003C70 (SYSHUBMM::SHUBCLK_DPM_WR_WEIGHT)

Read-write. Reset: 0010_8421h.

systemhub clk DPM write weight.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003C70; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:25	Reserved.
24:20	SHUBCLK_DPM_WR_WEIGHT_64B . Read-write. Reset: 01h. The weight of 64B data width DMA switch in SHUBCLK DPM write channel.
19:15	SHUBCLK_DPM_WR_WEIGHT_32B . Read-write. Reset: 01h. The weight of 32B data width DMA switch in SHUBCLK DPM write channel.
14:10	SHUBCLK_DPM_WR_WEIGHT_16B . Read-write. Reset: 01h. The weight of 16B data width DMA switch in SHUBCLK DPM write channel.
9:5	SHUBCLK_DPM_WR_WEIGHT_8B . Read-write. Reset: 01h. The weight of 8B data width DMA switch in SHUBCLK DPM write channel.
4:0	SHUBCLK_DPM_WR_WEIGHT_4B . Read-write. Reset: 01h. The weight of 4B data width DMA switch in SHUBCLK DPM write channel.

NBIO[0...1]NBIFSHUBMM0x00003C74 (SYSHUBMM::SHUBCLK_DPM_RD_WEIGHT)

Read-write. Reset: 0010_8421h.

systemhub clk DPM read weight.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003C74; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:25	Reserved.
24:20	SHUBCLK_DPM_RD_WEIGHT_64B. Read-write. Reset: 01h. The weight of 64B data width DMA switch in SHUBCLK DPM read channel.
19:15	SHUBCLK_DPM_RD_WEIGHT_32B. Read-write. Reset: 01h. The weight of 32B data width DMA switch in SHUBCLK DPM read channel.
14:10	SHUBCLK_DPM_RD_WEIGHT_16B. Read-write. Reset: 01h. The weight of 16B data width DMA switch in SHUBCLK DPM read channel.
9:5	SHUBCLK_DPM_RD_WEIGHT_8B. Read-write. Reset: 01h. The weight of 8B data width DMA switch in SHUBCLK DPM read channel.
4:0	SHUBCLK_DPM_RD_WEIGHT_4B. Read-write. Reset: 01h. The weight of 4B data width DMA switch in SHUBCLK DPM read channel.

NBIO[0...1]NBIFSHUBMM0x00003C78 (SYSHUBMM::SHUBCLK_DPM_WR_CNT)

Read-only. Reset: 0000_0000h.

systemhub clk DPM write counter.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003C78; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:0	SHUBCLK_DPM_WR_COUNTER. Read-only. Reset: 0000_0000h. systemhub clk DPM write counter.

NBIO[0...1]NBIFSHUBMM0x00003C7C (SYSHUBMM::SHUBCLK_DPM_RD_CNT)

Read-only. Reset: 0000_0000h.

systemhub clk DPM read counter.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00003C7C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:0	SHUBCLK_DPM_RD_COUNTER. Read-only. Reset: 0000_0000h. systemhub clk DPM read counter.

NBIO0NBIFSHUBMM0x0000C000...NBIO1NBIFSHUBMM1x0000C000
(SYSHUBMM::GDCL_SEC_RAS_POISON_DEBUG_CTRL)

GDCL Error inject Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000C000; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000C000; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:7	Reserved.
6	GDCL_SEC_RAS_LEAF6_CTRL_POISON_DEBUG_EN. RAS Leaf6 control for pollute data to poison. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	GDCL_SEC_RAS_LEAF5_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf5 control for pollute data to poison.
4	GDCL_SEC_RAS_LEAF4_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf4 control for pollute data to poison.
3	GDCL_SEC_RAS_LEAF3_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf3 control for pollute data to poison.
2	GDCL_SEC_RAS_LEAF2_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to poison.
1	GDCL_SEC_RAS_LEAF1_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to poison.
0	GDCL_SEC_RAS_LEAF0_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to poison.

NBIO0NBIFSHUBMM0x0000C004...NBIO1NBIFSHUBMM1x0000C004
(SYSHUBMM::GDCL_SEC_RAS_PARITY_DEBUG_CTRL)

GDCL Error inject Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000C004; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000C004; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:7	Reserved.
6	GDCL_SEC_RAS_LEAF6_CTRL_PARITY_DEBUG_EN. RAS Leaf6 control for pollute data to parity. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	GDCL_SEC_RAS_LEAF5_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf5 control for pollute data to parity.
4	GDCL_SEC_RAS_LEAF4_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf4 control for pollute data to parity.
3	GDCL_SEC_RAS_LEAF3_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf3 control for pollute data to parity.
2	GDCL_SEC_RAS_LEAF2_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to parity.
1	GDCL_SEC_RAS_LEAF1_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to parity.
0	GDCL_SEC_RAS_LEAF0_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to parity.

**NBIO0NBIFSHUBMM0x0000C008...NBIO1NBIFSHUBMM1x0000C008
(SYSHUBMM::GDCL_SEC_RAS_RCVERREVENT_DEBUG_CTRL)**

GDCL Error inject Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000C008; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000C008; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:7	Reserved.
6	GDCL_SEC_RAS_LEAF6_CTRL_RCVERREVENT_DEBUG_EN. RAS Leaf6 control for pollute data to ErrEvent received. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	GDCL_SEC_RAS_LEAF5_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf5 control for pollute data to ErrEvent received.
4	GDCL_SEC_RAS_LEAF4_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf4 control for pollute data to ErrEvent received.
3	GDCL_SEC_RAS_LEAF3_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf3 control for pollute data to ErrEvent received.
2	GDCL_SEC_RAS_LEAF2_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to ErrEvent received.
1	GDCL_SEC_RAS_LEAF1_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to ErrEvent received.
0	GDCL_SEC_RAS_LEAF0_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to ErrEvent received.

**NBIO0NBIFSHUBMM0x0000C00C...NBIO1NBIFSHUBMM1x0000C00C
(SYSHUBMM::GDCL_SEC_RAS_TIMEOUT_DEBUG_CTRL)**

GDCL Error inject Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000C00C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000C00C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:7	Reserved.
6	GDCL_SEC_RAS_LEAF6_CTRL_TIMEOUT_DEBUG_EN. RAS Leaf6 control for pollute data to timeout error. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
5	GDCL_SEC_RAS_LEAF5_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf5 control for pollute data to timeout error.
4	GDCL_SEC_RAS_LEAF4_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf4 control for pollute data to timeout error.
3	GDCL_SEC_RAS_LEAF3_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf3 control for pollute data to timeout error.
2	GDCL_SEC_RAS_LEAF2_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to timeout error.
1	GDCL_SEC_RAS_LEAF1_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to timeout error.
0	GDCL_SEC_RAS_LEAF0_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to timeout error.

**NBIO0NBIFSHUBMM0x0000C400...NBIO1NBIFSHUBMM1x0000C400
(SYSHUBMM::GDCSOC_SEC_RAS_POISON_DEBUG_CTRL)**

GDCSOC Error inject Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000C400; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000C400; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:4	Reserved.
3	GDCSOC_SEC_RAS_LEAF3_CTRL_POISON_DEBUG_EN. RAS Leaf3 control for pollute data to poison. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
2	GDCSOC_SEC_RAS_LEAF2_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to poison.
1	GDCSOC_SEC_RAS_LEAF1_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to poison.
0	GDCSOC_SEC_RAS_LEAF0_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to poison.

**NBIO0NBIFSHUBMM0x0000C404...NBIO1NBIFSHUBMM1x0000C404
(SYSHUBMM::GDCSOC_SEC_RAS_PARITY_DEBUG_CTRL)**

GDCSOC Error inject Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000C404; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000C404; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:4	Reserved.
3	GDCSOC_SEC_RAS_LEAF3_CTRL_PARITY_DEBUG_EN. RAS Leaf3 control for pollute data to parity. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
2	GDCSOC_SEC_RAS_LEAF2_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to parity.
1	GDCSOC_SEC_RAS_LEAF1_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to parity.
0	GDCSOC_SEC_RAS_LEAF0_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to parity.

**NBIO0NBIFSHUBMM0x0000C408...NBIO1NBIFSHUBMM1x0000C408
(SYSHUBMM::GDCSOC_SEC_RAS_RCVERREVENT_DEBUG_CTRL)**

GDCSOC Error inject Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000C408; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000C408; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:4	Reserved.
3	GDCSOC_SEC_RAS_LEAF3_CTRL_RCVERREVENT_DEBUG_EN. RAS Leaf3 control for pollute data to ErrEvent received. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
2	GDCSOC_SEC_RAS_LEAF2_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to ErrEvent received.
1	GDCSOC_SEC_RAS_LEAF1_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to ErrEvent received.
0	GDCSOC_SEC_RAS_LEAF0_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to ErrEvent received.

**NBIO0NBIFSHUBMM0x0000C40C...NBIO1NBIFSHUBMM1x0000C40C
(SYSHUBMM::GDCSOC_SEC_RAS_TIMEOUT_DEBUG_CTRL)**

GDCSOC Error inject Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000C40C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000C40C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:4	Reserved.
3	GDCSOC_SEC_RAS_LEAF3_CTRL_TIMEOUT_DEBUG_EN. RAS Leaf3 control for pollute data to timeout error. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
2	GDCSOC_SEC_RAS_LEAF2_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to timeout error.
1	GDCSOC_SEC_RAS_LEAF1_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to timeout error.
0	GDCSOC_SEC_RAS_LEAF0_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to timeout error.

NBIO[0...1]NBIFSHUBMM0x0000C800 (SYSHUBMM::GDCSHUB_SEC_RAS_POISON_DEBUG_CTRL)

Read-write. Reset: 0000_0000h.

GDCSHUB Error inject Control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0000C800; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:3	Reserved.
2	GDCSHUB_SEC_RAS_LEAF2_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to poison.
1	GDCSHUB_SEC_RAS_LEAF1_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to poison.
0	GDCSHUB_SEC_RAS_LEAF0_CTRL_POISON_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to poison.

NBIO[0...1]NBIFSHUBMM0x0000C804 (SYSHUBMM::GDCSHUB_SEC_RAS_PARITY_DEBUG_CTRL)

Read-write. Reset: 0000_0000h.

GDCSHUB Error inject Control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0000C804; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:3	Reserved.
2	GDCSHUB_SEC_RAS_LEAF2_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to parity.
1	GDCSHUB_SEC_RAS_LEAF1_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to parity.
0	GDCSHUB_SEC_RAS_LEAF0_CTRL_PARITY_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to parity.

**NBIO[0...1]NBIFSHUBMM0x0000C808
(SYSHUBMM::GDCSHUB_SEC_RAS_RCVERREVENT_DEBUG_CTRL)**

Read-write. Reset: 0000_0000h.

GDCSHUB Error inject Control register.

_inst[NBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0000C808; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:3	Reserved.
2	GDCSHUB_SEC_RAS_LEAF2_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to ErrEvent received.
1	GDCSHUB_SEC_RAS_LEAF1_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to ErrEvent received.
0	GDCSHUB_SEC_RAS_LEAF0_CTRL_RCVERREVENT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to ErrEvent received.

NBIO[0...1]NBIFSHUBMM0x0000C80C (SYSHUBMM::GDCSHUB_SEC_RAS_TIMEOUT_DEBUG_CTRL)

Read-write. Reset: 0000_0000h.

GDCSHUB Error inject Control register.

_inst[NBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0000C80C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:3	Reserved.
2	GDCSHUB_SEC_RAS_LEAF2_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf2 control for pollute data to timeout error.
1	GDCSHUB_SEC_RAS_LEAF1_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf1 control for pollute data to timeout error.
0	GDCSHUB_SEC_RAS_LEAF0_CTRL_TIMEOUT_DEBUG_EN. Read-write. Reset: 0. RAS Leaf0 control for pollute data to timeout error.

**NBIO0NBIFSHUBMM0x0000E000...NBIO1NBIFSHUBMM1x0000E000
(SYSHUBMM::GDC_MISC_SECURITY_TEST)**

Read-write. Reset: 0000_0000h.

_inst[NBIF[1:0]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000E000; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000E000; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:0	GDC_MISC_SECURITY_TEST. Read-write. Reset: 0000_0000h. gdc misc security register test.

**NBIO0NBIFSHUBMM0x0000F000...NBIO1NBIFSHUBMM1x0000F000
(SYSHUBMM::SHUB_PERF_COMMON_COUNTER)**

Read-write. Reset: 0000_0002h.

SHUB perf common counter.

_inst[NBIF[1:0]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F000; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F000; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:3	Reserved.
2:1	SHUB_COM_COUNT_VALUE. Read-write. Reset: 1h. Determine the count pulse period.
0	SHUB_COM_COUNT_ENBALE. Read-write. Reset: 0. Enable the common counter start count.

**NBIO0NBIFSHUBMM0x0000F004...NBIO1NBIFSHUBMM1x0000F004
(SYSHUBMM::SHUB_A2S_PERF_CNT_FSM)**

Reset: 0000_0011h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F004; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F004; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:11	Reserved.
10	A2S_PERF_CNT_DONE . Read-only. Reset: 0. Indicate the count done
9	A2S_PRE_FLD_GLOBAL_SHADOW_WR . Read-write. Reset: 0. Write 1'b1 one cycle pulse. Trigger according misc counter
8	A2S_GLOBAL_PERF_RESET_TGL_DELAY_EN . Read-write. Reset: 0.
7:4	A2S_GLOBAL_PERF_RESET_TGL_DELAY_COUNT . Read-write. Reset: 1h. Determine the state machine delay state time.
3:0	A2S_GLOBAL_SHADOW_TGL_DELAY_COUNT . Read-write. Reset: 1h. Determin the count last time.

**NBIO0NBIFSHUBMM0x0000F008...NBIO1NBIFSHUBMM1x0000F008
(SYSHUBMM::SHUB_A2S_PERF_COUNTER)**

Read-write. Reset: 0000_0000h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F008; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F008; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:25	A2S_PERF_CNT_3_SEL . Read-write. Reset: 00h. Event select for according counter.
24:18	A2S_PERF_CNT_2_SEL . Read-write. Reset: 00h. Event select for according counter.
17:11	A2S_PERF_CNT_1_SEL . Read-write. Reset: 00h. Event select for according counter.
10:4	A2S_PERF_CNT_0_SEL . Read-write. Reset: 00h. Event select for according counter.
3	A2S_PERF_CNT_3_EN . Read-write. Reset: 0. Enable according counter.
2	A2S_PERF_CNT_2_EN . Read-write. Reset: 0. Enable according counter.
1	A2S_PERF_CNT_1_EN . Read-write. Reset: 0. Enable according counter.
0	A2S_PERF_CNT_0_EN . Read-write. Reset: 0. Enable according counter.

**NBIO0NBIFSHUBMM0x0000F00C...NBIO1NBIFSHUBMM1x0000F00C
(SYSHUBMM::SHUB_A2S_PERF_CNT_0_VALUE_L32BIT)**

Read-only. Reset: 0000_0000h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F00C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F00C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:0	A2S_PERF_CNT_0_VALUE_L32BIT . Read-only. Reset: 0000_0000h. The final count value for according counter. Low 32bit of the SHUB_A2S_PERF_CNT_0_VALUE[47:0].

**NBIO0NBIFSHUBMM0x0000F010...NBIO1NBIFSHUBMM1x0000F010
(SYSHUBMM::SHUB_A2S_PERF_CNT_0_VALUE_H16BIT)**

Read-only. Reset: 0000h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F010; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F010; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
15:0	A2S_PERF_CNT_0_VALUE_H16BIT . Read-only. Reset: 0000h. The final count value for according counter. High 16bit of the SHUB_A2S_PERF_CNT_0_VALUE[47:0].

**NBIO0NBIFSHUBMM0x0000F014...NBIO1NBIFSHUBMM1x0000F014
(SYSHUBMM::SHUB_A2S_PERF_CNT_1_VALUE_L32BIT)**

Read-only. Reset: 0000_0000h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F014; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F014; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:0	A2S_PERF_CNT_1_VALUE_L32BIT . Read-only. Reset: 0000_0000h. The final count value for according counter. Low 32bit of the SHUB_A2S_PERF_CNT_1_VALUE[47:0].

**NBIO0NBIFSHUBMM0x0000F018...NBIO1NBIFSHUBMM1x0000F018
(SYSHUBMM::SHUB_A2S_PERF_CNT_1_VALUE_H16BIT)**

Read-only. Reset: 0000h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F018; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F018; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
15:0	A2S_PERF_CNT_1_VALUE_H16BIT . Read-only. Reset: 0000h. The final count value for according counter. High 16bit of the SHUB_A2S_PERF_CNT_1_VALUE[47:0].

**NBIO0NBIFSHUBMM0x0000F01C...NBIO1NBIFSHUBMM1x0000F01C
(SYSHUBMM::SHUB_A2S_PERF_CNT_2_VALUE_L32BIT)**

Read-only. Reset: 0000_0000h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F01C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F01C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:0	A2S_PERF_CNT_2_VALUE_L32BIT . Read-only. Reset: 0000_0000h. The final count value for according counter. Low 32bit of the SHUB_A2S_PERF_CNT_2_VALUE[47:0].

**NBIO0NBIFSHUBMM0x0000F020...NBIO1NBIFSHUBMM1x0000F020
(SYSHUBMM::SHUB_A2S_PERF_CNT_2_VALUE_H16BIT)**

Read-only. Reset: 0000h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F020; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F020; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
15:0	A2S_PERF_CNT_2_VALUE_H16BIT . Read-only. Reset: 0000h. The final count value for according counter. High 16bit of the SHUB_A2S_PERF_CNT_2_VALUE[47:0].

**NBIO0NBIFSHUBMM0x0000F024...NBIO1NBIFSHUBMM1x0000F024
(SYSHUBMM::SHUB_A2S_PERF_CNT_3_VALUE_L32BIT)**

Read-only. Reset: 0000_0000h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F024; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F024; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:0	A2S_PERF_CNT_3_VALUE_L32BIT . Read-only. Reset: 0000_0000h. The final count value for according counter. Low 32bit of the SHUB_A2S_PERF_CNT_3_VALUE[47:0].

**NBIO0NBIFSHUBMM0x0000F028...NBIO1NBIFSHUBMM1x0000F028
(SYSHUBMM::SHUB_A2S_PERF_CNT_3_VALUE_H16BIT)**

Read-only. Reset: 0000h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F028; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F028; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
15:0	A2S_PERF_CNT_3_VALUE_H16BIT . Read-only. Reset: 0000h. The final count value for according counter. High 16bit of the SHUB_A2S_PERF_CNT_3_VALUE[47:0].

**NBIO0NBIFSHUBMM0x0000F02C...NBIO1NBIFSHUBMM1x0000F02C
(SYSHUBMM::SHUB_A2S_TAG_ALLOC_FOR_CHAIN_0)**

Read-write. Reset: 0101_0101h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F02C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F02C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:24	TAG_ALLOC_FOR_VC3_CHAIN. Read-write. Reset: 01h. The number of tag reserved for VC3 write chain request.
23:16	TAG_ALLOC_FOR_VC2_CHAIN. Read-write. Reset: 01h. The number of tag reserved for VC2 write chain request.
15:8	TAG_ALLOC_FOR_VC1_CHAIN. Read-write. Reset: 01h. The number of tag reserved for VC1 write chain request.
7:0	TAG_ALLOC_FOR_VC0_CHAIN. Read-write. Reset: 01h. The number of tag reserved for VC0 write chain request.

**NBIO0NBIFSHUBMM0x0000F030...NBIO1NBIFSHUBMM1x0000F030
(SYSHUBMM::SHUB_A2S_TAG_ALLOC_FOR_CHAIN_1)**

Read-write. Reset: 0101_0101h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F030; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F030; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:24	TAG_ALLOC_FOR_VC7_CHAIN. Read-write. Reset: 01h. The number of tag reserved for VC7 write chain request.
23:16	TAG_ALLOC_FOR_VC6_CHAIN. Read-write. Reset: 01h. The number of tag reserved for VC6 write chain request.
15:8	TAG_ALLOC_FOR_VC5_CHAIN. Read-write. Reset: 01h. The number of tag reserved for VC5 write chain request.
7:0	TAG_ALLOC_FOR_VC4_CHAIN. Read-write. Reset: 01h. The number of tag reserved for VC4 write chain request.

**NBIO0NBIFSHUBMM0x0000F034...NBIO1NBIFSHUBMM1x0000F034
(SYSHUBMM::SHUB_TO_ALL_PERF_COUNTER)**

Read-write. Reset: 0000_0000h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F034; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F034; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:2	Reserved.
1	LEGACY_OUT_REALTIME_SEL. Read-write. Reset: 0. 1'b1:output the real time counter value. 1'b0:output the shadow trigger fetch value.
0	START_COUNT_NOPULS. Read-write. Reset: 0. 1'b1 let counter fsm enter count state directly,not to wait the common pulse.1'b0 fsm enter count state after receive a common pulse.

**NBIO0NBIFSHUBMM0x0000F038...NBIO1NBIFSHUBMM1x0000F038
(SYSHUBMM::GDC_PERF_COUNTER_RESET)**

Read-write. Reset: 0000_0000h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F038; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F038; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:4	Reserved.
3	GDC_PERF_CNT3_RESET. Read-write. Reset: 0. gdc perf count 3 reset.
2	GDC_PERF_CNT2_RESET. Read-write. Reset: 0. gdc perf count 2 reset.
1	GDC_PERF_CNT1_RESET. Read-write. Reset: 0. gdc perf count 1 reset.
0	GDC_PERF_CNT0_RESET. Read-write. Reset: 0. gdc perf count 0 reset.

NBIO0NBIFSHUBMM0x0000F03C...NBIO1NBIFSHUBMM1x0000F03C (SYSHUBMM::A2S_CHAIN_CNTL)

Read-write. Reset: 0000_0003h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F03C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F03C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:7	Reserved.
6	CHAIN_DIS_WATCHDOG_EN_VC7. Read-write. Reset: 0. A2S will disable chain if there are too many write chain and block read for VC7.
5	CHAIN_DIS_WATCHDOG_EN_VC6. Read-write. Reset: 0. A2S will disable chain if there are too many write chain and block read for VC6.
4	CHAIN_DIS_WATCHDOG_EN_VC5. Read-write. Reset: 0. A2S will disable chain if there are too many write chain and block read for VC5.
3	CHAIN_DIS_WATCHDOG_EN_VC4. Read-write. Reset: 0. A2S will disable chain if there are too many write chain and block read for VC4.
2	RD_DIS_WRITE_CHAIN_EN. Read-write. Reset: 0. If there is read request and write chain in A2S pipe, write chain will be disable.
1	RD_BLOCK_WRITE_CHAIN_EN. Read-write. Reset: 1. If there is read request in A2S pipe, it will block write chain in same VC.
0	WRITE_CHAIN_BLOCK_READ_EN. Read-write. Reset: 1. If there is write chain in A2S pipe, it will block read in same VC.

NBIO0NBIFSHUBMM0x0000F040...NBIO1NBIFSHUBMM1x0000F040 (SYSHUBMM::A2S_CHAIN_WATCHDOG_THERSHOLD0)

Read-write. Reset: 1040_1040h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F040; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F040; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:24	CHAIN_DIS_WATCHDOG_THERSHOLD_TO_EN_CHAIN_VC5. Read-write. Reset: 10h. A2S will enable the chain if write trans is more than the threshold for VC5.
23:16	CHAIN_DIS_WATCHDOG_THERSHOLD_TO_DIS_CHAIN_VC5. Read-write. Reset: 40h. A2S will disable the chain if write trans is more than the threshold for VC5.
15:8	CHAIN_DIS_WATCHDOG_THERSHOLD_TO_EN_CHAIN_VC4. Read-write. Reset: 10h. A2S will enable the chain if write trans is more than the threshold for VC4.
7:0	CHAIN_DIS_WATCHDOG_THERSHOLD_TO_DIS_CHAIN_VC4. Read-write. Reset: 40h. A2S will disable the chain if write trans is more than the threshold for VC4.

NBIO0NBIFSHUBMM0x0000F044...NBIO1NBIFSHUBMM1x0000F044 (SYSHUBMM::A2S_CHAIN_WATCHDOG_THERSHOLD1)

Read-write. Reset: 1040_1040h.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0000F044; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0000F044; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:24	CHAIN_DIS_WATCHDOG_THERSHOLD_TO_EN_CHAIN_VC7. Read-write. Reset: 10h. A2S will enable the chain if write trans is more than the threshold for VC7.
23:16	CHAIN_DIS_WATCHDOG_THERSHOLD_TO_DIS_CHAIN_VC7. Read-write. Reset: 40h. A2S will disable the chain if write trans is more than the threshold for VC7.
15:8	CHAIN_DIS_WATCHDOG_THERSHOLD_TO_EN_CHAIN_VC6. Read-write. Reset: 10h. A2S will enable the chain if write trans is more than the threshold for VC6.
7:0	CHAIN_DIS_WATCHDOG_THERSHOLD_TO_DIS_CHAIN_VC6. Read-write. Reset: 40h. A2S will disable the chain if write trans is more than the threshold for VC6.

**NBIO0NBIFSHUBMM0x00010000...NBIO1NBIFSHUBMM1x00010000
(SYSHUBMM::SYSHUB_DS_CTRL_SOCCLK)**

SOCCLK DeepSleep control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010000; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010000; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31	SYSHUB_SOCCLK_DS_EN. Read-write. Reset: 0. SOCCLK DeepSleep Enable.
30:29	Reserved.
28	SYSHUB_SOCCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask socclk_ds_allow indication from SystemHub inside.
27:5	Reserved.
4	DMA_CL3_SOCCLK_DEEPSLEEP_ALLOW_ENABLE. Mask socclk_ds_allow input from DMA CL3 dbgu2. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	DMA_CL2_SOCCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask socclk_ds_allow input from DMA CL2.
2	DMA_CL1_SOCCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask socclk_ds_allow input from DMA CL1.
1	DMA_CL0_SOCCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask socclk_ds_allow input from DMA CL0 mpdmatf.
0	HST_CL0_SOCCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask socclk_ds_allow input from HST CL0 mpdadb.

**NBIO0NBIFSHUBMM0x00010004...NBIO1NBIFSHUBMM1x00010004
(SYSHUBMM::SYSHUB_DS_CTRL2_SOCCLK)**

Read-write. Reset: 0000_0100h.

SOCCLK DeepSleep control register 2.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010004; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010004; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:16	Reserved.
15:0	SYSHUB_SOCCLK_DS_TIMER. Read-write. Reset: 0100h. Idle timer to assert SystemHub's internal ds_allow.

**NBIO0NBIFSHUBMM0x00010008...NBIO1NBIFSHUBMM1x00010008
(SYSHUBMM::SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK)**

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010008; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h	
_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010008; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h	
Bits	Description
31	SYSHUB_DYNAMIC_BYPASS_EN_socclk. Read-write. Reset: 0. To change BGEN BYPASS_EN dynamic. 0: can't change BYPASS_EN dynamic. 1: can change BYPASS_EN dynamic.
30:19	Reserved.
18	SYSHUB_bgen_socclk_DMA_SW2_bypass_en. Enable BRESP enhancement feature for DMA_SW2 in SOCCLK domain. It could not be set to 1 if SYSHUB_bgen_socclk_DMA_SW2_imm_en has been set to 1. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 1
17	SYSHUB_bgen_socclk_DMA_SW1_bypass_en. Read-write. Reset: 1. Enable BRESP enhancement feature for DMA_SW1 in SOCCLK domain. It could not be set to 1 if SYSHUB_bgen_socclk_DMA_SW1_imm_en has been set to 1.
16	SYSHUB_bgen_socclk_DMA_SW0_bypass_en. Read-write. Reset: 1. Enable BRESP enhancement feature for DMA_SW0 in SOCCLK domain. It could not be set to 1 if SYSHUB_bgen_socclk_DMA_SW0_imm_en has been set to 1.
15:1	Reserved.
0	SYSHUB_bgen_socclk_HST_SW0_bypass_en. Read-write. Reset: 1. syshub socclk hst sw0 response bypass enable,it can't be both set with imm_en. imm_en&bypass must be 0

**NBIO0NBIFSHUBMM0x0001000C...NBIO1NBIFSHUBMM1x0001000C
(SYSHUBMM::SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK)**

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0001000C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h	
_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0001000C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h	
Bits	Description
31:19	Reserved.
18	SYSHUB_bgen_socclk_DMA_SW2_imm_en. syshub socclk dma sw2 response immediate gen enable,it can't be both set with bypass_en. imm_en&bypass must be 0. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
17	SYSHUB_bgen_socclk_DMA_SW1_imm_en. Read-write. Reset: 0. syshub socclk dma sw1 response immediate gen enable,it can't be both set with bypass_en. imm_en&bypass must be 0.
16	SYSHUB_bgen_socclk_DMA_SW0_imm_en. Read-write. Reset: 0. syshub socclk dma sw0 response immediate gen enable,it can't be both set with bypass_en. imm_en&bypass must be 0.
15:1	Reserved.
0	SYSHUB_bgen_socclk_HST_SW0_imm_en. Read-write. Reset: 0. syshub socclk hst sw0 response immediate gen enable,it can't be both set with bypass_en. imm_en&bypass must be 0

**NBIO0NBIFSHUBMM0x00010010...NBIO1NBIFSHUBMM1x00010010
(SYSHUBMM::SYSHUB_MMREG_HW_DEBUG_SOCCLK)**

Read-write. Reset: FF00_FF00h.

hardware debug register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010010; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010010; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31	SYSHUB_MMREG_SOCCLK_HW_31_DEBUG. Read-write. Reset: 1. bit31
30	SYSHUB_MMREG_SOCCLK_HW_30_DEBUG. Read-write. Reset: 1. bit30.
29	SYSHUB_MMREG_SOCCLK_HW_29_DEBUG. Read-write. Reset: 1. bit29.
28	SYSHUB_MMREG_SOCCLK_HW_28_DEBUG. Read-write. Reset: 1. bit28.
27	SYSHUB_MMREG_SOCCLK_HW_27_DEBUG. Read-write. Reset: 1. bit27.
26	SYSHUB_MMREG_SOCCLK_HW_26_DEBUG. Read-write. Reset: 1. bit26.
25	SYSHUB_MMREG_SOCCLK_HW_25_DEBUG. Read-write. Reset: 1. bit25.
24	SYSHUB_MMREG_SOCCLK_HW_24_DEBUG. Read-write. Reset: 1. bit24.
23	SYSHUB_MMREG_SOCCLK_HW_23_DEBUG. Read-write. Reset: 0. bit23.
22	SYSHUB_MMREG_SOCCLK_HW_22_DEBUG. Read-write. Reset: 0. bit22.
21	SYSHUB_MMREG_SOCCLK_HW_21_DEBUG. Read-write. Reset: 0. bit21
20	SYSHUB_MMREG_SOCCLK_HW_20_DEBUG. Read-write. Reset: 0. bit20
19	SYSHUB_MMREG_SOCCLK_HW_19_DEBUG. Read-write. Reset: 0. bit19.
18	SYSHUB_MMREG_SOCCLK_HW_18_DEBUG. Read-write. Reset: 0. bit18.
17	SYSHUB_MMREG_SOCCLK_HW_17_DEBUG. Read-write. Reset: 0. bit17.
16	SYSHUB_MMREG_SOCCLK_HW_16_DEBUG. Read-write. Reset: 0. bit16.
15	SYSHUB_MMREG_SOCCLK_HW_15_DEBUG. Read-write. Reset: 1. bit15
14	SYSHUB_MMREG_SOCCLK_HW_14_DEBUG. Read-write. Reset: 1. bit14.
13	SYSHUB_MMREG_SOCCLK_HW_13_DEBUG. Read-write. Reset: 1. bit13.
12	SYSHUB_MMREG_SOCCLK_HW_12_DEBUG. Read-write. Reset: 1. bit12.
11	SYSHUB_MMREG_SOCCLK_HW_11_DEBUG. Read-write. Reset: 1. bit11.
10	SYSHUB_MMREG_SOCCLK_HW_10_DEBUG. Read-write. Reset: 1. bit10.
9	SYSHUB_MMREG_SOCCLK_HW_09_DEBUG. Read-write. Reset: 1. bit9.
8	SYSHUB_MMREG_SOCCLK_HW_08_DEBUG. Read-write. Reset: 1. bit8.
7	SYSHUB_MMREG_SOCCLK_HW_07_DEBUG. Read-write. Reset: 0. bit7.
6	SYSHUB_MMREG_SOCCLK_HW_06_DEBUG. Read-write. Reset: 0. bit6.
5	SYSHUB_MMREG_SOCCLK_HW_05_DEBUG. Read-write. Reset: 0. bit5
4	SYSHUB_MMREG_SOCCLK_HW_04_DEBUG. Read-write. Reset: 0. bit4
3	SYSHUB_MMREG_SOCCLK_HW_03_DEBUG. Read-write. Reset: 0. bit3.
2	SYSHUB_MMREG_SOCCLK_HW_02_DEBUG. Read-write. Reset: 0. bit2.
1	SYSHUB_MMREG_SOCCLK_HW_01_DEBUG. Read-write. Reset: 0. bit1.
0	SYSHUB_MMREG_SOCCLK_HW_00_DEBUG. Read-write. Reset: 0. bit0.

**NBIO0NBIFSHUBMM0x00010014...NBIO1NBIFSHUBMM1x00010014
(SYSHUBMM::SYSHUB_HANG_PROTECT_SOCCLK)**

Read-write.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010014; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010014; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:1	Reserved.
0	SYSHUB_HANG_PROTECT_PF0_SOCCLK. Read-write. trigger related func hang protection

**NBIO0NBIFSHUBMM0x00010018...NBIO1NBIFSHUBMM1x00010018
(SYSHUBMM::SYSHUB_TRANS_IDLE_SOCCLK)**

Read-write.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010018; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010018; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:1	Reserved.
0	SYSHUB_TRANS_IDLE_PF0_SOCCLK. Read-write. related func hang protection status

**NBIO0NBIFSHUBMM0x0001001C...NBIO1NBIFSHUBMM1x0001001C
(SYSHUBMM::SYSHUB_HP_TIMER_SOCCLK)**

Read-write. Reset: 0000_0100h.

SYSHUB HANG PROTECTION TIMER

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0001001C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0001001C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:0	SYSHUB_HP_TIMER_SOCCLK. Read-write. Reset: 0000_0100h. SYSHUB HANG PROTECTION TIMER

**NBIO0NBIFSHUBMM0x00010020...NBIO1NBIFSHUBMM1x00010020
(SYSHUBMM::SYSHUB_MGCG_CTRL_SOCCLK)**

Read-write. Reset: 0000_0100h.

SYSHUB_MGCG CTNTROL REGISTER

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010020; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010020; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:14	Reserved.
13	SYSHUB_MGCG_AER_DIS_SOCCLK. Read-write. Reset: 0. SOCCLK MGCG disable for aer branch
12	SYSHUB_MGCG_REG_DIS_SOCCLK. Read-write. Reset: 0. SOCCLK MGCG disable for regs branch
11	SYSHUB_MGCG_DMA_DIS_SOCCLK. Read-write. Reset: 0. SOCCLK MGCG disable for dma branch
10	SYSHUB_MGCG_HST_DIS_SOCCLK. Read-write. Reset: 0. SOCCLK MGCG disable for hst branch
9:2	SYSHUB_MGCG_HYSTERESIS_SOCCLK. Read-write. Reset: 40h. GDC MGCG HYSTERESIS for gating count
1	SYSHUB_MGCG_MODE_SOCCLK. Read-write. Reset: 0. GDC MGCG working mode
0	SYSHUB_MGCG_EN_SOCCLK. Read-write. Reset: 0. Init: 1. GDC MGCG ENABLE

**NBIO0NBIFSHUBMM0x00010024...NBIO1NBIFSHUBMM1x00010024
(SYSHUBMM::SYSHUB_CPF_DOORBELL_RS_RESET_SOCCLK)**

Read-write. Reset: 0000_0000h.

Register to reset AXI RegisterSlice on SystemHub-CPF Doorbell interface

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010024; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010024; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:1	Reserved.
0	SYSHUB_CPF_DOORBELL_RS_RESET_SOCCLK. Read-write. Reset: 0. Write 1 to reset AXI RegisterSlice on SystemHub-CPF Doorbell interface and write 0 to finish the reset

**NBIO0NBIFSHUBMM0x00010028...NBIO1NBIFSHUBMM1x00010028
(SYSHUBMM::SYSHUB_SCRATCH_SOCCLK)**

Read-write. Reset: 0000_0040h.

scratch register in SOCCLK domain.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010028; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010028; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
------	-------------

31:0	SCRATCH_SOCCLK. Read-write. Reset: 0000_0040h. SystemHub Scratch Register.
------	---

**NBIO0NBIFSHUBMM0x00010030...NBIO1NBIFSHUBMM1x00010030
(SYSHUBMM::SYSHUB_HANG_CNTL_SOCCLK)**

Read-write. Reset: 0000_0000h.

SYSHUB HANGE CONTROL.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010030; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010030; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
------	-------------

31:1	Reserved.
------	-----------

0	DROP_UNEXPECTED_RESP_DIS_SOCCLK_SW0_CL0. Read-write. Reset: 0. the unexpect response return after hang protection will not drop for SW0 CL0.
---	---

**NBIO0NBIFSHUBMM0x00010044...NBIO1NBIFSHUBMM1x00010044
(SYSHUBMM::SYSHUB_DS_AW_READY_SOCCLK)**

SOCCLK mask the AXI AW channel Ready control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010044; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010044; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
------	-------------

31:5	Reserved.
------	-----------

4	DMA_CL3_SOCCLK_AW_READY_DIS_ENABLE. Mask socclk_AW channel Ready input from DMA CL3 dbgu2. 0: enable, 1: disable.
---	--

AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write

AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved

Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0

3	DMA_CL2_SOCCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_AW channel Ready input from DMA CL2. 0: enable, 1: disable.
---	--

2	DMA_CL1_SOCCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_AW channel Ready input from DMA CL1. 0: enable, 1: disable.
---	--

1	DMA_CL0_SOCCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_AW channel Ready input from DMA CL0 mpdmattf. 0: enable, 1: disable.
---	---

0	HST_CL0_SOCCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_AW channel Ready input from HST CL0 mpdmadb. 0: enable, 1: disable.
---	--

**NBIO0NBIFSHUBMM0x00010048...NBIO1NBIFSHUBMM1x00010048
(SYSHUBMM::SYSHUB_DS_AR_READY_SOCCLK)**

SOCCLK mask the AXI AR channel Ready control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010048; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010048; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:5	Reserved.
4	DMA_CL3_SOCCLK_AR_READY_DIS_ENABLE. Mask socclk_AR channel Ready input from DMA CL3 dbgu2. 0: enable, 1: disable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	DMA_CL2_SOCCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_AR channel Ready input from DMA CL2. 0: enable, 1: disable.
2	DMA_CL1_SOCCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_AR channel Ready input from DMA CL1. 0: enable, 1: disable.
1	DMA_CL0_SOCCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_AR channel Ready input from DMA CL0 mpdmatf. 0: enable, 1: disable.
0	HST_CL0_SOCCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_AR channel Ready input from HST CL0 mpdmadb. 0: enable, 1: disable.

**NBIO0NBIFSHUBMM0x0001004C...NBIO1NBIFSHUBMM1x0001004C
(SYSHUBMM::SYSHUB_DS_W_READY_SOCCLK)**

SOCCLK mask the AXI W channel Ready control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0001004C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0001004C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:5	Reserved.
4	DMA_CL3_SOCCLK_W_READY_DIS_ENABLE. Mask socclk_W channel Ready input from DMA CL3 dbgu2. 0: enable, 1: disable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	DMA_CL2_SOCCLK_W_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_W channel Ready input from DMA CL2. 0: enable, 1: disable.
2	DMA_CL1_SOCCLK_W_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_W channel Ready input from DMA CL1. 0: enable, 1: disable.
1	DMA_CL0_SOCCLK_W_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_W channel Ready input from DMA CL0 mpdmatf. 0: enable, 1: disable.
0	HST_CL0_SOCCLK_W_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_W channel Ready input from HST CL0 mpdmadb. 0: enable, 1: disable.

**NBIO0NBIFSHUBMM0x00010050...NBIO1NBIFSHUBMM1x00010050
(SYSHUBMM::SYSHUB_DS_R_READY_SOCCLK)**

SOCCLK mask the AXI R channel Ready control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010050; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010050; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:5	Reserved.
4	DMA_CL3_SOCCLK_R_READY_DIS_ENABLE. Mask socclk_R channel Ready input from DMA CL3 dbgu2. 0: enable, 1: disable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	DMA_CL2_SOCCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_R channel Ready input from DMA CL2. 0: enable, 1: disable.
2	DMA_CL1_SOCCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_R channel Ready input from DMA CL1. 0: enable, 1: disable.
1	DMA_CL0_SOCCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_R channel Ready input from DMA CL0 mpdmatf. 0: enable, 1: disable.
0	HST_CL0_SOCCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_R channel Ready input from HST CL0 mpdadb. 0: enable, 1: disable.

**NBIO0NBIFSHUBMM0x00010054...NBIO1NBIFSHUBMM1x00010054
(SYSHUBMM::SYSHUB_DS_B_READY_SOCCLK)**

SOCCLK mask the AXI B channel Ready control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010054; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010054; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:5	Reserved.
4	DMA_CL3_SOCCLK_B_READY_DIS_ENABLE. Mask socclk_B_channel_Ready input from DMA CL3 dbgu2. 0: enable, 1: disable. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Read-write AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Reserved Reset: _instNBIF0_nbio[1:0]_aliasSMN: 0
3	DMA_CL2_SOCCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_B_channel_Ready input from DMA CL2. 0: enable, 1: disable.
2	DMA_CL1_SOCCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_B_channel_Ready input from DMA CL1. 0: enable, 1: disable.
1	DMA_CL0_SOCCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_B_channel_Ready input from DMA CL0 mpdmatf. 0: enable, 1: disable.
0	HST_CL0_SOCCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask socclk_B_channel_Ready input from HST CL0 mpdadb. 0: enable, 1: disable.

**NBIO0NBIFSHUBMM0x00010500...NBIO1NBIFSHUBMM1x00010500
(SYSHUBMM::HST_CLK0_SW0_CL0_CNTL)**

Read-write. Reset: 0000_0000h.

client control register for mpdmadb, CL0 of HST SW0 in CLK0 SOCCLK domain

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010500; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010500; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET

NBIO[0...1]NBIFSHUBMM0x00010808 (SYSHUBMM::DMA_CLK0_SW2_SYSHUB_QOS_CNTL)

Read-write. Reset: 0000_001Eh.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00010808; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:9	Reserved.
8:5	QOS_MIN_VALUE. Read-write. Reset: 0h. AXQOS value for low priority request.
4:1	QOS_MAX_VALUE. Read-write. Reset: Fh. AXQOS value for high priority request.
0	QOS_CNTL_MODE. Read-write. Reset: 0. AXQOS control mode.

**NBIO0NBIFSHUBMM0x00010900...NBIO1NBIFSHUBMM1x00010900
(SYSHUBMM::DMA_CLK0_SW0_CL0_CNTL)**

Read-write. Reset: 0000_0000h.

client control register for mpdmattf, CL0 of DMA SW0 in CLK0 domain.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010900; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010900; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

**NBIO0NBIFSHUBMM0x00010980...NBIO1NBIFSHUBMM1x00010980
(SYSHUBMM::DMA_CLK0_SW1_CLK0_CNTL)**

client control register, CL0 of DMA SW1 in CLK0 domain.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00010980; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00010980; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT. weight setting of write request AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF1_nbio[1:0]_aliasSMN: 20h
23:16	READ_WRR_WEIGHT. weight setting of read request AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF1_nbio[1:0]_aliasSMN: 20h
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE. AxQOS value for static override. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF1_nbio[1:0]_aliasSMN: 0h
8	QOS_STATIC_OVERRIDE_EN. Enable static AxQOS override. AccessType: _instNBIF0_nbio[1:0]_aliasSMN: Reserved AccessType: _instNBIF1_nbio[1:0]_aliasSMN: Read-write Reset: _instNBIF1_nbio[1:0]_aliasSMN: 0
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x00010A00 (SYSHUBMM::DMA_CLK0_SW2_CLK0_CNTL)

Read-write. Reset: 2020_0000h.

client control register for dbgu0, CL0 of DMA SW2 in CLK0 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00010A00; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE. Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN. Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x00010A04 (SYSHUBMM::DMA_CLK0_SW2_CL1_CNTL)

Read-write. Reset: 2020_0000h.

client control register for dbgu2, CL1 of DMA SW2 in CLK0 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00010A04; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE. Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN. Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x00011000 (SYSHUBMM::SYSHUB_DS_CTRL_SHUBCLK)

Read-write. Reset: 0000_0000h.

SHUBCLK DeepSleep control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011000; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	SYSHUB_SHUBCLK_DS_EN. Read-write. Reset: 0. SHUBCLK DeepSleep Enable.
30:29	Reserved.
28	SYSHUB_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask shubclk_ds_allow indication from SystemHub inside.
27:11	Reserved.
10	DMA_CL10_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask shubclk_ds_allow input from DMA CL10 mp1dram.
9	DMA_CL9_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask shubclk_ds_allow input from DMA CL9 mpio_dram.
8	DMA_CL8_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask shubclk_ds_allow input from DMA CL8 usb0.
7	DMA_CL7_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask shubclk_ds_allow input from DMA CL7 acp.
6	DMA_CL6_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask shubclk_ds_allow input from DMA CL6 mp0.
5	DMA_CL5_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask shubclk_ds_allow input from DMA CL5 mpio.
4	DMA_CL4_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask shubclk_ds_allow input from DMA CL4 mp1.
3	DMA_CL3_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask shubclk_ds_allow input from DMA CL3 usb0.
2	DMA_CL2_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask shubclk_ds_allow input from DMA CL2 sata1.
1	DMA_CL1_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask shubclk_ds_allow input from DMA CL1 sata0.
0	DMA_CL0_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE. Read-write. Reset: 0. Mask shubclk_ds_allow input from DMA CL0 pspccp.

NBIO[0...1]NBIFSHUBMM0x00011004 (SYSHUBMM::SYSHUB_DS_CTRL2_SHUBCLK)

Read-write. Reset: 0000_0100h.

SHUBCLK DeepSleep control register 2.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011004; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:16	Reserved.
15:0	SYSHUB_SHUBCLK_DS_TIMER . Read-write. Reset: 0100h. Idle timer to assert SystemHub's internal ds_allow.

NBIO[0...1]NBIFSHUBMM0x00011008**(SYSHUBMM::SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK)**

Read-write. Reset: 0007_0000h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011008; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	SYSHUB_DYNAMIC_BYPASS_EN_shubclk . Read-write. Reset: 0. To change BGEN BYPASS_EN dynamic. 0: can't change BYPASS_EN dynamic. 1: can change BYPASS_EN dynamic.
30:19	Reserved.
18	SYSHUB_bgen_shubclk_DMA_SW2_bypass_en . Read-write. Reset: 1. Enable BRESP enhancement feature for DMA_SW2 in SHUBCLK domain. It could not be set to 1 if SYSHUB_bgen_shubclk_DMA_SW2_imm_en has been set to 1.
17	SYSHUB_bgen_shubclk_DMA_SW1_bypass_en . Read-write. Reset: 1. Enable BRESP enhancement feature for DMA_SW1 in SHUBCLK domain. It could not be set to 1 if SYSHUB_bgen_shubclk_DMA_SW1_imm_en has been set to 1.
16	SYSHUB_bgen_shubclk_DMA_SW0_bypass_en . Read-write. Reset: 1. Enable BRESP enhancement feature for DMA_SW0 in SHUBCLK domain. It could not be set to 1 if SYSHUB_bgen_shubclk_DMA_SW0_imm_en has been set to 1.
15:0	Reserved.

NBIO[0...1]NBIFSHUBMM0x0001100C**(SYSHUBMM::SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK)**

Read-write. Reset: 0000_0000h.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001100C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:19	Reserved.
18	SYSHUB_bgen_shubclk_DMA_SW2_imm_en . Read-write. Reset: 0. syshub shubclk dma sw2 response immediate gen enable,it can't be both set with bypass_en. imm_en&bypass must be 0.
17	SYSHUB_bgen_shubclk_DMA_SW1_imm_en . Read-write. Reset: 0. syshub shubclk dma sw1 response immediate gen enable,it can't be both set with bypass_en. imm_en&bypass must be 0.
16	SYSHUB_bgen_shubclk_DMA_SW0_imm_en . Read-write. Reset: 0. syshub shubclk dma sw0 response immediate gen enable,it can't be both set with bypass_en. imm_en&bypass must be 0.
15:0	Reserved.

NBIO[0...1]NBIFSHUBMM0x00011010 (SYSHUBMM::SYSHUB_MMREG_HW_DEBUG_SHUBCLK)

Read-write. Reset: FF00_FF00h.

hardware debug register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011010; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	SYSHUB_MMREG_SHUBCLK_HW_31_DEBUG. Read-write. Reset: 1. bit31
30	SYSHUB_MMREG_SHUBCLK_HW_30_DEBUG. Read-write. Reset: 1. bit30.
29	SYSHUB_MMREG_SHUBCLK_HW_29_DEBUG. Read-write. Reset: 1. bit29.
28	SYSHUB_MMREG_SHUBCLK_HW_28_DEBUG. Read-write. Reset: 1. bit28.
27	SYSHUB_MMREG_SHUBCLK_HW_27_DEBUG. Read-write. Reset: 1. bit27.
26	SYSHUB_MMREG_SHUBCLK_HW_26_DEBUG. Read-write. Reset: 1. bit26.
25	SYSHUB_MMREG_SHUBCLK_HW_25_DEBUG. Read-write. Reset: 1. bit25.
24	SYSHUB_MMREG_SHUBCLK_HW_24_DEBUG. Read-write. Reset: 1. bit24.
23	SYSHUB_MMREG_SHUBCLK_HW_23_DEBUG. Read-write. Reset: 0. bit23.
22	SYSHUB_MMREG_SHUBCLK_HW_22_DEBUG. Read-write. Reset: 0. bit22.
21	SYSHUB_MMREG_SHUBCLK_HW_21_DEBUG. Read-write. Reset: 0. bit21
20	SYSHUB_MMREG_SHUBCLK_HW_20_DEBUG. Read-write. Reset: 0. bit20
19	SYSHUB_MMREG_SHUBCLK_HW_19_DEBUG. Read-write. Reset: 0. bit19.
18	SYSHUB_MMREG_SHUBCLK_HW_18_DEBUG. Read-write. Reset: 0. bit18.
17	SYSHUB_MMREG_SHUBCLK_HW_17_DEBUG. Read-write. Reset: 0. bit17.
16	SYSHUB_MMREG_SHUBCLK_HW_16_DEBUG. Read-write. Reset: 0. bit16.
15	SYSHUB_MMREG_SHUBCLK_HW_15_DEBUG. Read-write. Reset: 1. bit15
14	SYSHUB_MMREG_SHUBCLK_HW_14_DEBUG. Read-write. Reset: 1. bit14.
13	SYSHUB_MMREG_SHUBCLK_HW_13_DEBUG. Read-write. Reset: 1. bit13.
12	SYSHUB_MMREG_SHUBCLK_HW_12_DEBUG. Read-write. Reset: 1. bit12.
11	SYSHUB_MMREG_SHUBCLK_HW_11_DEBUG. Read-write. Reset: 1. bit11.
10	SYSHUB_MMREG_SHUBCLK_HW_10_DEBUG. Read-write. Reset: 1. bit10.
9	SYSHUB_MMREG_SHUBCLK_HW_09_DEBUG. Read-write. Reset: 1. bit9.
8	SYSHUB_MMREG_SHUBCLK_HW_08_DEBUG. Read-write. Reset: 1. bit8.
7	SYSHUB_MMREG_SHUBCLK_HW_07_DEBUG. Read-write. Reset: 0. bit7.
6	SYSHUB_MMREG_SHUBCLK_HW_06_DEBUG. Read-write. Reset: 0. bit6.
5	SYSHUB_MMREG_SHUBCLK_HW_05_DEBUG. Read-write. Reset: 0. bit5
4	SYSHUB_MMREG_SHUBCLK_HW_04_DEBUG. Read-write. Reset: 0. bit4
3	SYSHUB_MMREG_SHUBCLK_HW_03_DEBUG. Read-write. Reset: 0. bit3.
2	SYSHUB_MMREG_SHUBCLK_HW_02_DEBUG. Read-write. Reset: 0. bit2.
1	SYSHUB_MMREG_SHUBCLK_HW_01_DEBUG. Read-write. Reset: 0. bit1.
0	SYSHUB_MMREG_SHUBCLK_HW_00_DEBUG. Read-write. Reset: 0. bit0.

NBIO[0...1]NBIFSHUBMM0x00011020 (SYSHUBMM::SYSHUB_MGCG_CTRL_SHUBCLK)

Read-write. Reset: 0001_0100h.

SYSHUB_MGCG CTNTROL REGISTER

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011020; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:17	Reserved.
16	SYSHUB_MGCG_DMA_USB_EARLY_WAKEUP_EN. Read-write. Reset: 1. 1: Enable DMA clock branch of SHUBCLK to be waken-up by USB02NBIF_PM_Exit_Req and USB12NBIF_PM_Exit_Req(2 USB functions)/ USB2NBIF_PM_Exit_Req (only 1 USB function); 0: disable.
15:14	Reserved.
13	SYSHUB_MGCG_AER_DIS_SHUBCLK. Read-write. Reset: 0. SHUBCLK MGCG disable for aer branch
12	SYSHUB_MGCG_REG_DIS_SHUBCLK. Read-write. Reset: 0. SHUBCLK MGCG disable for regs branch
11	SYSHUB_MGCG_DMA_DIS_SHUBCLK. Read-write. Reset: 0. SHUBCLK MGCG disable for dma branch
10	SYSHUB_MGCG_HST_DIS_SHUBCLK. Read-write. Reset: 0. SHUBCLK MGCG disable for hst branch
9:2	SYSHUB_MGCG_HYSTERESIS_SHUBCLK. Read-write. Reset: 40h. GDC MGCG HYSTERESIS for gating count
1	SYSHUB_MGCG_MODE_SHUBCLK. Read-write. Reset: 0. GDC MGCG working mode
0	SYSHUB_MGCG_EN_SHUBCLK. Read-write. Reset: 0. GDC MGCG ENABLE

NBIO[0...1]NBIFSHUBMM0x00011028 (SYSHUBMM::SYSHUB_SCRATCH_SHUBCLK)

Read-write. Reset: 0000_0040h.

scratch regiser in SHUBCLK domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011028; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:0	SCRATCH_SHUBCLK. Read-write. Reset: 0000_0040h. SystemHub Scratch Register.

NBIO[0...1]NBIFSHUBMM0x00011030 (SYSHUBMM::SYSHUB_HANG_CNTL_SHUBCLK)

Reset: 0000_0000h.

SYSHUB HANGE CONTROL.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011030; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:0	Reserved.

NBIO[0...1]NBIFSHUBMM0x00011034 (SYSHUBMM::SYSHUB_SELECT_SHUBCLK)

Read-write. Reset: 0000_0000h.

select regiser in SHUBCLK domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011034; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:1	Reserved.
0	SELECT_USB0. Read-write. Reset: 0. Select source client of USB0.

NBIO[0...1]NBIFSHUBMM0x00011044 (SYSHUBMM::SYSHUB_DS_AW_READY_SHUBCLK)

Read-write. Reset: 0000_0000h.

SHUBCLK mask the AXI AW channel Ready control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011044; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:11	Reserved.
10	DMA_CL10_SHUBCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AW channel Ready input from DMA CL10 mp1dram. 0: enable, 1: disable.
9	DMA_CL9_SHUBCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AW channel Ready input from DMA CL9 mpio_dram. 0: enable, 1: disable.
8	DMA_CL8_SHUBCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AW channel Ready input from DMA CL8 usb0. 0: enable, 1: disable.
7	DMA_CL7_SHUBCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AW channel Ready input from DMA CL7 acp. 0: enable, 1: disable.
6	DMA_CL6_SHUBCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AW channel Ready input from DMA CL6 mp0. 0: enable, 1: disable.
5	DMA_CL5_SHUBCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AW channel Ready input from DMA CL5 mpio. 0: enable, 1: disable.
4	DMA_CL4_SHUBCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AW channel Ready input from DMA CL4 mp1. 0: enable, 1: disable.
3	DMA_CL3_SHUBCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AW channel Ready input from DMA CL3 usb0. 0: enable, 1: disable.
2	DMA_CL2_SHUBCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AW channel Ready input from DMA CL2 sata1. 0: enable, 1: disable.
1	DMA_CL1_SHUBCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AW channel Ready input from DMA CL1 sata0. 0: enable, 1: disable.
0	DMA_CL0_SHUBCLK_AW_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AW channel Ready input from DMA CL0 pspccp. 0: enable, 1: disable.

NBIO[0...1]NBIFSHUBMM0x00011048 (SYSHUBMM::SYSHUB_DS_AR_READY_SHUBCLK)

Read-write. Reset: 0000_0000h.

SHUBCLK mask the AXI AR channel Ready control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011048; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:11	Reserved.
10	DMA_CL10_SHUBCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AR channel Ready input from DMA CL10 mp1dram. 0: enable, 1: disable.
9	DMA_CL9_SHUBCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AR channel Ready input from DMA CL9 mpio_dram. 0: enable, 1: disable.
8	DMA_CL8_SHUBCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AR channel Ready input from DMA CL8 usb0. 0: enable, 1: disable.
7	DMA_CL7_SHUBCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AR channel Ready input from DMA CL7 acp. 0: enable, 1: disable.
6	DMA_CL6_SHUBCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AR channel Ready input from DMA CL6 mp0. 0: enable, 1: disable.
5	DMA_CL5_SHUBCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AR channel Ready input from DMA CL5 mpio. 0: enable, 1: disable.
4	DMA_CL4_SHUBCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AR channel Ready input from DMA CL4 mp1. 0: enable, 1: disable.
3	DMA_CL3_SHUBCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AR channel Ready input from DMA CL3 usb0. 0: enable, 1: disable.
2	DMA_CL2_SHUBCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AR channel Ready input from DMA CL2 sata1. 0: enable, 1: disable.
1	DMA_CL1_SHUBCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AR channel Ready input from DMA CL1 sata0. 0: enable, 1: disable.
0	DMA_CL0_SHUBCLK_AR_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_AR channel Ready input from DMA CL0 pspccp. 0: enable, 1: disable.

NBIO[0...1]NBIFSHUBMM0x0001104C (SYSHUBMM::SYSHUB_DS_W_READY_SHUBCLK)

Read-write. Reset: 0000_0000h.

SHUBCLK mask the AXI W channel Ready control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001104C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:11	Reserved.
10	DMA_CL10_SHUBCLK_W_READY_DIS_ENABLE . Read-write. Reset: 0. Mask shubclk_W channel Ready input from DMA CL10 mp1dram. 0: enable, 1: disable.
9	DMA_CL9_SHUBCLK_W_READY_DIS_ENABLE . Read-write. Reset: 0. Mask shubclk_W channel Ready input from DMA CL9 mpio_dram. 0: enable, 1: disable.
8	DMA_CL8_SHUBCLK_W_READY_DIS_ENABLE . Read-write. Reset: 0. Mask shubclk_W channel Ready input from DMA CL8 usb0. 0: enable, 1: disable.
7	DMA_CL7_SHUBCLK_W_READY_DIS_ENABLE . Read-write. Reset: 0. Mask shubclk_W channel Ready input from DMA CL7 acp. 0: enable, 1: disable.
6	DMA_CL6_SHUBCLK_W_READY_DIS_ENABLE . Read-write. Reset: 0. Mask shubclk_W channel Ready input from DMA CL6 mp0. 0: enable, 1: disable.
5	DMA_CL5_SHUBCLK_W_READY_DIS_ENABLE . Read-write. Reset: 0. Mask shubclk_W channel Ready input from DMA CL5 mpio. 0: enable, 1: disable.
4	DMA_CL4_SHUBCLK_W_READY_DIS_ENABLE . Read-write. Reset: 0. Mask shubclk_W channel Ready input from DMA CL4 mp1. 0: enable, 1: disable.
3	DMA_CL3_SHUBCLK_W_READY_DIS_ENABLE . Read-write. Reset: 0. Mask shubclk_W channel Ready input from DMA CL3 usb0. 0: enable, 1: disable.
2	DMA_CL2_SHUBCLK_W_READY_DIS_ENABLE . Read-write. Reset: 0. Mask shubclk_W channel Ready input from DMA CL2 sata1. 0: enable, 1: disable.
1	DMA_CL1_SHUBCLK_W_READY_DIS_ENABLE . Read-write. Reset: 0. Mask shubclk_W channel Ready input from DMA CL1 sata0. 0: enable, 1: disable.
0	DMA_CL0_SHUBCLK_W_READY_DIS_ENABLE . Read-write. Reset: 0. Mask shubclk_W channel Ready input from DMA CL0 pspccp. 0: enable, 1: disable.

NBIO[0...1]NBIFSHUBMM0x00011050 (SYSHUBMM::SYSHUB_DS_R_READY_SHUBCLK)

Read-write. Reset: 0000_0000h.

SHUBCLK mask the AXI R channel Ready control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011050; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:11	Reserved.
10	DMA_CL10_SHUBCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_R channel Ready input from DMA CL10 mp1dram. 0: enable, 1: disable.
9	DMA_CL9_SHUBCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_R channel Ready input from DMA CL9 mpio_dram. 0: enable, 1: disable.
8	DMA_CL8_SHUBCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_R channel Ready input from DMA CL8 usb0. 0: enable, 1: disable.
7	DMA_CL7_SHUBCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_R channel Ready input from DMA CL7 acp. 0: enable, 1: disable.
6	DMA_CL6_SHUBCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_R channel Ready input from DMA CL6 mp0. 0: enable, 1: disable.
5	DMA_CL5_SHUBCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_R channel Ready input from DMA CL5 mpio. 0: enable, 1: disable.
4	DMA_CL4_SHUBCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_R channel Ready input from DMA CL4 mp1. 0: enable, 1: disable.
3	DMA_CL3_SHUBCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_R channel Ready input from DMA CL3 usb0. 0: enable, 1: disable.
2	DMA_CL2_SHUBCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_R channel Ready input from DMA CL2 sata1. 0: enable, 1: disable.
1	DMA_CL1_SHUBCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_R channel Ready input from DMA CL1 sata0. 0: enable, 1: disable.
0	DMA_CL0_SHUBCLK_R_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_R channel Ready input from DMA CL0 pspccp. 0: enable, 1: disable.

NBIO[0...1]NBIFSHUBMM0x00011054 (SYSHUBMM::SYSHUB_DS_B_READY_SHUBCLK)

Read-write. Reset: 0000_0000h.

SHUBCLK mask the AXI B channel Ready control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011054; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:11	Reserved.
10	DMA_CL10_SHUBCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_B channel Ready input from DMA CL10 mp1dram. 0: enable, 1: disable.
9	DMA_CL9_SHUBCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_B channel Ready input from DMA CL9 mpio_dram. 0: enable, 1: disable.
8	DMA_CL8_SHUBCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_B channel Ready input from DMA CL8 usb0. 0: enable, 1: disable.
7	DMA_CL7_SHUBCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_B channel Ready input from DMA CL7 acp. 0: enable, 1: disable.
6	DMA_CL6_SHUBCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_B channel Ready input from DMA CL6 mp0. 0: enable, 1: disable.
5	DMA_CL5_SHUBCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_B channel Ready input from DMA CL5 mpio. 0: enable, 1: disable.
4	DMA_CL4_SHUBCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_B channel Ready input from DMA CL4 mp1. 0: enable, 1: disable.
3	DMA_CL3_SHUBCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_B channel Ready input from DMA CL3 usb0. 0: enable, 1: disable.
2	DMA_CL2_SHUBCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_B channel Ready input from DMA CL2 sata1. 0: enable, 1: disable.
1	DMA_CL1_SHUBCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_B channel Ready input from DMA CL1 sata0. 0: enable, 1: disable.
0	DMA_CL0_SHUBCLK_B_READY_DIS_ENABLE. Read-write. Reset: 0. Mask shubclk_B channel Ready input from DMA CL0 pspccp. 0: enable, 1: disable.

NBIO[0...1]NBIFSHUBMM0x00011800 (SYSHUBMM::DMA_CLK1_SW0_SYSHUB_QOS_CNTL)

Read-write. Reset: 0000_001Eh.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011800; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:9	Reserved.
8:5	QOS_MIN_VALUE. Read-write. Reset: 0h. AXQOS value for low priority request.
4:1	QOS_MAX_VALUE. Read-write. Reset: Fh. AXQOS value for high priority request.
0	QOS_CNTL_MODE. Read-write. Reset: 0. AXQOS control mode.

NBIO[0...1]NBIFSHUBMM0x00011804 (SYSHUBMM::DMA_CLK1_SW1_SYSHUB_QOS_CNTL)

Read-write. Reset: 0000_001Eh.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011804; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:9	Reserved.
8:5	QOS_MIN_VALUE. Read-write. Reset: 0h. AXQOS value for low priority request.
4:1	QOS_MAX_VALUE. Read-write. Reset: Fh. AXQOS value for high priority request.
0	QOS_CNTL_MODE. Read-write. Reset: 0. AXQOS control mode.

NBIO[0...1]NBIFSHUBMM0x00011808 (SYSHUBMM::DMA_CLK1_SW2_SYSHUB_QOS_CNTL)

Read-write. Reset: 0000_001Eh.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011808; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:9	Reserved.
8:5	QOS_MIN_VALUE . Read-write. Reset: 0h. AXQOS value for low priority request.
4:1	QOS_MAX_VALUE . Read-write. Reset: Fh. AXQOS value for high priority request.
0	QOS_CNTL_MODE . Read-write. Reset: 0. AXQOS control mode.

NBIO[0...1]NBIFSHUBMM0x00011900 (SYSHUBMM::DMA_CLK1_SW0_CL0_CNTL)

Read-write. Reset: 2020_0000h.

client control register for pspccp, CL0 of DMA SW0 in CLK1 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011900; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT . Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT . Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE . Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN . Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN . Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN . Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x00011904 (SYSHUBMM::DMA_CLK1_SW0_CL1_CNTL)

Read-write. Reset: 2020_0000h.

client control register for sata0, CL1 of DMA SW0 in CLK1 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011904; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT . Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT . Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE . Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN . Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN . Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN . Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x00011908 (SYSHUBMM::DMA_CLK1_SW0_CL2_CNTL)

Read-write. Reset: 2020_0000h.

client control register for sata1, CL2 of DMA SW0 in CLK1 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011908; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE. Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN. Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x0001190C (SYSHUBMM::DMA_CLK1_SW0_CL3_CNTL)

Read-write. Reset: 2020_0000h.

client control register for usb0, CL3 of DMA SW0 in CLK1 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001190C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE. Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN. Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x00011910 (SYSHUBMM::DMA_CLK1_SW0_CL4_CNTL)

Read-write. Reset: 2020_0000h.

client control register for mp1, CL4 of DMA SW0 in CLK1 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011910; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE. Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN. Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x00011914 (SYSHUBMM::DMA_CLK1_SW0_CL5_CNTL)

Read-write. Reset: 2020_0000h.

client control register for mpio, CL5 of DMA SW0 in CLK1 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011914; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE. Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN. Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x00011918 (SYSHUBMM::DMA_CLK1_SW0_CL6_CNTL)

Read-write. Reset: 2020_0000h.

client control register for mp0, CL6 of DMA SW0 in CLK1 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011918; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE. Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN. Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x00011980 (SYSHUBMM::DMA_CLK1_SW1_CL0_CNTL)

Read-write. Reset: 2020_0000h.

client control register for acp, CL0 of DMA SW1 in CLK1 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011980; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE. Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN. Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x00011984 (SYSHUBMM::DMA_CLK1_SW1_CL1_CNTL)

Read-write. Reset: 2020_0000h.

client control register for usb0, CL1 of DMA SW1 in CLK1 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011984; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE. Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN. Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x00011A00 (SYSHUBMM::DMA_CLK1_SW2_CL0_CNTL)

Read-write. Reset: 2020_0000h.

client control register for mpio_dram, CL0 of DMA SW2 in CLK1 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011A00; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE. Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN. Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

NBIO[0...1]NBIFSHUBMM0x00011A04 (SYSHUBMM::DMA_CLK1_SW2_CL1_CNTL)

Read-write. Reset: 2020_0000h.

client control register for mp1dram, CL1 of DMA SW2 in CLK1 domain.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00011A04; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT. Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE. Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN. Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN. Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN. Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.

**NBIO0NBIFSHUBMM0x00018000...NBIO1NBIFSHUBMM1x00018000
(SYSHUBMM::GDCL_ERR_RSP_CNTL)**

Read-write. Reset: 0000_001Ch.

GDCL Error Response Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018000; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018000; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:6	Reserved.
5	GDCL_RDRSP_DATASTATUS_ACCUM_EN. Read-write. Reset: 0. 0 -- Don't Accumulate the Read Response Data Status; 1 -- Accumulate the Read Response Data Status.
4	GDCL_RDRSP_STATUS_ACCUM_EN. Read-write. Reset: 1. 0 -- Don't Accumulate the Read Response Status; 1 -- Accumulate the Read Response Status.
3	GDCL_RDRSP_FORCE_DATA. Read-write. Reset: 1. 0 -- Force the Response Data to all 0; 1 -- Force the Response Data to all 1.
2	GDCL_RDRSP_FORCE_EN. Read-write. Reset: 1. 0 -- Not Force the Response Data to all 0 or 1; 1 -- Force the Response Data to all 0 or 1.
1	GDCL_RDRSP_ACCUM_SEL. Read-write. Reset: 0. 0 -- DECERR has higher priority when accumulate RdRspStatus, 1 -- SLVERR has higher priority when accumulate RdRspStatus.
0	GDCL_RDRSP_BYPASS. Read-write. Reset: 0. 0 -- Not Bypass the Read Response Error Check; 1 -- Bypass the Read Response Error Check.

**NBIO0NBIFSHUBMM0x00018040...NBIO1NBIFSHUBMM1x00018040
(SYSHUBMM::GDCL_RAS_CENTRAL_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCL [RAS](#) CENTRAL STATUS register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018040; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018040; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:4	Reserved.
3	GDCL_C2L_ErrEvent_det. Read,Write-1-to-clear. Reset: 0. propagated ErrEvent_det.
2	GDCL_C2L_EgStall_det. Read,Write-1-to-clear. Reset: 0. propagated EgStall_det.
1	GDCL_L2C_ErrEvent_det. Read,Write-1-to-clear. Reset: 0. local ErrEvent_det.
0	GDCL_L2C_EgStall_det. Read,Write-1-to-clear. Reset: 0. local EgStall_det.

**NBIO0NBIFSHUBMM0x00018044...NBIO1NBIFSHUBMM1x00018044
(SYSHUBMM::GDCL_RAS_HW_DEBUG)**

Read-write. Reset: FF00_FF00h.

GDCL hardware debug register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018044; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018044; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31	GDCL_RAS_HW_31_DEBUG. Read-write. Reset: 1. bit31
30	GDCL_RAS_HW_30_DEBUG. Read-write. Reset: 1. bit30.
29	GDCL_RAS_HW_29_DEBUG. Read-write. Reset: 1. bit29.
28	GDCL_RAS_HW_28_DEBUG. Read-write. Reset: 1. bit28.
27	GDCL_RAS_HW_27_DEBUG. Read-write. Reset: 1. bit27.
26	GDCL_RAS_HW_26_DEBUG. Read-write. Reset: 1. bit26.
25	GDCL_RAS_HW_25_DEBUG. Read-write. Reset: 1. bit25.
24	GDCL_RAS_HW_24_DEBUG. Read-write. Reset: 1. bit24.
23	GDCL_RAS_HW_23_DEBUG. Read-write. Reset: 0. bit23.
22	GDCL_RAS_HW_22_DEBUG. Read-write. Reset: 0. bit22.
21	GDCL_RAS_HW_21_DEBUG. Read-write. Reset: 0. bit21
20	GDCL_RAS_HW_20_DEBUG. Read-write. Reset: 0. bit20
19	GDCL_RAS_HW_19_DEBUG. Read-write. Reset: 0. bit19.
18	GDCL_RAS_HW_18_DEBUG. Read-write. Reset: 0. bit18.
17	GDCL_RAS_HW_17_DEBUG. Read-write. Reset: 0. bit17.
16	GDCL_RAS_HW_16_DEBUG. Read-write. Reset: 0. bit16.
15	GDCL_RAS_HW_15_DEBUG. Read-write. Reset: 1. bit15
14	GDCL_RAS_HW_14_DEBUG. Read-write. Reset: 1. bit14.
13	GDCL_RAS_HW_13_DEBUG. Read-write. Reset: 1. bit13.
12	GDCL_RAS_HW_12_DEBUG. Read-write. Reset: 1. bit12.
11	GDCL_RAS_HW_11_DEBUG. Read-write. Reset: 1. bit11.
10	GDCL_RAS_HW_10_DEBUG. Read-write. Reset: 1. bit10.
9	GDCL_RAS_HW_09_DEBUG. Read-write. Reset: 1. bit9.
8	GDCL_RAS_HW_08_DEBUG. Read-write. Reset: 1. bit8.
7	GDCL_RAS_HW_07_DEBUG. Read-write. Reset: 0. bit7.
6	GDCL_RAS_HW_06_DEBUG. Read-write. Reset: 0. bit6.
5	GDCL_RAS_HW_05_DEBUG. Read-write. Reset: 0. bit5
4	GDCL_RAS_HW_04_DEBUG. Read-write. Reset: 0. bit4
3	GDCL_RAS_HW_03_DEBUG. Read-write. Reset: 0. bit3.
2	GDCL_RAS_HW_02_DEBUG. Read-write. Reset: 0. bit2.
1	GDCL_RAS_HW_01_DEBUG. Read-write. Reset: 0. bit1.
0	GDCL_RAS_HW_00_DEBUG. Read-write. Reset: 0. bit0.

**NBIO0NBIFSHUBMM0x00018080...NBIO1NBIFSHUBMM1x00018080
(SYSHUBMM::GDCL_RAS_LEAF0_CTRL)**

Read-write. Reset: 0018_0F61h.

GDCL [RAS](#) LEAF0 Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018080; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018080; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:21	Reserved.
20	GDCL_RAS_LEAF0_CTRL_RCVERREVENT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf0 control for log sdp errevent error to mca.
19	GDCL_RAS_LEAF0_CTRL_TIMEOUT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf0 control for log timeout error to mca.
18	GDCL_RAS_LEAF0_CTRL_POISON_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf0 control for log poison error to mca.
17	GDCL_RAS_LEAF0_CTRL_PARITY_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf0 control for log parity error to mca.
16:12	Reserved.
11	GDCL_RAS_LEAF0_CTRL_EGRESS_STALL_PROP_EN. Read-write. Reset: 1. RAS Leaf0 control to propagate egress stall.
10	GDCL_RAS_LEAF0_CTRL_ERR_EVENT_PROP_EN. Read-write. Reset: 1. RAS Leaf0 control to propagate errEvent.
9	GDCL_RAS_LEAF0_CTRL_EGRESS_STALL_GEN_EN. Read-write. Reset: 1. RAS Leaf0 control to propagate egress stall.
8	GDCL_RAS_LEAF0_CTRL_ERR_EVENT_GEN_EN. Read-write. Reset: 1. RAS Leaf0 control to propagate errEvent.
7	Reserved.
6	GDCL_RAS_LEAF0_CTRL_RCVERREVENT_STALL_EN. Read-write. Reset: 1. RAS Leaf0 control for stalling its egress port when detecting parity error.
5	GDCL_RAS_LEAF0_CTRL_RCVERREVENT_ERREVENT_EN. Read-write. Reset: 1. RAS Leaf0 control for sending error event when detecting parity error.
4	GDCL_RAS_LEAF0_CTRL_PARITY_STALL_EN. Read-write. Reset: 0. RAS Leaf0 control for stalling its egress port when detecting parity error.
3	GDCL_RAS_LEAF0_CTRL_PARITY_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf0 control for sending error event when detecting parity error.
2	GDCL_RAS_LEAF0_CTRL_POISON_STALL_EN. Read-write. Reset: 0. RAS Leaf0 control for stalling its egress port when detecting poison data.
1	GDCL_RAS_LEAF0_CTRL_POISON_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf0 control for sending error event when detecting poison data.
0	GDCL_RAS_LEAF0_CTRL_ERR_EVENT_DET_EN. Read-write. Reset: 1. RAS Leaf0 control bit for port err event detection.

**NBIO0NBIFSHUBMM0x00018084...NBIO1NBIFSHUBMM1x00018084
(SYSHUBMM::GDCL_RAS_LEAF1_CTRL)**

Read-write. Reset: 0018_0F61h.

GDCL [RAS](#) LEAF1 Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018084; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018084; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:21	Reserved.
20	GDCL_RAS_LEAF1_CTRL_RCVERREVENT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf1 control for log sdp errevent error to mca.
19	GDCL_RAS_LEAF1_CTRL_TIMEOUT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf1 control for log timeout error to mca.
18	GDCL_RAS_LEAF1_CTRL_POISON_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf1 control for log poison error to mca.
17	GDCL_RAS_LEAF1_CTRL_PARITY_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf1 control for log parity error to mca.
16:12	Reserved.
11	GDCL_RAS_LEAF1_CTRL_EGRESS_STALL_PROP_EN. Read-write. Reset: 1. RAS Leaf1 control to propagate egress stall.
10	GDCL_RAS_LEAF1_CTRL_ERR_EVENT_PROP_EN. Read-write. Reset: 1. RAS Leaf1 control to propagate errEvent.
9	GDCL_RAS_LEAF1_CTRL_EGRESS_STALL_GEN_EN. Read-write. Reset: 1. RAS Leaf1 control to propagate egress stall.
8	GDCL_RAS_LEAF1_CTRL_ERR_EVENT_GEN_EN. Read-write. Reset: 1. RAS Leaf1 control to propagate errEvent.
7	Reserved.
6	GDCL_RAS_LEAF1_CTRL_RCVERREVENT_STALL_EN. Read-write. Reset: 1. RAS Leaf1 control for stalling its egress port when detecting parity error.
5	GDCL_RAS_LEAF1_CTRL_RCVERREVENT_ERREVENT_EN. Read-write. Reset: 1. RAS Leaf1 control for sending error event when detecting parity error.
4	GDCL_RAS_LEAF1_CTRL_PARITY_STALL_EN. Read-write. Reset: 0. RAS Leaf1 control for stalling its egress port when detecting parity error.
3	GDCL_RAS_LEAF1_CTRL_PARITY_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf1 control for sending error event when detecting parity error.
2	GDCL_RAS_LEAF1_CTRL_POISON_STALL_EN. Read-write. Reset: 0. RAS Leaf1 control for stalling its egress port when detecting poison data.
1	GDCL_RAS_LEAF1_CTRL_POISON_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf1 control for sending error event when detecting poison data.
0	GDCL_RAS_LEAF1_CTRL_ERR_EVENT_DET_EN. Read-write. Reset: 1. RAS Leaf1 control bit for port err event detection.

**NBIO0NBIFSHUBMM0x00018088...NBIO1NBIFSHUBMM1x00018088
(SYSHUBMM::GDCL_RAS_LEAF2_CTRL)**

Read-write. Reset: 0018_0F61h.

GDCL [RAS](#) LEAF2 Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018088; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018088; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:21	Reserved.
20	GDCL_RAS_LEAF2_CTRL_RCVERREVENT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf2 control for log sdp errevent error to mca.
19	GDCL_RAS_LEAF2_CTRL_TIMEOUT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf2 control for log timeout error to mca.
18	GDCL_RAS_LEAF2_CTRL_POISON_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf2 control for log poison error to mca.
17	GDCL_RAS_LEAF2_CTRL_PARITY_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf2 control for log parity error to mca.
16:12	Reserved.
11	GDCL_RAS_LEAF2_CTRL_EGRESS_STALL_PROP_EN. Read-write. Reset: 1. RAS Leaf2 control to propagate egress stall.
10	GDCL_RAS_LEAF2_CTRL_ERR_EVENT_PROP_EN. Read-write. Reset: 1. RAS Leaf2 control to propagate errEvent.
9	GDCL_RAS_LEAF2_CTRL_EGRESS_STALL_GEN_EN. Read-write. Reset: 1. RAS Leaf2 control to propagate egress stall.
8	GDCL_RAS_LEAF2_CTRL_ERR_EVENT_GEN_EN. Read-write. Reset: 1. RAS Leaf2 control to propagate errEvent.
7	Reserved.
6	GDCL_RAS_LEAF2_CTRL_RCVERREVENT_STALL_EN. Read-write. Reset: 1. RAS Leaf2 control for stalling its egress port when detecting parity error.
5	GDCL_RAS_LEAF2_CTRL_RCVERREVENT_ERREVENT_EN. Read-write. Reset: 1. RAS Leaf2 control for sending error event when detecting parity error.
4	GDCL_RAS_LEAF2_CTRL_PARITY_STALL_EN. Read-write. Reset: 0. RAS Leaf2 control for stalling its egress port when detecting parity error.
3	GDCL_RAS_LEAF2_CTRL_PARITY_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf2 control for sending error event when detecting parity error.
2	GDCL_RAS_LEAF2_CTRL_POISON_STALL_EN. Read-write. Reset: 0. RAS Leaf2 control for stalling its egress port when detecting poison data.
1	GDCL_RAS_LEAF2_CTRL_POISON_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf2 control for sending error event when detecting poison data.
0	GDCL_RAS_LEAF2_CTRL_ERR_EVENT_DET_EN. Read-write. Reset: 1. RAS Leaf2 control bit for port err event detection.

**NBIO0NBIFSHUBMM0x0001808C...NBIO1NBIFSHUBMM1x0001808C
(SYSHUBMM::GDCL_RAS_LEAF3_CTRL)**

Read-write. Reset: 0018_0F61h.

GDCL [RAS](#) LEAF3 Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0001808C; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0001808C; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:21	Reserved.
20	GDCL_RAS_LEAF3_CTRL_RCVERREVENT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf3 control for log sdp errevent error to mca.
19	GDCL_RAS_LEAF3_CTRL_TIMEOUT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf3 control for log timeout error to mca.
18	GDCL_RAS_LEAF3_CTRL_POISON_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf3 control for log poison error to mca.
17	GDCL_RAS_LEAF3_CTRL_PARITY_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf3 control for log parity error to mca.
16:12	Reserved.
11	GDCL_RAS_LEAF3_CTRL_EGRESS_STALL_PROP_EN. Read-write. Reset: 1. RAS Leaf3 control to propagate egress stall.
10	GDCL_RAS_LEAF3_CTRL_ERR_EVENT_PROP_EN. Read-write. Reset: 1. RAS Leaf3 control to propagate errEvent.
9	GDCL_RAS_LEAF3_CTRL_EGRESS_STALL_GEN_EN. Read-write. Reset: 1. RAS Leaf3 control to propagate egress stall.
8	GDCL_RAS_LEAF3_CTRL_ERR_EVENT_GEN_EN. Read-write. Reset: 1. RAS Leaf3 control to propagate errEvent.
7	Reserved.
6	GDCL_RAS_LEAF3_CTRL_RCVERREVENT_STALL_EN. Read-write. Reset: 1. RAS Leaf3 control for stalling its egress port when detecting parity error.
5	GDCL_RAS_LEAF3_CTRL_RCVERREVENT_ERREVENT_EN. Read-write. Reset: 1. RAS Leaf3 control for sending error event when detecting parity error.
4	GDCL_RAS_LEAF3_CTRL_PARITY_STALL_EN. Read-write. Reset: 0. RAS Leaf3 control for stalling its egress port when detecting parity error.
3	GDCL_RAS_LEAF3_CTRL_PARITY_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf3 control for sending error event when detecting parity error.
2	GDCL_RAS_LEAF3_CTRL_POISON_STALL_EN. Read-write. Reset: 0. RAS Leaf3 control for stalling its egress port when detecting poison data.
1	GDCL_RAS_LEAF3_CTRL_POISON_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf3 control for sending error event when detecting poison data.
0	GDCL_RAS_LEAF3_CTRL_ERR_EVENT_DET_EN. Read-write. Reset: 1. RAS Leaf3 control bit for port err event detection.

**NBIO0NBIFSHUBMM0x00018090...NBIO1NBIFSHUBMM1x00018090
(SYSHUBMM::GDCL_RAS_LEAF4_CTRL)**

Read-write. Reset: 0018_0F61h.

GDCL [RAS](#) LEAF4 Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018090; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018090; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:21	Reserved.
20	GDCL_RAS_LEAF4_CTRL_RCVERREVENT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf4 control for log sdp errevent error to mca.
19	GDCL_RAS_LEAF4_CTRL_TIMEOUT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf4 control for log timeout error to mca.
18	GDCL_RAS_LEAF4_CTRL_POISON_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf4 control for log poison error to mca.
17	GDCL_RAS_LEAF4_CTRL_PARITY_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf4 control for log parity error to mca.
16:12	Reserved.
11	GDCL_RAS_LEAF4_CTRL_EGRESS_STALL_PROP_EN. Read-write. Reset: 1. RAS Leaf4 control to propagate egress stall.
10	GDCL_RAS_LEAF4_CTRL_ERR_EVENT_PROP_EN. Read-write. Reset: 1. RAS Leaf4 control to propagate errEvent.
9	GDCL_RAS_LEAF4_CTRL_EGRESS_STALL_GEN_EN. Read-write. Reset: 1. RAS Leaf4 control to propagate egress stall.
8	GDCL_RAS_LEAF4_CTRL_ERR_EVENT_GEN_EN. Read-write. Reset: 1. RAS Leaf4 control to propagate errEvent.
7	Reserved.
6	GDCL_RAS_LEAF4_CTRL_RCVERREVENT_STALL_EN. Read-write. Reset: 1. RAS Leaf4 control for stalling its egress port when detecting parity error.
5	GDCL_RAS_LEAF4_CTRL_RCVERREVENT_ERREVENT_EN. Read-write. Reset: 1. RAS Leaf4 control for sending error event when detecting parity error.
4	GDCL_RAS_LEAF4_CTRL_PARITY_STALL_EN. Read-write. Reset: 0. RAS Leaf4 control for stalling its egress port when detecting parity error.
3	GDCL_RAS_LEAF4_CTRL_PARITY_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf4 control for sending error event when detecting parity error.
2	GDCL_RAS_LEAF4_CTRL_POISON_STALL_EN. Read-write. Reset: 0. RAS Leaf4 control for stalling its egress port when detecting poison data.
1	GDCL_RAS_LEAF4_CTRL_POISON_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf4 control for sending error event when detecting poison data.
0	GDCL_RAS_LEAF4_CTRL_ERR_EVENT_DET_EN. Read-write. Reset: 1. RAS Leaf4 control bit for port err event detection.

**NBIO0NBIFSHUBMM0x00018094...NBIO1NBIFSHUBMM1x00018094
(SYSHUBMM::GDCL_RAS_LEAF5_CTRL)**

Read-write. Reset: 0018_0F61h.

GDCL [RAS](#) LEAF5 Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018094; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018094; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:21	Reserved.
20	GDCL_RAS_LEAF5_CTRL_RCVERREVENT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf5 control for log sdp errevent error to mca.
19	GDCL_RAS_LEAF5_CTRL_TIMEOUT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf5 control for log timeout error to mca.
18	GDCL_RAS_LEAF5_CTRL_POISON_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf5 control for log poison error to mca.
17	GDCL_RAS_LEAF5_CTRL_PARITY_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf5 control for log parity error to mca.
16:12	Reserved.
11	GDCL_RAS_LEAF5_CTRL_EGRESS_STALL_PROP_EN. Read-write. Reset: 1. RAS Leaf5 control to propagate egress stall.
10	GDCL_RAS_LEAF5_CTRL_ERR_EVENT_PROP_EN. Read-write. Reset: 1. RAS Leaf5 control to propagate errEvent.
9	GDCL_RAS_LEAF5_CTRL_EGRESS_STALL_GEN_EN. Read-write. Reset: 1. RAS Leaf5 control to propagate egress stall.
8	GDCL_RAS_LEAF5_CTRL_ERR_EVENT_GEN_EN. Read-write. Reset: 1. RAS Leaf5 control to propagate errEvent.
7	Reserved.
6	GDCL_RAS_LEAF5_CTRL_RCVERREVENT_STALL_EN. Read-write. Reset: 1. RAS Leaf5 control for stalling its egress port when detecting parity error.
5	GDCL_RAS_LEAF5_CTRL_RCVERREVENT_ERREVENT_EN. Read-write. Reset: 1. RAS Leaf5 control for sending error event when detecting parity error.
4	GDCL_RAS_LEAF5_CTRL_PARITY_STALL_EN. Read-write. Reset: 0. RAS Leaf5 control for stalling its egress port when detecting parity error.
3	GDCL_RAS_LEAF5_CTRL_PARITY_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf5 control for sending error event when detecting parity error.
2	GDCL_RAS_LEAF5_CTRL_POISON_STALL_EN. Read-write. Reset: 0. RAS Leaf5 control for stalling its egress port when detecting poison data.
1	GDCL_RAS_LEAF5_CTRL_POISON_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf5 control for sending error event when detecting poison data.
0	GDCL_RAS_LEAF5_CTRL_ERR_EVENT_DET_EN. Read-write. Reset: 1. RAS Leaf5 control bit for port err event detection.

NBIO[0...1]NBIFSHUBMM0x00018098 (SYSHUBMM::GDCL_RAS_LEAF6_CTRL)

Read-write. Reset: 0018_0F61h.

GDCL [RAS](#) LEAF6 Control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00018098; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:21	Reserved.
20	GDCL_RAS_LEAF6_CTRL_RCVERREVENT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf6 control for log sdp errevent error to mca.
19	GDCL_RAS_LEAF6_CTRL_TIMEOUT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf6 control for log timeout error to mca.
18	GDCL_RAS_LEAF6_CTRL_POISON_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf6 control for log poison error to mca.
17	GDCL_RAS_LEAF6_CTRL_PARITY_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf6 control for log parity error to mca.
16:12	Reserved.
11	GDCL_RAS_LEAF6_CTRL_EGRESS_STALL_PROP_EN. Read-write. Reset: 1. RAS Leaf6 control to propagate egress stall.
10	GDCL_RAS_LEAF6_CTRL_ERR_EVENT_PROP_EN. Read-write. Reset: 1. RAS Leaf6 control to propagate errEvent.
9	GDCL_RAS_LEAF6_CTRL_EGRESS_STALL_GEN_EN. Read-write. Reset: 1. RAS Leaf6 control to propagate egress stall.
8	GDCL_RAS_LEAF6_CTRL_ERR_EVENT_GEN_EN. Read-write. Reset: 1. RAS Leaf6 control to propagate errEvent.
7	Reserved.
6	GDCL_RAS_LEAF6_CTRL_RCVERREVENT_STALL_EN. Read-write. Reset: 1. RAS Leaf6 control for stalling its egress port when detecting parity error.
5	GDCL_RAS_LEAF6_CTRL_RCVERREVENT_ERREVENT_EN. Read-write. Reset: 1. RAS Leaf6 control for sending error event when detecting parity error.
4	GDCL_RAS_LEAF6_CTRL_PARITY_STALL_EN. Read-write. Reset: 0. RAS Leaf6 control for stalling its egress port when detecting parity error.
3	GDCL_RAS_LEAF6_CTRL_PARITY_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf6 control for sending error event when detecting parity error.
2	GDCL_RAS_LEAF6_CTRL_POISON_STALL_EN. Read-write. Reset: 0. RAS Leaf6 control for stalling its egress port when detecting poison data.
1	GDCL_RAS_LEAF6_CTRL_POISON_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf6 control for sending error event when detecting poison data.
0	GDCL_RAS_LEAF6_CTRL_ERR_EVENT_DET_EN. Read-write. Reset: 1. RAS Leaf6 control bit for port err event detection.

**NBIO0NBIFSHUBMM0x000180C0...NBIO1NBIFSHUBMM1x000180C0
(SYSHUBMM::GDCL_RAS_LEAF0_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCL [RAS](#) LEAF0 Control register.[_inst\[NBIF\[1:0\]\]_nbio0_aliasSMN](#); NBIO0NBIFSHUBMM[1:0]x000180C0; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h[_inst\[NBIF\[1:0\]\]_nbio1_aliasSMN](#); NBIO1NBIFSHUBMM[1:0]x000180C0; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:12	Reserved.
11	GDCL_RAS_LEAF0_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 stalled egress port from propagated stall.
10	GDCL_RAS_LEAF0_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 sent error event from propagated errEvent.
9	GDCL_RAS_LEAF0_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 has stalled egress port from self-generated error.
8	GDCL_RAS_LEAF0_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCL_RAS_LEAF0_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 status for self-detected parity error recording.
1	GDCL_RAS_LEAF0_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 status for self-detected poison data recording.
0	GDCL_RAS_LEAF0_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 status for SDP error event receive recording.

**NBIO0NBIFSHUBMM0x000180C4...NBIO1NBIFSHUBMM1x000180C4
(SYSHUBMM::GDCL_RAS_LEAF1_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCL [RAS](#) LEAF1 Control register.[_inst\[NBIF\[1:0\]\]_nbio0_aliasSMN](#); NBIO0NBIFSHUBMM[1:0]x000180C4; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h[_inst\[NBIF\[1:0\]\]_nbio1_aliasSMN](#); NBIO1NBIFSHUBMM[1:0]x000180C4; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:12	Reserved.
11	GDCL_RAS_LEAF1_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 stalled egress port from propagated stall.
10	GDCL_RAS_LEAF1_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 sent error event from propagated errEvent.
9	GDCL_RAS_LEAF1_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 has stalled egress port from self-generated error.
8	GDCL_RAS_LEAF1_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCL_RAS_LEAF1_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 status for self-detected parity error recording.
1	GDCL_RAS_LEAF1_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 status for self-detected poison data recording.
0	GDCL_RAS_LEAF1_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 status for SDP error event receive recording.

**NBIO0NBIFSHUBMM0x000180C8...NBIO1NBIFSHUBMM1x000180C8
(SYSHUBMM::GDCL_RAS_LEAF2_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCL [RAS](#) LEAF2 Control register.`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x000180C8; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x000180C8; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h`

Bits	Description
31:12	Reserved.
11	GDCL_RAS_LEAF2_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 stalled egress port from propagated stall.
10	GDCL_RAS_LEAF2_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 sent error event from propagated errEvent.
9	GDCL_RAS_LEAF2_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 has stalled egress port from self-generated error.
8	GDCL_RAS_LEAF2_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCL_RAS_LEAF2_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 status for self-detected parity error recording.
1	GDCL_RAS_LEAF2_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 status for self-detected poison data recording.
0	GDCL_RAS_LEAF2_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 status for SDP error event receive recording.

**NBIO0NBIFSHUBMM0x000180CC...NBIO1NBIFSHUBMM1x000180CC
(SYSHUBMM::GDCL_RAS_LEAF3_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCL [RAS](#) LEAF3 Control register.`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x000180CC; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x000180CC; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h`

Bits	Description
31:12	Reserved.
11	GDCL_RAS_LEAF3_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 stalled egress port from propagated stall.
10	GDCL_RAS_LEAF3_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 sent error event from propagated errEvent.
9	GDCL_RAS_LEAF3_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 has stalled egress port from self-generated error.
8	GDCL_RAS_LEAF3_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCL_RAS_LEAF3_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 status for self-detected parity error recording.
1	GDCL_RAS_LEAF3_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 status for self-detected poison data recording.
0	GDCL_RAS_LEAF3_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 status for SDP error event receive recording.

**NBIO0NBIFSHUBMM0x000180D0...NBIO1NBIFSHUBMM1x000180D0
(SYSHUBMM::GDCL_RAS_LEAF4_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCL [RAS](#) LEAF4 Control register.`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x000180D0; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x000180D0; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h`

Bits	Description
31:12	Reserved.
11	GDCL_RAS_LEAF4_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf4 stalled egress port from propagated stall.
10	GDCL_RAS_LEAF4_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf4 sent error event from propagated errEvent.
9	GDCL_RAS_LEAF4_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf4 has stalled egress port from self-generated error.
8	GDCL_RAS_LEAF4_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf4 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCL_RAS_LEAF4_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf4 status for self-detected parity error recording.
1	GDCL_RAS_LEAF4_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf4 status for self-detected poison data recording.
0	GDCL_RAS_LEAF4_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf4 status for SDP error event receive recording.

**NBIO0NBIFSHUBMM0x000180D4...NBIO1NBIFSHUBMM1x000180D4
(SYSHUBMM::GDCL_RAS_LEAF5_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCL [RAS](#) LEAF5 Control register.`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x000180D4; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x000180D4; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h`

Bits	Description
31:12	Reserved.
11	GDCL_RAS_LEAF5_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf5 stalled egress port from propagated stall.
10	GDCL_RAS_LEAF5_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf5 sent error event from propagated errEvent.
9	GDCL_RAS_LEAF5_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf5 has stalled egress port from self-generated error.
8	GDCL_RAS_LEAF5_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf5 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCL_RAS_LEAF5_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf5 status for self-detected parity error recording.
1	GDCL_RAS_LEAF5_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf5 status for self-detected poison data recording.
0	GDCL_RAS_LEAF5_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf5 status for SDP error event receive recording.

NBIO[0...1]NBIFSHUBMM0x000180D8 (SYSHUBMM::GDCL_RAS_LEAF6_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCL [RAS](#) LEAF6 Control register.`_inst[NBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x000180D8; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h`

Bits	Description
31:12	Reserved.
11	GDCL_RAS_LEAF6_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf6 stalled egress port from propagated stall.
10	GDCL_RAS_LEAF6_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf6 sent error event from propagated errEvent.
9	GDCL_RAS_LEAF6_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf6 has stalled egress port from self-generated error.
8	GDCL_RAS_LEAF6_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf6 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCL_RAS_LEAF6_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf6 status for self-detected parity error recording.
1	GDCL_RAS_LEAF6_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf6 status for self-detected poison data recording.
0	GDCL_RAS_LEAF6_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf6 status for SDP error event receive recording.

NBIO0NBIFSHUBMM0x00018800...NBIO1NBIFSHUBMM1x00018800 (SYSHUBMM::GDCSOC_ERR_RSP_CNTL)

Read-write. Reset: 0000_001Ch.

GDCSOC Error Response Control register.

`_inst[NBIF[1:0]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018800; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h``_inst[NBIF[1:0]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018800; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h`

Bits	Description
31:6	Reserved.
5	GDCSOC_RDRSP_DATASTATUS_ACCUM_EN. Read-write. Reset: 0. 0 -- Don't Accumulate the Read Response Data Status; 1 -- Accumulate the Read Response Data Status.
4	GDCSOC_RDRSP_STATUS_ACCUM_EN. Read-write. Reset: 1. 0 -- Don't Accumulate the Read Response Status; 1 -- Accumulate the Read Response Status.
3	GDCSOC_RDRSP_FORCE_DATA. Read-write. Reset: 1. 0 -- Force the Response Data to all 0; 1 -- Force the Response Data to all 1.
2	GDCSOC_RDRSP_FORCE_EN. Read-write. Reset: 1. 0 -- Not Force the Response Data to all 0 or 1; 1 -- Force the Response Data to all 0 or 1.
1	GDCSOC_RDRSP_ACCUM_SEL. Read-write. Reset: 0. 0 -- DECERR has higher priority when accumulate RdRspStatus, 1 -- SLVERR has higher priority when accumulate RdRspStatus.
0	GDCSOC_RDRSP_BYPASS. Read-write. Reset: 0. 0 -- Not Bypass the Read Response Error Check; 1 -- Bypass the Read Response Error Check.

**NBIO0NBIFSHUBMM0x00018840...NBIO1NBIFSHUBMM1x00018840
(SYSHUBMM::GDCSOC_RAS_CENTRAL_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCSOC [RAS](#) CENTRAL STATUS register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018840; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018840; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:4	Reserved.
3	GDCSOC_C2L_ErrEvent_det. Read,Write-1-to-clear. Reset: 0. propagated ErrEvent_det.
2	GDCSOC_C2L_EgStall_det. Read,Write-1-to-clear. Reset: 0. propagated EgStall_det.
1	GDCSOC_L2C_ErrEvent_det. Read,Write-1-to-clear. Reset: 0. local ErrEvent_det.
0	GDCSOC_L2C_EgStall_det. Read,Write-1-to-clear. Reset: 0. local EgStall_det.

**NBIO0NBIFSHUBMM0x00018844...NBIO1NBIFSHUBMM1x00018844
(SYSHUBMM::GDCSOC_RAS_HW_DEBUG)**

Read-write. Reset: FF00_FF00h.

GDCSOC hardware debug register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018844; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018844; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31	GDCSOC_RAS_HW_31_DEBUG. Read-write. Reset: 1. bit31
30	GDCSOC_RAS_HW_30_DEBUG. Read-write. Reset: 1. bit30.
29	GDCSOC_RAS_HW_29_DEBUG. Read-write. Reset: 1. bit29.
28	GDCSOC_RAS_HW_28_DEBUG. Read-write. Reset: 1. bit28.
27	GDCSOC_RAS_HW_27_DEBUG. Read-write. Reset: 1. bit27.
26	GDCSOC_RAS_HW_26_DEBUG. Read-write. Reset: 1. bit26.
25	GDCSOC_RAS_HW_25_DEBUG. Read-write. Reset: 1. bit25.
24	GDCSOC_RAS_HW_24_DEBUG. Read-write. Reset: 1. bit24.
23	GDCSOC_RAS_HW_23_DEBUG. Read-write. Reset: 0. bit23.
22	GDCSOC_RAS_HW_22_DEBUG. Read-write. Reset: 0. bit22.
21	GDCSOC_RAS_HW_21_DEBUG. Read-write. Reset: 0. bit21
20	GDCSOC_RAS_HW_20_DEBUG. Read-write. Reset: 0. bit20
19	GDCSOC_RAS_HW_19_DEBUG. Read-write. Reset: 0. bit19.
18	GDCSOC_RAS_HW_18_DEBUG. Read-write. Reset: 0. bit18.
17	GDCSOC_RAS_HW_17_DEBUG. Read-write. Reset: 0. bit17.
16	GDCSOC_RAS_HW_16_DEBUG. Read-write. Reset: 0. bit16.
15	GDCSOC_RAS_HW_15_DEBUG. Read-write. Reset: 1. bit15
14	GDCSOC_RAS_HW_14_DEBUG. Read-write. Reset: 1. bit14.
13	GDCSOC_RAS_HW_13_DEBUG. Read-write. Reset: 1. bit13.
12	GDCSOC_RAS_HW_12_DEBUG. Read-write. Reset: 1. bit12.
11	GDCSOC_RAS_HW_11_DEBUG. Read-write. Reset: 1. bit11.
10	GDCSOC_RAS_HW_10_DEBUG. Read-write. Reset: 1. bit10.
9	GDCSOC_RAS_HW_09_DEBUG. Read-write. Reset: 1. bit9.
8	GDCSOC_RAS_HW_08_DEBUG. Read-write. Reset: 1. bit8.
7	GDCSOC_RAS_HW_07_DEBUG. Read-write. Reset: 0. bit7.
6	GDCSOC_RAS_HW_06_DEBUG. Read-write. Reset: 0. bit6.
5	GDCSOC_RAS_HW_05_DEBUG. Read-write. Reset: 0. bit5
4	GDCSOC_RAS_HW_04_DEBUG. Read-write. Reset: 0. bit4
3	GDCSOC_RAS_HW_03_DEBUG. Read-write. Reset: 0. bit3.
2	GDCSOC_RAS_HW_02_DEBUG. Read-write. Reset: 0. bit2.
1	GDCSOC_RAS_HW_01_DEBUG. Read-write. Reset: 0. bit1.
0	GDCSOC_RAS_HW_00_DEBUG. Read-write. Reset: 0. bit0.

**NBIO0NBIFSHUBMM0x00018880...NBIO1NBIFSHUBMM1x00018880
(SYSHUBMM::GDCSOC_RAS_LEAF0_CTRL)**

Read-write. Reset: 0018_0F61h.

GDCSOC [RAS](#) LEAF0 Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018880; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018880; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:21	Reserved.
20	GDCSOC_RAS_LEAF0_CTRL_RCVERREVENT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf0 control for log sdp errevent error to mca.
19	GDCSOC_RAS_LEAF0_CTRL_TIMEOUT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf0 control for log timeout error to mca.
18	GDCSOC_RAS_LEAF0_CTRL_POISON_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf0 control for log poison error to mca.
17	GDCSOC_RAS_LEAF0_CTRL_PARITY_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf0 control for log parity error to mca.
16:12	Reserved.
11	GDCSOC_RAS_LEAF0_CTRL_EGRESS_STALL_PROP_EN. Read-write. Reset: 1. RAS Leaf0 control to propagate egress stall.
10	GDCSOC_RAS_LEAF0_CTRL_ERR_EVENT_PROP_EN. Read-write. Reset: 1. RAS Leaf0 control to propagate errEvent.
9	GDCSOC_RAS_LEAF0_CTRL_EGRESS_STALL_GEN_EN. Read-write. Reset: 1. RAS Leaf0 control to propagate egress stall.
8	GDCSOC_RAS_LEAF0_CTRL_ERR_EVENT_GEN_EN. Read-write. Reset: 1. RAS Leaf0 control to propagate errEvent.
7	Reserved.
6	GDCSOC_RAS_LEAF0_CTRL_RCVERREVENT_STALL_EN. Read-write. Reset: 1. RAS Leaf0 control for stalling its egress port when detecting parity error.
5	GDCSOC_RAS_LEAF0_CTRL_RCVERREVENT_ERREVENT_EN. Read-write. Reset: 1. RAS Leaf0 control for sending error event when detecting parity error.
4	GDCSOC_RAS_LEAF0_CTRL_PARITY_STALL_EN. Read-write. Reset: 0. RAS Leaf0 control for stalling its egress port when detecting parity error.
3	GDCSOC_RAS_LEAF0_CTRL_PARITY_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf0 control for sending error event when detecting parity error.
2	GDCSOC_RAS_LEAF0_CTRL_POISON_STALL_EN. Read-write. Reset: 0. RAS Leaf0 control for stalling its egress port when detecting poison data.
1	GDCSOC_RAS_LEAF0_CTRL_POISON_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf0 control for sending error event when detecting poison data.
0	GDCSOC_RAS_LEAF0_CTRL_ERR_EVENT_DET_EN. Read-write. Reset: 1. RAS Leaf0 control bit for port err event detection.

**NBIO0NBIFSHUBMM0x00018884...NBIO1NBIFSHUBMM1x00018884
(SYSHUBMM::GDCSOC_RAS_LEAF1_CTRL)**

Read-write. Reset: 0018_0F61h.

GDCSOC [RAS](#) LEAF1 Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018884; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018884; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:21	Reserved.
20	GDCSOC_RAS_LEAF1_CTRL_RCVERREVENT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf1 control for log sdp errevent error to mca.
19	GDCSOC_RAS_LEAF1_CTRL_TIMEOUT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf1 control for log timeout error to mca.
18	GDCSOC_RAS_LEAF1_CTRL_POISON_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf1 control for log poison error to mca.
17	GDCSOC_RAS_LEAF1_CTRL_PARITY_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf1 control for log parity error to mca.
16:12	Reserved.
11	GDCSOC_RAS_LEAF1_CTRL_EGRESS_STALL_PROP_EN. Read-write. Reset: 1. RAS Leaf1 control to propagate egress stall.
10	GDCSOC_RAS_LEAF1_CTRL_ERR_EVENT_PROP_EN. Read-write. Reset: 1. RAS Leaf1 control to propagate errEvent.
9	GDCSOC_RAS_LEAF1_CTRL_EGRESS_STALL_GEN_EN. Read-write. Reset: 1. RAS Leaf1 control to propagate egress stall.
8	GDCSOC_RAS_LEAF1_CTRL_ERR_EVENT_GEN_EN. Read-write. Reset: 1. RAS Leaf1 control to propagate errEvent.
7	Reserved.
6	GDCSOC_RAS_LEAF1_CTRL_RCVERREVENT_STALL_EN. Read-write. Reset: 1. RAS Leaf1 control for stalling its egress port when detecting parity error.
5	GDCSOC_RAS_LEAF1_CTRL_RCVERREVENT_ERREVENT_EN. Read-write. Reset: 1. RAS Leaf1 control for sending error event when detecting parity error.
4	GDCSOC_RAS_LEAF1_CTRL_PARITY_STALL_EN. Read-write. Reset: 0. RAS Leaf1 control for stalling its egress port when detecting parity error.
3	GDCSOC_RAS_LEAF1_CTRL_PARITY_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf1 control for sending error event when detecting parity error.
2	GDCSOC_RAS_LEAF1_CTRL_POISON_STALL_EN. Read-write. Reset: 0. RAS Leaf1 control for stalling its egress port when detecting poison data.
1	GDCSOC_RAS_LEAF1_CTRL_POISON_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf1 control for sending error event when detecting poison data.
0	GDCSOC_RAS_LEAF1_CTRL_ERR_EVENT_DET_EN. Read-write. Reset: 1. RAS Leaf1 control bit for port err event detection.

**NBIO0NBIFSHUBMM0x00018888...NBIO1NBIFSHUBMM1x00018888
(SYSHUBMM::GDCSOC_RAS_LEAF2_CTRL)**

Read-write. Reset: 0018_0F61h.

GDCSOC [RAS](#) LEAF2 Control register.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x00018888; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x00018888; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:21	Reserved.
20	GDCSOC_RAS_LEAF2_CTRL_RCVERREVENT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf2 control for log sdp errevent error to mca.
19	GDCSOC_RAS_LEAF2_CTRL_TIMEOUT_ERREVENT_LOG_MCA. Read-write. Reset: 1. RAS Leaf2 control for log timeout error to mca.
18	GDCSOC_RAS_LEAF2_CTRL_POISON_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf2 control for log poison error to mca.
17	GDCSOC_RAS_LEAF2_CTRL_PARITY_ERREVENT_LOG_MCA. Read-write. Reset: 0. RAS Leaf2 control for log parity error to mca.
16:12	Reserved.
11	GDCSOC_RAS_LEAF2_CTRL_EGRESS_STALL_PROP_EN. Read-write. Reset: 1. RAS Leaf2 control to propagate egress stall.
10	GDCSOC_RAS_LEAF2_CTRL_ERR_EVENT_PROP_EN. Read-write. Reset: 1. RAS Leaf2 control to propagate errEvent.
9	GDCSOC_RAS_LEAF2_CTRL_EGRESS_STALL_GEN_EN. Read-write. Reset: 1. RAS Leaf2 control to propagate egress stall.
8	GDCSOC_RAS_LEAF2_CTRL_ERR_EVENT_GEN_EN. Read-write. Reset: 1. RAS Leaf2 control to propagate errEvent.
7	Reserved.
6	GDCSOC_RAS_LEAF2_CTRL_RCVERREVENT_STALL_EN. Read-write. Reset: 1. RAS Leaf2 control for stalling its egress port when detecting parity error.
5	GDCSOC_RAS_LEAF2_CTRL_RCVERREVENT_ERREVENT_EN. Read-write. Reset: 1. RAS Leaf2 control for sending error event when detecting parity error.
4	GDCSOC_RAS_LEAF2_CTRL_PARITY_STALL_EN. Read-write. Reset: 0. RAS Leaf2 control for stalling its egress port when detecting parity error.
3	GDCSOC_RAS_LEAF2_CTRL_PARITY_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf2 control for sending error event when detecting parity error.
2	GDCSOC_RAS_LEAF2_CTRL_POISON_STALL_EN. Read-write. Reset: 0. RAS Leaf2 control for stalling its egress port when detecting poison data.
1	GDCSOC_RAS_LEAF2_CTRL_POISON_ERREVENT_EN. Read-write. Reset: 0. RAS Leaf2 control for sending error event when detecting poison data.
0	GDCSOC_RAS_LEAF2_CTRL_ERR_EVENT_DET_EN. Read-write. Reset: 1. RAS Leaf2 control bit for port err event detection.

NBIO[0...1]NBIFSHUBMM0x0001888C (SYSHUBMM::GDCSOC_RAS_LEAF3_CTRL)

Read-write. Reset: 0018_0F61h.

GDCSOC [RAS](#) LEAF3 Control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001888C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:21	Reserved.
20	GDCSOC_RAS_LEAF3_CTRL_RCVERREVENT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf3 control for log sdp errevent error to mca.
19	GDCSOC_RAS_LEAF3_CTRL_TIMEOUT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf3 control for log timeout error to mca.
18	GDCSOC_RAS_LEAF3_CTRL_POISON_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf3 control for log poison error to mca.
17	GDCSOC_RAS_LEAF3_CTRL_PARITY_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf3 control for log parity error to mca.
16:12	Reserved.
11	GDCSOC_RAS_LEAF3_CTRL_EGRESS_STALL_PROP_EN . Read-write. Reset: 1. RAS Leaf3 control to propagate egress stall.
10	GDCSOC_RAS_LEAF3_CTRL_ERR_EVENT_PROP_EN . Read-write. Reset: 1. RAS Leaf3 control to propagate errEvent.
9	GDCSOC_RAS_LEAF3_CTRL_EGRESS_STALL_GEN_EN . Read-write. Reset: 1. RAS Leaf3 control to propagate egress stall.
8	GDCSOC_RAS_LEAF3_CTRL_ERR_EVENT_GEN_EN . Read-write. Reset: 1. RAS Leaf3 control to propagate errEvent.
7	Reserved.
6	GDCSOC_RAS_LEAF3_CTRL_RCVERREVENT_STALL_EN . Read-write. Reset: 1. RAS Leaf3 control for stalling its egress port when dectecting parity error.
5	GDCSOC_RAS_LEAF3_CTRL_RCVERREVENT_ERREVENT_EN . Read-write. Reset: 1. RAS Leaf3 control for sending error event when dectecting parity error.
4	GDCSOC_RAS_LEAF3_CTRL_PARITY_STALL_EN . Read-write. Reset: 0. RAS Leaf3 control for stalling its egress port when dectecting parity error.
3	GDCSOC_RAS_LEAF3_CTRL_PARITY_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf3 control for sending error event when dectecting parity error.
2	GDCSOC_RAS_LEAF3_CTRL_POISON_STALL_EN . Read-write. Reset: 0. RAS Leaf3 control for stalling its egress port when dectecting poison data.
1	GDCSOC_RAS_LEAF3_CTRL_POISON_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf3 control for sending error event when dectecting poison data.
0	GDCSOC_RAS_LEAF3_CTRL_ERR_EVENT_DET_EN . Read-write. Reset: 1. RAS Leaf3 control bit for port err event detection.

**NBIO0NBIFSHUBMM0x000188C0...NBIO1NBIFSHUBMM1x000188C0
(SYSHUBMM::GDCSOC_RAS_LEAF0_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCSOC [RAS](#) LEAF0 Control register.`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x000188C0; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x000188C0; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h`

Bits	Description
31:12	Reserved.
11	GDCSOC_RAS_LEAF0_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 stalled egress port from propagated stall.
10	GDCSOC_RAS_LEAF0_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 sent error event from propagated errEvent.
9	GDCSOC_RAS_LEAF0_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 has stalled egress port from self-generated error.
8	GDCSOC_RAS_LEAF0_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCSOC_RAS_LEAF0_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 status for self-detected parity error recording.
1	GDCSOC_RAS_LEAF0_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 status for self-detected poison data recording.
0	GDCSOC_RAS_LEAF0_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 status for SDP error event receive recording.

**NBIO0NBIFSHUBMM0x000188C4...NBIO1NBIFSHUBMM1x000188C4
(SYSHUBMM::GDCSOC_RAS_LEAF1_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCSOC [RAS](#) LEAF1 Control register.`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x000188C4; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x000188C4; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h`

Bits	Description
31:12	Reserved.
11	GDCSOC_RAS_LEAF1_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 stalled egress port from propagated stall.
10	GDCSOC_RAS_LEAF1_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 sent error event from propagated errEvent.
9	GDCSOC_RAS_LEAF1_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 has stalled egress port from self-generated error.
8	GDCSOC_RAS_LEAF1_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCSOC_RAS_LEAF1_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 status for self-detected parity error recording.
1	GDCSOC_RAS_LEAF1_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 status for self-detected poison data recording.
0	GDCSOC_RAS_LEAF1_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 status for SDP error event receive recording.

**NBIO0NBIFSHUBMM0x000188C8...NBIO1NBIFSHUBMM1x000188C8
(SYSHUBMM::GDCSOC_RAS_LEAF2_STATUS)**

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCSOC [RAS](#) LEAF2 Control register._inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x000188C8; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x000188C8; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:12	Reserved.
11	GDCSOC_RAS_LEAF2_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 stalled egress port from propagated stall.
10	GDCSOC_RAS_LEAF2_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 sent error event from propagated errEvent.
9	GDCSOC_RAS_LEAF2_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 has stalled egress port from self-generated error.
8	GDCSOC_RAS_LEAF2_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCSOC_RAS_LEAF2_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 status for self-detected parity error recording.
1	GDCSOC_RAS_LEAF2_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 status for self-detected poison data recording.
0	GDCSOC_RAS_LEAF2_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf2 status for SDP error event receive recording.

NBIO[0...1]NBIFSHUBMM0x000188CC (SYSHUBMM::GDCSOC_RAS_LEAF3_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCSOC [RAS](#) LEAF3 Control register._instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x000188CC; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:12	Reserved.
11	GDCSOC_RAS_LEAF3_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 stalled egress port from propagated stall.
10	GDCSOC_RAS_LEAF3_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 sent error event from propagated errEvent.
9	GDCSOC_RAS_LEAF3_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 has stalled egress port from self-generated error.
8	GDCSOC_RAS_LEAF3_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCSOC_RAS_LEAF3_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 status for self-detected parity error recording.
1	GDCSOC_RAS_LEAF3_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 status for self-detected poison data recording.
0	GDCSOC_RAS_LEAF3_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf3 status for SDP error event receive recording.

NBIO[0...1]NBIFSHUBMM0x00019000 (SYSHUBMM::GDCSHUB_ERR_RSP_CNTL)

Read-write. Reset: 0000_001Ch.

GDCSHUB Error Response Control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00019000; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:6	Reserved.
5	GDCSHUB_RDRSP_DATASTATUS_ACCUM_EN. Read-write. Reset: 0. 0 -- Don't Accumulate the Read Response Data Status; 1 -- Accumulate the Read Response Data Status.
4	GDCSHUB_RDRSP_STATUS_ACCUM_EN. Read-write. Reset: 1. 0 -- Don't Accumulate the Read Response Status; 1 -- Accumulate the Read Response Status.
3	GDCSHUB_RDRSP_FORCE_DATA. Read-write. Reset: 1. 0 -- Force the Response Data to all 0; 1 -- Force the Response Data to all 1.
2	GDCSHUB_RDRSP_FORCE_EN. Read-write. Reset: 1. 0 -- Not Force the Response Data to all 0 or 1; 1 -- Force the Response Data to all 0 or 1.
1	GDCSHUB_RDRSP_ACCUM_SEL. Read-write. Reset: 0. 0 -- DECERR has higher priority when accumulate RdRspStatus, 1 -- SLVERR has higher priority when accumulate RdRspStatus.
0	GDCSHUB_RDRSP_BYPASS. Read-write. Reset: 0. 0 -- Not Bypass the Read Response Error Check; 1 -- Bypass the Read Response Error Check.

NBIO[0...1]NBIFSHUBMM0x00019040 (SYSHUBMM::GDCSHUB_RAS_CENTRAL_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCSHUB [RAS](#) CENTRAL STATUS register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00019040; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:4	Reserved.
3	GDCSHUB_C2L_ErrEvent_det. Read,Write-1-to-clear. Reset: 0. propagated ErrEvent_det.
2	GDCSHUB_C2L_EgStall_det. Read,Write-1-to-clear. Reset: 0. propagated EgStall_det.
1	GDCSHUB_L2C_ErrEvent_det. Read,Write-1-to-clear. Reset: 0. local ErrEvent_det.
0	GDCSHUB_L2C_EgStall_det. Read,Write-1-to-clear. Reset: 0. local EgStall_det.

NBIO[0...1]NBIFSHUBMM0x00019044 (SYSHUBMM::GDCSHUB_RAS_HW_DEBUG)

Read-write. Reset: FF00_FF00h.

GDCSHUB hardware debug register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00019044; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31	GDCSHUB_RAS_HW_31_DEBUG. Read-write. Reset: 1. bit31
30	GDCSHUB_RAS_HW_30_DEBUG. Read-write. Reset: 1. bit30.
29	GDCSHUB_RAS_HW_29_DEBUG. Read-write. Reset: 1. bit29.
28	GDCSHUB_RAS_HW_28_DEBUG. Read-write. Reset: 1. bit28.
27	GDCSHUB_RAS_HW_27_DEBUG. Read-write. Reset: 1. bit27.
26	GDCSHUB_RAS_HW_26_DEBUG. Read-write. Reset: 1. bit26.
25	GDCSHUB_RAS_HW_25_DEBUG. Read-write. Reset: 1. bit25.
24	GDCSHUB_RAS_HW_24_DEBUG. Read-write. Reset: 1. bit24.
23	GDCSHUB_RAS_HW_23_DEBUG. Read-write. Reset: 0. bit23.
22	GDCSHUB_RAS_HW_22_DEBUG. Read-write. Reset: 0. bit22.
21	GDCSHUB_RAS_HW_21_DEBUG. Read-write. Reset: 0. bit21
20	GDCSHUB_RAS_HW_20_DEBUG. Read-write. Reset: 0. bit20
19	GDCSHUB_RAS_HW_19_DEBUG. Read-write. Reset: 0. bit19.
18	GDCSHUB_RAS_HW_18_DEBUG. Read-write. Reset: 0. bit18.
17	GDCSHUB_RAS_HW_17_DEBUG. Read-write. Reset: 0. bit17.
16	GDCSHUB_RAS_HW_16_DEBUG. Read-write. Reset: 0. bit16.
15	GDCSHUB_RAS_HW_15_DEBUG. Read-write. Reset: 1. bit15
14	GDCSHUB_RAS_HW_14_DEBUG. Read-write. Reset: 1. bit14.
13	GDCSHUB_RAS_HW_13_DEBUG. Read-write. Reset: 1. bit13.
12	GDCSHUB_RAS_HW_12_DEBUG. Read-write. Reset: 1. bit12.
11	GDCSHUB_RAS_HW_11_DEBUG. Read-write. Reset: 1. bit11.
10	GDCSHUB_RAS_HW_10_DEBUG. Read-write. Reset: 1. bit10.
9	GDCSHUB_RAS_HW_09_DEBUG. Read-write. Reset: 1. bit9.
8	GDCSHUB_RAS_HW_08_DEBUG. Read-write. Reset: 1. bit8.
7	GDCSHUB_RAS_HW_07_DEBUG. Read-write. Reset: 0. bit7.
6	GDCSHUB_RAS_HW_06_DEBUG. Read-write. Reset: 0. bit6.
5	GDCSHUB_RAS_HW_05_DEBUG. Read-write. Reset: 0. bit5
4	GDCSHUB_RAS_HW_04_DEBUG. Read-write. Reset: 0. bit4
3	GDCSHUB_RAS_HW_03_DEBUG. Read-write. Reset: 0. bit3.
2	GDCSHUB_RAS_HW_02_DEBUG. Read-write. Reset: 0. bit2.
1	GDCSHUB_RAS_HW_01_DEBUG. Read-write. Reset: 0. bit1.
0	GDCSHUB_RAS_HW_00_DEBUG. Read-write. Reset: 0. bit0.

NBIO[0...1]NBIFSHUBMM0x00019080 (SYSHUBMM::GDCSHUB_RAS_LEAF0_CTRL)

Read-write. Reset: 0018_0F61h.

GDCSHUB [RAS](#) LEAF0 Control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00019080; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:21	Reserved.
20	GDCSHUB_RAS_LEAF0_CTRL_RCVERREVENT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf0 control for log sdp errevent error to mca.
19	GDCSHUB_RAS_LEAF0_CTRL_TIMEOUT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf0 control for log timeout error to mca.
18	GDCSHUB_RAS_LEAF0_CTRL_POISON_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf0 control for log poison error to mca.
17	GDCSHUB_RAS_LEAF0_CTRL_PARITY_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf0 control for log parity error to mca.
16:12	Reserved.
11	GDCSHUB_RAS_LEAF0_CTRL_EGRESS_STALL_PROP_EN . Read-write. Reset: 1. RAS Leaf0 control to propagate egress stall.
10	GDCSHUB_RAS_LEAF0_CTRL_ERR_EVENT_PROP_EN . Read-write. Reset: 1. RAS Leaf0 control to propagate errEvent.
9	GDCSHUB_RAS_LEAF0_CTRL_EGRESS_STALL_GEN_EN . Read-write. Reset: 1. RAS Leaf0 control to propagate egress stall.
8	GDCSHUB_RAS_LEAF0_CTRL_ERR_EVENT_GEN_EN . Read-write. Reset: 1. RAS Leaf0 control to propagate errEvent.
7	Reserved.
6	GDCSHUB_RAS_LEAF0_CTRL_RCVERREVENT_STALL_EN . Read-write. Reset: 1. RAS Leaf0 control for stalling its egress port when dectecting parity error.
5	GDCSHUB_RAS_LEAF0_CTRL_RCVERREVENT_ERREVENT_EN . Read-write. Reset: 1. RAS Leaf0 control for sending error event when dectecting parity error.
4	GDCSHUB_RAS_LEAF0_CTRL_PARITY_STALL_EN . Read-write. Reset: 0. RAS Leaf0 control for stalling its egress port when dectecting parity error.
3	GDCSHUB_RAS_LEAF0_CTRL_PARITY_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf0 control for sending error event when dectecting parity error.
2	GDCSHUB_RAS_LEAF0_CTRL_POISON_STALL_EN . Read-write. Reset: 0. RAS Leaf0 control for stalling its egress port when dectecting poison data.
1	GDCSHUB_RAS_LEAF0_CTRL_POISON_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf0 control for sending error event when dectecting poison data.
0	GDCSHUB_RAS_LEAF0_CTRL_ERR_EVENT_DET_EN . Read-write. Reset: 1. RAS Leaf0 control bit for port err event detection.

NBIO[0...1]NBIFSHUBMM0x00019084 (SYSHUBMM::GDCSHUB_RAS_LEAF1_CTRL)

Read-write. Reset: 0018_0F61h.

GDCSHUB [RAS](#) LEAF1 Control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00019084; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:21	Reserved.
20	GDCSHUB_RAS_LEAF1_CTRL_RCVERREVENT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf1 control for log sdp errevent error to mca.
19	GDCSHUB_RAS_LEAF1_CTRL_TIMEOUT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf1 control for log timeout error to mca.
18	GDCSHUB_RAS_LEAF1_CTRL_POISON_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf1 control for log poison error to mca.
17	GDCSHUB_RAS_LEAF1_CTRL_PARITY_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf1 control for log parity error to mca.
16:12	Reserved.
11	GDCSHUB_RAS_LEAF1_CTRL_EGRESS_STALL_PROP_EN . Read-write. Reset: 1. RAS Leaf1 control to propagate egress stall.
10	GDCSHUB_RAS_LEAF1_CTRL_ERR_EVENT_PROP_EN . Read-write. Reset: 1. RAS Leaf1 control to propagate errEvent.
9	GDCSHUB_RAS_LEAF1_CTRL_EGRESS_STALL_GEN_EN . Read-write. Reset: 1. RAS Leaf1 control to propagate egress stall.
8	GDCSHUB_RAS_LEAF1_CTRL_ERR_EVENT_GEN_EN . Read-write. Reset: 1. RAS Leaf1 control to propagate errEvent.
7	Reserved.
6	GDCSHUB_RAS_LEAF1_CTRL_RCVERREVENT_STALL_EN . Read-write. Reset: 1. RAS Leaf1 control for stalling its egress port when dectecting parity error.
5	GDCSHUB_RAS_LEAF1_CTRL_RCVERREVENT_ERREVENT_EN . Read-write. Reset: 1. RAS Leaf1 control for sending error event when dectecting parity error.
4	GDCSHUB_RAS_LEAF1_CTRL_PARITY_STALL_EN . Read-write. Reset: 0. RAS Leaf1 control for stalling its egress port when dectecting parity error.
3	GDCSHUB_RAS_LEAF1_CTRL_PARITY_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf1 control for sending error event when dectecting parity error.
2	GDCSHUB_RAS_LEAF1_CTRL_POISON_STALL_EN . Read-write. Reset: 0. RAS Leaf1 control for stalling its egress port when dectecting poison data.
1	GDCSHUB_RAS_LEAF1_CTRL_POISON_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf1 control for sending error event when dectecting poison data.
0	GDCSHUB_RAS_LEAF1_CTRL_ERR_EVENT_DET_EN . Read-write. Reset: 1. RAS Leaf1 control bit for port err event detection.

NBIO[0...1]NBIFSHUBMM0x00019088 (SYSHUBMM::GDCSHUB_RAS_LEAF2_CTRL)

Read-write. Reset: 0018_0F61h.

GDCSHUB [RAS](#) LEAF2 Control register.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x00019088; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:21	Reserved.
20	GDCSHUB_RAS_LEAF2_CTRL_RCVERREVENT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf2 control for log sdp errevent error to mca.
19	GDCSHUB_RAS_LEAF2_CTRL_TIMEOUT_ERREVENT_LOG_MCA . Read-write. Reset: 1. RAS Leaf2 control for log timeout error to mca.
18	GDCSHUB_RAS_LEAF2_CTRL_POISON_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf2 control for log poison error to mca.
17	GDCSHUB_RAS_LEAF2_CTRL_PARITY_ERREVENT_LOG_MCA . Read-write. Reset: 0. RAS Leaf2 control for log parity error to mca.
16:12	Reserved.
11	GDCSHUB_RAS_LEAF2_CTRL_EGRESS_STALL_PROP_EN . Read-write. Reset: 1. RAS Leaf2 control to propagate egress stall.
10	GDCSHUB_RAS_LEAF2_CTRL_ERR_EVENT_PROP_EN . Read-write. Reset: 1. RAS Leaf2 control to propagate errEvent.
9	GDCSHUB_RAS_LEAF2_CTRL_EGRESS_STALL_GEN_EN . Read-write. Reset: 1. RAS Leaf2 control to propagate egress stall.
8	GDCSHUB_RAS_LEAF2_CTRL_ERR_EVENT_GEN_EN . Read-write. Reset: 1. RAS Leaf2 control to propagate errEvent.
7	Reserved.
6	GDCSHUB_RAS_LEAF2_CTRL_RCVERREVENT_STALL_EN . Read-write. Reset: 1. RAS Leaf2 control for stalling its egress port when dectecting parity error.
5	GDCSHUB_RAS_LEAF2_CTRL_RCVERREVENT_ERREVENT_EN . Read-write. Reset: 1. RAS Leaf2 control for sending error event when dectecting parity error.
4	GDCSHUB_RAS_LEAF2_CTRL_PARITY_STALL_EN . Read-write. Reset: 0. RAS Leaf2 control for stalling its egress port when dectecting parity error.
3	GDCSHUB_RAS_LEAF2_CTRL_PARITY_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf2 control for sending error event when dectecting parity error.
2	GDCSHUB_RAS_LEAF2_CTRL_POISON_STALL_EN . Read-write. Reset: 0. RAS Leaf2 control for stalling its egress port when dectecting poison data.
1	GDCSHUB_RAS_LEAF2_CTRL_POISON_ERREVENT_EN . Read-write. Reset: 0. RAS Leaf2 control for sending error event when dectecting poison data.
0	GDCSHUB_RAS_LEAF2_CTRL_ERR_EVENT_DET_EN . Read-write. Reset: 1. RAS Leaf2 control bit for port err event detection.

NBIO[0...1]NBIFSHUBMM0x000190C0 (SYSHUBMM::GDCSHUB_RAS_LEAF0_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCSHUB [RAS](#) LEAF0 Control register.

Warm-reset persistent.

`_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x000190C0; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h`

Bits	Description
31:12	Reserved.
11	GDCSHUB_RAS_LEAF0_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 stalled egress port from propagated stall.
10	GDCSHUB_RAS_LEAF0_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 sent error event from propagated errEvent.
9	GDCSHUB_RAS_LEAF0_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 has stalled egress port from self-generated error.
8	GDCSHUB_RAS_LEAF0_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCSHUB_RAS_LEAF0_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 status for self-detected parity error recording.
1	GDCSHUB_RAS_LEAF0_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 status for self-detected poison data recording.
0	GDCSHUB_RAS_LEAF0_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf0 status for SDP error event receive recording.

NBIO[0...1]NBIFSHUBMM0x000190C4 (SYSHUBMM::GDCSHUB_RAS_LEAF1_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCSHUB [RAS](#) LEAF1 Control register.

Warm-reset persistent.

`_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x000190C4; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h`

Bits	Description
31:12	Reserved.
11	GDCSHUB_RAS_LEAF1_STATUS_EGRESS_STALLED_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 stalled egress port from propagated stall.
10	GDCSHUB_RAS_LEAF1_STATUS_ERR_EVENT_PROP_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 sent error event from propagated errEvent.
9	GDCSHUB_RAS_LEAF1_STATUS_EGRESS_STALLED_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 has stalled egress port from self-generated error.
8	GDCSHUB_RAS_LEAF1_STATUS_ERR_EVENT_GENN_STAT. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCSHUB_RAS_LEAF1_STATUS_PARITY_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 status for self-detected parity error recording.
1	GDCSHUB_RAS_LEAF1_STATUS_POISON_ERR_DET. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 status for self-detected poison data recording.
0	GDCSHUB_RAS_LEAF1_STATUS_ERR_EVENT_RECV. Read,Write-1-to-clear. Reset: 0. RAS Leaf1 status for SDP error event receive recording.

NBIO[0...1]NBIFSHUBMM0x000190C8 (SYSHUBMM::GDCSHUB_RAS_LEAF2_STATUS)

Read,Write-1-to-clear. Reset: 0000_0000h.

GDCSHUB [RAS](#) LEAF2 Control register.

Warm-reset persistent.

`_inst[NBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x000190C8; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h`

Bits	Description
31:12	Reserved.
11	GDCSHUB_RAS_LEAF2_STATUS_EGRESS_STALLED_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 stalled egress port from propagated stall.
10	GDCSHUB_RAS_LEAF2_STATUS_ERR_EVENT_PROP_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 sent error event from propagated errEvent.
9	GDCSHUB_RAS_LEAF2_STATUS_EGRESS_STALLED_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 has stalled egress port from self-generated error.
8	GDCSHUB_RAS_LEAF2_STATUS_ERR_EVENT_GENN_STAT . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 has sent errEvent from self-generated error.
7:3	Reserved.
2	GDCSHUB_RAS_LEAF2_STATUS_PARITY_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 status for self-detected parity error recording.
1	GDCSHUB_RAS_LEAF2_STATUS_POISON_ERR_DET . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 status for self-detected poison data recording.
0	GDCSHUB_RAS_LEAF2_STATUS_ERR_EVENT_RECV . Read,Write-1-to-clear. Reset: 0. RAS Leaf2 status for SDP error event receive recording.

NBIO0NBIFSHUBMM0x0001D000...NBIO1NBIFSHUBMM1x0001D000 (SYSHUBMM::A2S_CNTL2_SEC_CL0)

Read-write. Reset: 0000_0006h.

A2S control register for MPDMATF.

`_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0001D000; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h``_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0001D000; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h`

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

**NBIO0NBIFSHUBMM0x0001D004...NBIO1NBIFSHUBMM1x0001D004
(SYSHUBMM::A2S_CNTL2_SEC_CL1)**

Read-write. Reset: 0000_0006h.

A2S control register for MPDMAPM.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0001D004; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0001D004; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

**NBIO0NBIFSHUBMM0x0001D008...NBIO1NBIFSHUBMM1x0001D008
(SYSHUBMM::A2S_CNTL2_SEC_CL2)**

Read-write. Reset: 0000_0006h.

A2S control register for DBGU0.

_inst[NBIF[1:0]]_nbio0_aliasSMN; NBIO0NBIFSHUBMM[1:0]x0001D008; NBIO0NBIFSHUBMM[1:0]=01[5:4]0_0000h

_inst[NBIF[1:0]]_nbio1_aliasSMN; NBIO1NBIFSHUBMM[1:0]x0001D008; NBIO1NBIFSHUBMM[1:0]=01[7:6]0_0000h

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D00C (SYSHUBMM::A2S_CNTL2_SEC_CL3)

Read-write. Reset: 0000_0006h.

A2S control register for DBGU2.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D00C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D010 (SYSHUBMM::A2S_CNTL2_SEC_CL4)

Read-write. Reset: 0000_0006h.

A2S control register for PSPCCP.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D010; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D014 (SYSHUBMM::A2S_CNTL2_SEC_CL5)

Read-write. Reset: 0000_0006h.

A2S control register for PSPCCP_S.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D014; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D018 (SYSHUBMM::A2S_CNTL2_SEC_CL6)

Read-write. Reset: 0000_0006h.

A2S control register for SATA0.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D018; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D01C (SYSHUBMM::A2S_CNTL2_SEC_CL7)

Read-write. Reset: 0000_0006h.

A2S control register for SATA1.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D01C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D020 (SYSHUBMM::A2S_CNTL2_SEC_CL8)

Read-write. Reset: 0000_0006h.

A2S control register for USB0.

_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D020; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D024 (SYSHUBMM::A2S_CNTL2_SEC_CL9)

Read-write. Reset: 0000_0006h.

A2S control register for [MP1](#)._instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D024; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D028 (SYSHUBMM::A2S_CNTL2_SEC_CL10)

Read-write. Reset: 0000_0006h.

A2S control register for [MPIO](#).`_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D028; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h`

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D02C (SYSHUBMM::A2S_CNTL2_SEC_CL11)

Read-write. Reset: 0000_0000h.

A2S control register for MP0.

`_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D02C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h`

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 0h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D030 (SYSHUBMM::A2S_CNTL2_SEC_CL12)

Read-write. Reset: 0000_0000h.

A2S control register for MP0_S.

`_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D030; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h`

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 0h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D034 (SYSHUBMM::A2S_CNTL2_SEC_CL13)

Read-write. Reset: 0000_0006h.

A2S control register for MPIO_DRAM.

`_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D034; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h`

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D038 (SYSHUBMM::A2S_CNTL2_SEC_CL14)

Read-write. Reset: 0000_0006h.

A2S control register for MP1DRAM.

`_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D038; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h`

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

NBIO[0...1]NBIFSHUBMM0x0001D03C (SYSHUBMM::A2S_CNTL2_SEC_CL15)

Read-write. Reset: 0000_0006h.

A2S control register for ACP.

`_instNBIF0_nbio[1:0]_aliasSMN; NBIO[1:0]NBIFSHUBMM0x0001D03C; NBIO[1:0]NBIFSHUBMM0=01[6,4]0_0000h`

Bits	Description
31:7	Reserved.
6	BYPASS_OVERRIDE_VALUE . Read-write. Reset: 0. Override the SDP Bypass value. 0: bypass value is 0; 1: bypass value is 0.
5	BYPASS_OVERRIDE_EN . Read-write. Reset: 0. Override the SDP Bypass value. 0: disable override; 1: enable override.
4	DBGMSK_MAP . Read-write. Reset: 0. Setting for SDP OrigDataDbgMsk. For PSP with bypass=1, default value set to 1'b1; For others, default value set to 1'b0.
3:0	SECLVL_MAP . Read-write. Reset: 6h. Control SDP ReqSecLevel assignment. For MP0(PSP), default value set to 0x0(highest secure level); Others, default value set to 0x6(IO).

**NBIO0NBIFSHUBMM0x0001D048...NBIO1NBIFSHUBMM1x0001D014
(SYSHUBMM::GDC_SEC_MCA_SMN_CTRL0)**

Read-write. Reset: 4900_5380h.

SYSHUB [MCA SMN](#) sec control register 0.[_instNBIF0_nbio0_aliasSMN](#); NBIO0NBIFSHUBMM0x0001D048; NBIO0NBIFSHUBMM0=0140_0000h[_instNBIF1_nbio0_aliasSMN](#); NBIO0NBIFSHUBMM1x0001D014; NBIO0NBIFSHUBMM1=0150_0000h[_instNBIF0_nbio1_aliasSMN](#); NBIO1NBIFSHUBMM0x0001D048; NBIO1NBIFSHUBMM0=0160_0000h[_instNBIF1_nbio1_aliasSMN](#); NBIO1NBIFSHUBMM1x0001D014; NBIO1NBIFSHUBMM1=0170_0000h

Bits	Description
31:20	MCA_INT_REQ_APER_ID . Read-write. Reset: 490h. Aper_ID for diff aperture access
19:0	MCA_INT_REQ_ADDR . Read-write. Reset: 0_5380h. RSMU access mca address

**NBIO0NBIFSHUBMM0x0001D04C...NBIO1NBIFSHUBMM1x0001D018
(SYSHUBMM::GDC_SEC_MCA_SMN_CTRL1)**

Read-write. Reset: 0000_0200h.

SYSHUB [MCA SMN](#) sec control register 1.[_instNBIF0_nbio0_aliasSMN](#); NBIO0NBIFSHUBMM0x0001D04C; NBIO0NBIFSHUBMM0=0140_0000h[_instNBIF1_nbio0_aliasSMN](#); NBIO0NBIFSHUBMM1x0001D018; NBIO0NBIFSHUBMM1=0150_0000h[_instNBIF0_nbio1_aliasSMN](#); NBIO1NBIFSHUBMM0x0001D04C; NBIO1NBIFSHUBMM0=0160_0000h[_instNBIF1_nbio1_aliasSMN](#); NBIO1NBIFSHUBMM1x0001D018; NBIO1NBIFSHUBMM1=0170_0000h

Bits	Description
31:11	Reserved.
10:8	MCA_SMN_SEC_FLAG . Read-write. Reset: 2h. RSMU sec flag
7:0	MCA_INT_REQ_MCM_ADDR . Read-write. Reset: 00h. RSMU access mca mcm address

NBIO[0...1]NBIFSHUBMM1x00010804 (SYSHUBMM::DMA_CLK0_SW1_SYSHUB_QOS_CNTL)

Read-write. Reset: 0000_001Eh.

[_instNBIF1_nbio\[1:0\]_aliasSMN](#); NBIO[1:0]NBIFSHUBMM1x00010804; NBIO[1:0]NBIFSHUBMM1=01[7,5]0_0000h

Bits	Description
31:9	Reserved.
8:5	QOS_MIN_VALUE . Read-write. Reset: 0h. AXQOS value for low priority request.
4:1	QOS_MAX_VALUE . Read-write. Reset: Fh. AXQOS value for high priority request.
0	QOS_CNTL_MODE . Read-write. Reset: 0. AXQOS control mode.

NBIO[0...1]NBIFSHUBMM1x00010984 (SYSHUBMM::DMA_CLK0_SW1_CL1_CNTL)

Read-write. Reset: 2020_0000h.

client control register for dbgu2, CL1 of DMA SW1 in CLK0 domain.

[_instNBIF1_nbio\[1:0\]_aliasSMN](#); NBIO[1:0]NBIFSHUBMM1x00010984; NBIO[1:0]NBIFSHUBMM1=01[7,5]0_0000h

Bits	Description
31:24	WRITE_WRR_WEIGHT . Read-write. Reset: 20h. weight setting of write request
23:16	READ_WRR_WEIGHT . Read-write. Reset: 20h. weight setting of read request
15:13	Reserved.
12:9	QOS_STATIC_OVERRIDE_VALUE . Read-write. Reset: 0h. AxQOS value for static override.
8	QOS_STATIC_OVERRIDE_EN . Read-write. Reset: 0. Enable static AxQOS override.
7:2	Reserved.
1	LKRST_ON_RS_RESET_EN . Read-write. Reset: 0. Enable Link Reset to reset AXI RegisterSlice, by means of RS_RESET.
0	FLR_ON_RS_RESET_EN . Read-write. Reset: 0. Enable FLR to reset corresponding AXI RegisterSlice, by means of RS_RESET.