

Processor Programming Reference (PPR) for AMD Family 19h Model 11h, Revision B2 Processors Volume 9 of 9

Legal Notices

© 2018-2025 Advanced Micro Devices, Inc. AMD Confidential. All rights reserved.

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of these materials, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of these materials, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by these materials. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

Trademarks:

AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

AGESA is a trademark of Advanced Micro Devices, Inc.

AMD Virtualization is a trademark of Advanced Micro Devices, Inc.

AMD-V is a trademark of Advanced Micro Devices, Inc.

Adobe is a registered trademark of Adobe.

Arm is a registered trademark of Arm Limited.

CXL is a trademark of Compute Express Link Consortium, Inc.

Compute Express Link is a trademark of Compute Express Link Consortium, Inc.

DirectX is a registered trademark of Microsoft Corporation.

EPYC is a trademark of Advanced Micro Devices, Inc.

HyperTransport is a trademark of HyperTransport Consortium.

Infinity Fabric is a trademark of Advanced Micro Devices, Inc.

Linux is a registered trademark of Linus Torvalds.

MIPI I3C is a registered trademark of MIPI Alliance.

Microsoft is a registered trademark of Microsoft Corporation.

PCI Express is a registered trademark of PCI-SIG Corporation.

PCIe is a registered trademark of PCI-SIG Corporation.

SoundWire is a registered trademark of MIPI Alliance, Inc.

Windows is a registered trademark of Microsoft Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Reverse engineering or disassembly is prohibited.

USE OF THIS PRODUCT IN ANY MANNER THAT COMPLIES WITH THE MPEG ACTUAL OR DE FACTO VIDEO AND/OR AUDIO STANDARDS IS EXPRESSLY PROHIBITED WITHOUT ALL NECESSARY LICENSES UNDER APPLICABLE PATENTS. SUCH LICENSES MAY BE ACQUIRED FROM VARIOUS THIRD PARTIES INCLUDING, BUT NOT LIMITED TO, IN THE MPEG PATENT PORTFOLIO, WHICH LICENSE IS AVAILABLE FROM MPEG LA, L.L.C., 6312 S. FIDDLERS GREEN CIRCLE, SUITE 400E, GREENWOOD VILLAGE, COLORADO 80111.

List of Chapters

Volume 1:

- 1** [Overview](#)
- 2** [Core Complex \(CCX\)](#)

Volume 2:

- 3** [Reliability, Availability, and Serviceability \(RAS\) Features](#)
- 4** [System Management Network \(SMN\)](#)

Volume 3:

- 5** [Remote System Management Unit \(RSMU\)](#)

Volume 4:

- 6** [System Management Unit \(SMU\)](#)

Volume 5:

- 7** [Security](#)
- 8** [Advanced Platform Management Link \(APML\)](#)
- 9** [SB Temperature Sensor Interface \(SB-TSI\)](#)
- 10** [Host System Management Port \(HSMP\)](#)
- 11** [Data Fabric \(DF\)](#)
- 12** [Unified Memory Controller \(UMC\)](#)

Volume 6:

- 13** [Northbridge IO \(NBIO\)](#)

Volume 7:

- 14** [Fusion Controller Hub \(FCH\)](#)

Volume 8:

- 15** [System Hub \(SYSHUB\)](#)

Volume 9:

- 16** **DXIO**

List of Namespaces

List of Definitions

Table of Contents

16	DXIO
16.1	DXIO Subsystem Overview
16.1.1	Definitions
16.2	KPX
16.2.1	Overview
16.2.2	Supported PHY Sharing Configuration
16.3	DXIO Registers
16.3.1	PCS_DXIO Registers

List of Figures

Figure 66: Serdes Container Logical View Connectivity

List of Tables

Table 298: Link Definitions

16 DXIO

16.1 DXIO Subsystem Overview

The DXIO subsystem provides a systematic infrastructure for sharing SERDES PHY I/Os among multiple serial protocols through a combined hardware and firmware solution. This block of logic consists of:

- [PCS](#) (Physical Coding Sub-layer) logic
- SERDES PHY (Serial/Deserial Physical Layer) logic
- A processor-wide, distributed, compressed-packet, crossbar/router responsible for mapping various protocol controllers to the PHY
- Topology management firmware

The DXIO subsystem provides a flexible platform-level solution for configuring AMD's processors to align to a variety of platform interface requirements.

16.1.1 Definitions

Table 298: Link Definitions

Term	Description
DXIO	Distributed IO Crossbar Subsystem
PMA	Physical Media Access. a.k.a. PHY
PIK	PHY Interface Kompressor
DPIK	PHY Interface De-Kompressor
KPRI	Kompressed Physical-to-Raw PCS Interface
KPMX	KPRI multiplexing element
KPFIPO	KPRI Transmit Elasticity FIFO element
KPNP	Kompressed Packet Near PHY element
GOP	GMI over PCIe® link, referred to as the data link layer of either xGMI or WAFL
GOPX1	GMI over PCIe link, with a link-width of 1 lane, referred to as WAFL link layer
GOPX16	GMI over PCIe link, with a link-width of 16 lanes, referred to as xGMI data link layer
Dentist Feature	This feature intended to dynamically throttle the programmable RefClk clock branch in a configurable and periodic manner to generate an effectively low RefClk toggling rate. It is configured via the dentist ratio setting when the PCS or KPX is idle. The dentist ratio setting ranges from 0x1 to 0x7. For example, 0x1 setting reduces the toggling rate by a factor of two, while 0x6 reduces the toggling rate by a factor of sixty-four. 0x7 setting shuts off RefClk permanently. It can be applied to unused PCS or KPX container, which do not need to respond to any external handshaking like RSMU access. This feature implemented in PCS and KPX is activated when there is outstanding register transactions and UPI2 transactions.

16.2 KPX

16.2.1 Overview

The KPX block is a group of logical design blocks located between the [PCS](#) and PHY. The KPX allows multiple interface protocol controllers to share a set of PHYs based on the usage scenario of the chip.

16.2.2 Supported PHY Sharing Configuration

DXIO SERDES containers provide serial links to logic protocol controllers such as XGMI, [PCIe](#) and SATA. There are eight SERDES containers in the design, and each container is in type of SERDES A or SERDES B variant. The 2 SERDES A container instances support all 3 kinds of serial protocols while the 6 SERDES B container instances only support XGMI and PCIe but not SATA.

The logical connectivity of SERDES containers in SOC level is shown in Figure 66 [Serdes Container Logical View Connectivity].




Figure 66: Serdes Container Logical View Connectivity

Each SERDES container instance connects with a x16 PCIe controller and a x16 XGMI controller. SERDES A container instances also connect to two by-8 SATA controller instances. Each SERDES container instantiates XGMI PCS wrappers, PCIe PCS wrappers, SATA PCS wrappers (SERDES A only), SERDES PHY macros, and the rest of DXIO designs. PHY instances in SERDES container support multiple serial protocols through the data-path multiplexing and de-multiplexing logic which is configured through KPMX registers. There are four PHY instances in each SERDES container, where each SERDES container is 4-lanes wide.

The registers of a SERDES container is accessed through its RSMU instances. There are multiple RSMU instances embedded inside a SERDES controller. In SERDES container, each PCS wrapper has a dedicated RSMU instance and

there is a single KPX RSMU to access the registers for KPMX or PHY of the SERDES container.

16.3 DXIO Registers

16.3.1 PCS_DXIO Registers

CCD00KPX0CCDPCSCFGx00000000...WAFLCNTRP5WAFL1x00009000 **(PCS::DXIO::DEBUG_RESET_REGISTER)**

Read-write. Reset: 0000_0000h.

Debug related reset controls

_ccd0_inst[CCD00GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00000000; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_inst[CCD00GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD00PCS[1:0]CCDPCSCFGx00009000; CCD00PCS[1:0]CCDPCSCFG=30[8:7]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00000000; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD01PCS[1:0]CCDPCSCFGx00009000; CCD01PCS[1:0]CCDPCSCFG=32[8:7]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00000000; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD02PCS[1:0]CCDPCSCFGx00009000; CCD02PCS[1:0]CCDPCSCFG=34[8:7]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00000000; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD03PCS[1:0]CCDPCSCFGx00009000; CCD03PCS[1:0]CCDPCSCFG=36[8:7]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00000000; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD04PCS[1:0]CCDPCSCFGx00009000; CCD04PCS[1:0]CCDPCSCFG=38[8:7]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00000000; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD05PCS[1:0]CCDPCSCFGx00009000; CCD05PCS[1:0]CCDPCSCFG=3A[8:7]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00000000; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD06PCS[1:0]CCDPCSCFGx00009000; CCD06PCS[1:0]CCDPCSCFG=3C[8:7]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00000000; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD07PCS[1:0]CCDPCSCFGx00009000; CCD07PCS[1:0]CCDPCSCFG=3E[8:7]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00000000; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD08PCS[1:0]CCDPCSCFGx00009000; CCD08PCS[1:0]CCDPCSCFG=4A[8:7]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00000000; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD09PCS[1:0]CCDPCSCFGx00009000; CCD09PCS[1:0]CCDPCSCFG=4C[8:7]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00000000; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD10PCS[1:0]CCDPCSCFGx00009000; CCD10PCS[1:0]CCDPCSCFG=4E[8:7]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00000000; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD11PCS[1:0]CCDPCSCFGx00009000; CCD11PCS[1:0]CCDPCSCFG=50[8:7]0_0000h
_inst[IODGMICONTAINER[11:0]KPXLCUKPFIFOGMI,IODWAFLCONTAINERP5KPX9LCUKPFIFOWAFL,IODWAFLCONTAINERP4KPX8LCUKPFIFOWAFL,IODSERDESAG3KPX7LCUKPFIFO,IODSERDESBG[2:0]KPX4LCUKPFIFO,IODSERDESBP[3:1]KPX4LCUKPFIFO,IODSERDESAP0KPX7LCUKPFIFO]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000000; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_inst[IODSERDESAG3PCS37SATALCUSATA,IODGMICONTAINER[11:0]GMIPCSLCUGMI,IODSERDESAG3PCS24SATALCUSATA,IODSERDESAP0PCS[3 7,24]SATALCUSATA,IODSERDESAG3PCS21PCIELCUPCIE,IODSERDESBG[2:0]PCS18PCIELCUPCIE,IODWAFLCONTAINERP5PCS17PCIELCUPCIE,IODWAFLCONTAINERP4PCS16PCIELCUPCIE,IODSERDESBP[3:1]PCS18PCIELCUPCIE,IODSERDESAP0PCS21PCIELCUPCIE,WAFL[1:0],IODSERDESAG3PCS7XGMILCUGOP,IODSERDESBG[2:0]PCS4XGMILCUGOP,IODSERDESBP[3:1]PCS4XGMILCUGOP,IODSERDESAP0PCS7XGMILCUGOP]_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00009000; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:3	Reserved.
2	IP_Register_Reset_Override. Read-write. Reset: 0. LCU reset provided to other IPs for register reset
1	LCU_Register_Reset_Override. Read-write. Reset: 0. LCU reset to reset registers
0	LCU_Shadow_Reset_Override. Read-write. Reset: 0. LCU Shadow reset to override the soft reset

CCD00KPX0CCDPCSCFGx00000004...CCD11PCS1CCDPCSCFGx00009004 (PCS::DXIO::TRANSACTION_STATUS_REGISTER0)

Transaction Debug Register

_ccd0_inst[CCD00CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00000004; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h	
_ccd0_inst[CCD00CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD00PCS[1:0]CCDPCSCFGx00009004; CCD00PCS[1:0]CCDPCSCFG=30[8:7]0_0000h	
_ccd1_inst[CCD01CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00000004; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h	
_ccd1_inst[CCD01CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD01PCS[1:0]CCDPCSCFGx00009004; CCD01PCS[1:0]CCDPCSCFG=32[8:7]0_0000h	
_ccd2_inst[CCD02CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00000004; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h	
_ccd2_inst[CCD02CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD02PCS[1:0]CCDPCSCFGx00009004; CCD02PCS[1:0]CCDPCSCFG=34[8:7]0_0000h	
_ccd3_inst[CCD03CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00000004; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h	
_ccd3_inst[CCD03CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD03PCS[1:0]CCDPCSCFGx00009004; CCD03PCS[1:0]CCDPCSCFG=36[8:7]0_0000h	
_ccd4_inst[CCD04CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00000004; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h	
_ccd4_inst[CCD04CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD04PCS[1:0]CCDPCSCFGx00009004; CCD04PCS[1:0]CCDPCSCFG=38[8:7]0_0000h	
_ccd5_inst[CCD05CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00000004; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h	
_ccd5_inst[CCD05CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD05PCS[1:0]CCDPCSCFGx00009004; CCD05PCS[1:0]CCDPCSCFG=3A[8:7]0_0000h	
_ccd6_inst[CCD06CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00000004; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h	
_ccd6_inst[CCD06CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD06PCS[1:0]CCDPCSCFGx00009004; CCD06PCS[1:0]CCDPCSCFG=3C[8:7]0_0000h	
_ccd7_inst[CCD07CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00000004; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h	
_ccd7_inst[CCD07CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD07PCS[1:0]CCDPCSCFGx00009004; CCD07PCS[1:0]CCDPCSCFG=3E[8:7]0_0000h	
_ccd8_inst[CCD08CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00000004; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h	
_ccd8_inst[CCD08CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD08PCS[1:0]CCDPCSCFGx00009004; CCD08PCS[1:0]CCDPCSCFG=4A[8:7]0_0000h	
_ccd9_inst[CCD09CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00000004; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h	
_ccd9_inst[CCD09CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD09PCS[1:0]CCDPCSCFGx00009004; CCD09PCS[1:0]CCDPCSCFG=4C[8:7]0_0000h	
_ccd10_inst[CCD10CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00000004; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_inst[CCD10CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD10PCS[1:0]CCDPCSCFGx00009004; CCD10PCS[1:0]CCDPCSCFG=4E[8:7]0_0000h	
_ccd11_inst[CCD11CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00000004; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_inst[CCD11CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD11PCS[1:0]CCDPCSCFGx00009004; CCD11PCS[1:0]CCDPCSCFG=50[8:7]0_0000h	

Bits	Description
31:12	Reserved.
11:9	Consecutive_Transaction_Timeout. Read-only. Contains Transaction status if two consecutive transactions have timed out
8	Clear_Status. Write-only. Reset: 0. Write 1 to clear the register
7:5	Transaction_Status. Read-only. Description: 1 - Timeout 0 - Successful execution
4	Transaction_Type. Read-only. Description: 1 - Write Transaction 0 - Read Transaction
3:0	Register_Space. Read-only. Register space decode.

CCD00KPX0CCDPCSCFGx00000008...WAFLCNTRP5WAFL1x00009008
(PCS::DXIO::TRANSACTION_STATUS_REGISTER1)

Read-only.

Transaction Debug Register containing address

_ccd0_inst[CCD00GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00000008; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_inst[CCD00GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD00PCS[1:0]CCDPCSCFGx00009008; CCD00PCS[1:0]CCDPCSCFG=30[8:7]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00000008; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD01PCS[1:0]CCDPCSCFGx00009008; CCD01PCS[1:0]CCDPCSCFG=32[8:7]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00000008; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD02PCS[1:0]CCDPCSCFGx00009008; CCD02PCS[1:0]CCDPCSCFG=34[8:7]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00000008; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD03PCS[1:0]CCDPCSCFGx00009008; CCD03PCS[1:0]CCDPCSCFG=36[8:7]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00000008; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD04PCS[1:0]CCDPCSCFGx00009008; CCD04PCS[1:0]CCDPCSCFG=38[8:7]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00000008; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD05PCS[1:0]CCDPCSCFGx00009008; CCD05PCS[1:0]CCDPCSCFG=3A[8:7]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00000008; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD06PCS[1:0]CCDPCSCFGx00009008; CCD06PCS[1:0]CCDPCSCFG=3C[8:7]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00000008; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD07PCS[1:0]CCDPCSCFGx00009008; CCD07PCS[1:0]CCDPCSCFG=3E[8:7]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00000008; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD08PCS[1:0]CCDPCSCFGx00009008; CCD08PCS[1:0]CCDPCSCFG=4A[8:7]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00000008; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD09PCS[1:0]CCDPCSCFGx00009008; CCD09PCS[1:0]CCDPCSCFG=4C[8:7]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00000008; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD10PCS[1:0]CCDPCSCFGx00009008; CCD10PCS[1:0]CCDPCSCFG=4E[8:7]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00000008; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD11PCS[1:0]CCDPCSCFGx00009008; CCD11PCS[1:0]CCDPCSCFG=50[8:7]0_0000h
_inst[IODGMICONTAINER[11:0]KPXLCUKPFIFOGMI,IODWAFLCONTAINERP5KPX9LCUKPFIFOWAFL,IODWAFLCONTAINERP4KPX8LCUKPFIFOWAFL,IODSERDESAG3KPX7LCUKPFIFO,IODSERDESBG[2:0]KPX4LCUKPFIFO,IODSERDESBP[3:1]KPX4LCUKPFIFO,IODSERDESAP0KPX7LCUKPFIFO]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000008; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_inst[IODSERDESAG3PCS37SATALCUSATA,IODGMICONTAINER[11:0]GMIPCSLCUGMI,IODSERDESAG3PCS24SATALCUSATA,IODSERDESAP0PCS[3 7,24]SATALCUSATA,IODSERDESAG3PCS21PCIELCUPCIE,IODSERDESBG[2:0]PCS18PCIELCUPCIE,IODWAFLCONTAINERP5PCS17PCIELCUPCIE,IODWAFLCONTAINERP4PCS16PCIELCUPCIE,IODSERDESBP[3:1]PCS18PCIELCUPCIE,IODSERDESAP0PCS21PCIELCUPCIE,WAFL[1:0],IODSERDESAG3P CS7XGMILCUGOP,IODSERDESBG[2:0]PCS4XGMILCUGOP,IODSERDESBP[3:1]PCS4XGMILCUGOP,IODSERDESAP0PCS7XGMILCUGOP]_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00009 008; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:0	Register_Address. Read-only. Address for Transaction Status register in question

CCD00KPX0CCDPCSCFGx00000010...WAFLCNTRP5WAFL1x00009010**(PCS::DXIO::ADDRESS_MANIPULATION_CONTROL_SUBSTITUTION_REGISTER0)**

Read-write. Reset: 0000_0000h.

General purpose address manipulation register

_ccd0_inst[CCD00GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00000010;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_inst[CCD00GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD00PCS[1:0]CCDPCSCFGx00009010;
CCD00PCS[1:0]CCDPCSCFG=30[8:7]0_0000h_ccd1_inst[CCD01GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00000010;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_inst[CCD01GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD01PCS[1:0]CCDPCSCFGx00009010;
CCD01PCS[1:0]CCDPCSCFG=32[8:7]0_0000h_ccd2_inst[CCD02GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00000010;
CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h_ccd2_inst[CCD02GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD02PCS[1:0]CCDPCSCFGx00009010;
CCD02PCS[1:0]CCDPCSCFG=34[8:7]0_0000h_ccd3_inst[CCD03GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00000010;
CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h_ccd3_inst[CCD03GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD03PCS[1:0]CCDPCSCFGx00009010;
CCD03PCS[1:0]CCDPCSCFG=36[8:7]0_0000h_ccd4_inst[CCD04GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00000010;
CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h_ccd4_inst[CCD04GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD04PCS[1:0]CCDPCSCFGx00009010;
CCD04PCS[1:0]CCDPCSCFG=38[8:7]0_0000h_ccd5_inst[CCD05GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00000010;
CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h_ccd5_inst[CCD05GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD05PCS[1:0]CCDPCSCFGx00009010;
CCD05PCS[1:0]CCDPCSCFG=3A[8:7]0_0000h_ccd6_inst[CCD06GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00000010;
CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h_ccd6_inst[CCD06GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD06PCS[1:0]CCDPCSCFGx00009010;
CCD06PCS[1:0]CCDPCSCFG=3C[8:7]0_0000h_ccd7_inst[CCD07GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00000010;
CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h_ccd7_inst[CCD07GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD07PCS[1:0]CCDPCSCFGx00009010;
CCD07PCS[1:0]CCDPCSCFG=3E[8:7]0_0000h_ccd8_inst[CCD08GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00000010;
CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h_ccd8_inst[CCD08GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD08PCS[1:0]CCDPCSCFGx00009010;
CCD08PCS[1:0]CCDPCSCFG=4A[8:7]0_0000h_ccd9_inst[CCD09GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00000010;
CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h_ccd9_inst[CCD09GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD09PCS[1:0]CCDPCSCFGx00009010;
CCD09PCS[1:0]CCDPCSCFG=4C[8:7]0_0000h_ccd10_inst[CCD10GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00000010;
CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h_ccd10_inst[CCD10GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD10PCS[1:0]CCDPCSCFGx00009010;
CCD10PCS[1:0]CCDPCSCFG=4E[8:7]0_0000h_ccd11_inst[CCD11GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00000010;
CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h_ccd11_inst[CCD11GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD11PCS[1:0]CCDPCSCFGx00009010;
CCD11PCS[1:0]CCDPCSCFG=50[8:7]0_0000h

_inst[IODGMICONTAINER[11:0]KPXLCUKPFIFOGMI,IODWAFLCONTAINERP5KPX9LCUKPFIFOWAFL,IODWAFLCONTAINERP4KPX8LCUKPFIFOWAFL,IODSERDESAG3KPX7LCUKPFIFO,IODSERDESBG[2:0]KPX4LCUKPFIFO,IODSERDESBP[3:1]KPX4LCUKPFIFO,IODSERDESAP0KPX7LCUKPFIFO]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000010; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

_inst[IODSERDESAG3PCS37SATALCUSATA,IODGMICONTAINER[11:0]GMIPCSLCUGMI,IODSERDESAG3PCS24SATALCUSATA,IODSERDESAP0PCS[3 7,24]SATALCUSATA,IODSERDESAG3PCS21PCIELCUPCIE,IODSERDESBG[2:0]PCS18PCIELCUPCIE,IODWAFLCONTAINERP5PCS17PCIELCUPCIE,IODWAFLCONTAINERP4PCS16PCIELCUPCIE,IODSERDESBP[3:1]PCS18PCIELCUPCIE,IODSERDESAP0PCS21PCIELCUPCIE,WAFL[1:0],IODSERDESAG3PCS7XGMILCUGOP,IODSERDESBG[2:0]PCS4XGMILCUGOP,IODSERDESBP[3:1]PCS4XGMILCUGOP,IODSERDESAP0PCS7XGMILCUGOP]_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00009010; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:0	Address_Substitution. Read-write. Reset: 0000_0000h. Address to substitute with

CCD00KPX0CCDPCSCFGx00000018...WAFLCNTRP5WAFL1x00009018**(PCS::DXIO::ADDRESS_MANIPULATION_CONTROL_SUBSTITUTION_REGISTER1)**

Read-write. Reset: 0000_0000h.

Address to substitute with

_ccd0_inst[CCD00GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00000018; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_inst[CCD00GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD00PCS[1:0]CCDPCSCFGx00009018; CCD00PCS[1:0]CCDPCSCFG=30[8:7]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00000018; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD01PCS[1:0]CCDPCSCFGx00009018; CCD01PCS[1:0]CCDPCSCFG=32[8:7]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00000018; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD02PCS[1:0]CCDPCSCFGx00009018; CCD02PCS[1:0]CCDPCSCFG=34[8:7]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00000018; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD03PCS[1:0]CCDPCSCFGx00009018; CCD03PCS[1:0]CCDPCSCFG=36[8:7]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00000018; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD04PCS[1:0]CCDPCSCFGx00009018; CCD04PCS[1:0]CCDPCSCFG=38[8:7]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00000018; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD05PCS[1:0]CCDPCSCFGx00009018; CCD05PCS[1:0]CCDPCSCFG=3A[8:7]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00000018; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD06PCS[1:0]CCDPCSCFGx00009018; CCD06PCS[1:0]CCDPCSCFG=3C[8:7]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00000018; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD07PCS[1:0]CCDPCSCFGx00009018; CCD07PCS[1:0]CCDPCSCFG=3E[8:7]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00000018; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD08PCS[1:0]CCDPCSCFGx00009018; CCD08PCS[1:0]CCDPCSCFG=4A[8:7]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00000018; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD09PCS[1:0]CCDPCSCFGx00009018; CCD09PCS[1:0]CCDPCSCFG=4C[8:7]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00000018; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD10PCS[1:0]CCDPCSCFGx00009018; CCD10PCS[1:0]CCDPCSCFG=4E[8:7]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00000018; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD11PCS[1:0]CCDPCSCFGx00009018; CCD11PCS[1:0]CCDPCSCFG=50[8:7]0_0000h
_inst[IODGMICONTAINER[11:0]KPXLCUKPFIFOGMI,IODWAFLCONTAINERP5KPX9LCUKPFIFOWAFL,IODWAFLCONTAINERP4KPX8LCUKPFIFOWAFL,IODSERDESAG3KPX7LCUKPFIFO,IODSERDESBG[2:0]KPX4LCUKPFIFO,IODSERDESBP[3:1]KPX4LCUKPFIFO,IODSERDESAP0KPX7LCUKPFIFO]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000018; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_inst[IODSERDESAG3PCS37SATALCUSATA,IODGMICONTAINER[11:0]GMIPCSLCUGMI,IODSERDESAG3PCS24SATALCUSATA,IODSERDESAP0PCS[3 7,24]SATALCUSATA,IODSERDESAG3PCS21PCIELCUPCIE,IODSERDESBG[2:0]PCS18PCIELCUPCIE,IODWAFLCONTAINERP5PCS17PCIELCUPCIE,IODWAFLCONTAINERP4PCS16PCIELCUPCIE,IODSERDESBP[3:1]PCS18PCIELCUPCIE,IODSERDESAP0PCS21PCIELCUPCIE,WAFL[1:0],IODSERDESAG3PCS7XGMILCUGOP,IODSERDESBG[2:0]PCS4XGMILCUGOP,IODSERDESBP[3:1]PCS4XGMILCUGOP,IODSERDESAP0PCS7XGMILCUGOP]_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00009018; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:0	Address_Substitution. Read-write. Reset: 0000_0000h. Address to substitute with

CCD00KPX0CCDPCSCFGx0000001C...CCD11PCS1CCDPCSCFGx0000901C (PCS::DXIO::LCU_OPERATIONAL_CONTROL_REGISTER1_CCD)

LCU Operational Control Register

_ccd0_inst[CCD00CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0000001C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_inst[CCD00CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD00PCS[1:0]CCDPCSCFGx0000901C; CCD00PCS[1:0]CCDPCSCFG=30[8:7]0_0000h
_ccd1_inst[CCD01CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0000001C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_inst[CCD01CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD01PCS[1:0]CCDPCSCFGx0000901C; CCD01PCS[1:0]CCDPCSCFG=32[8:7]0_0000h
_ccd2_inst[CCD02CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0000001C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_inst[CCD02CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD02PCS[1:0]CCDPCSCFGx0000901C; CCD02PCS[1:0]CCDPCSCFG=34[8:7]0_0000h
_ccd3_inst[CCD03CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0000001C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_inst[CCD03CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD03PCS[1:0]CCDPCSCFGx0000901C; CCD03PCS[1:0]CCDPCSCFG=36[8:7]0_0000h
_ccd4_inst[CCD04CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0000001C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_inst[CCD04CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD04PCS[1:0]CCDPCSCFGx0000901C; CCD04PCS[1:0]CCDPCSCFG=38[8:7]0_0000h
_ccd5_inst[CCD05CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0000001C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_inst[CCD05CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD05PCS[1:0]CCDPCSCFGx0000901C; CCD05PCS[1:0]CCDPCSCFG=3A[8:7]0_0000h
_ccd6_inst[CCD06CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0000001C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_inst[CCD06CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD06PCS[1:0]CCDPCSCFGx0000901C; CCD06PCS[1:0]CCDPCSCFG=3C[8:7]0_0000h
_ccd7_inst[CCD07CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0000001C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_inst[CCD07CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD07PCS[1:0]CCDPCSCFGx0000901C; CCD07PCS[1:0]CCDPCSCFG=3E[8:7]0_0000h
_ccd8_inst[CCD08CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0000001C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_inst[CCD08CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD08PCS[1:0]CCDPCSCFGx0000901C; CCD08PCS[1:0]CCDPCSCFG=4A[8:7]0_0000h
_ccd9_inst[CCD09CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0000001C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_inst[CCD09CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD09PCS[1:0]CCDPCSCFGx0000901C; CCD09PCS[1:0]CCDPCSCFG=4C[8:7]0_0000h
_ccd10_inst[CCD10CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0000001C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_inst[CCD10CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD10PCS[1:0]CCDPCSCFGx0000901C; CCD10PCS[1:0]CCDPCSCFG=4E[8:7]0_0000h
_ccd11_inst[CCD11CONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0000001C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_inst[CCD11CONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD11PCS[1:0]CCDPCSCFGx0000901C; CCD11PCS[1:0]CCDPCSCFG=50[8:7]0_0000h

Bits	Description
31:7	Reserved.
6	RSMU_Slave_Reg_Error_ChickenBit. Read-write. Reset: 0. Disables use of RSMU_Slave_Reg_Error signal. Tied off to 0 when set
5	Tile_PG_Enable. Read-write. Reset: 0. Enable PCS PG Feature.
4	PHY_PG_Enable. Read-write. Reset: 0. Enable PHY PG Feature.
3	FIFO_Bypass_Ready. Read-only. Indicates that FIFO has been successfully bypassed
2	FIFO_Bypass_Enable. Read-write. Reset: 1. Bypasses LCU FIFO
1	Fast_Write_Enable. Read-write. Reset: 0. Enables Fast Write mode of transaction execution, where applicable
0	Clock_Gating_Enable. Read-write. Reset: 1. disable dynamic clock gating throughout LCU driven register destinations when set to 0; allow dynamic clk gating throughout same to be enabled via PCS/KPX_RSMU_MGCG_ENABLE when set to 1

CCD00KPX0CCDPCSCFGx00000024...WAFLCNTRP5WAFL1x00009024
(PCS::DXIO::LCU_TIMEOUT_COUNTER_REGISTER)

Read-write. Reset: 0000_0002h.

LCU Timeout Counter Control Register

_ccd0_inst[CCD00GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00000024; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_inst[CCD00GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD00PCS[1:0]CCDPCSCFGx00009024; CCD00PCS[1:0]CCDPCSCFG=30[8:7]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00000024; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD01PCS[1:0]CCDPCSCFGx00009024; CCD01PCS[1:0]CCDPCSCFG=32[8:7]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00000024; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD02PCS[1:0]CCDPCSCFGx00009024; CCD02PCS[1:0]CCDPCSCFG=34[8:7]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00000024; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD03PCS[1:0]CCDPCSCFGx00009024; CCD03PCS[1:0]CCDPCSCFG=36[8:7]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00000024; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD04PCS[1:0]CCDPCSCFGx00009024; CCD04PCS[1:0]CCDPCSCFG=38[8:7]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00000024; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD05PCS[1:0]CCDPCSCFGx00009024; CCD05PCS[1:0]CCDPCSCFG=3A[8:7]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00000024; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD06PCS[1:0]CCDPCSCFGx00009024; CCD06PCS[1:0]CCDPCSCFG=3C[8:7]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00000024; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD07PCS[1:0]CCDPCSCFGx00009024; CCD07PCS[1:0]CCDPCSCFG=3E[8:7]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00000024; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD08PCS[1:0]CCDPCSCFGx00009024; CCD08PCS[1:0]CCDPCSCFG=4A[8:7]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00000024; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD09PCS[1:0]CCDPCSCFGx00009024; CCD09PCS[1:0]CCDPCSCFG=4C[8:7]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00000024; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD10PCS[1:0]CCDPCSCFGx00009024; CCD10PCS[1:0]CCDPCSCFG=4E[8:7]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00000024; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD11PCS[1:0]CCDPCSCFGx00009024; CCD11PCS[1:0]CCDPCSCFG=50[8:7]0_0000h
_inst[IODGMICONTAINER[11:0]KPXLCUKPFIFOGMI,IODWAFLCONTAINERP5KPX9LCUKPFIFOWAFL,IODWAFLCONTAINERP4KPX8LCUKPFIFOWAFL,IODSERDESAG3KPX7LCUKPFIFO,IODSERDESBG[2:0]KPX4LCUKPFIFO,IODSERDESBP[3:1]KPX4LCUKPFIFO,IODSERDESAP0KPX7LCUKPFIFO]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000024; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_inst[IODSERDESAG3PCS37SATALCUSATA,IODGMICONTAINER[11:0]GMIPCSLCUGMI,IODSERDESAG3PCS24SATALCUSATA,IODSERDESAP0PCS[3 7,24]SATALCUSATA,IODSERDESAG3PCS21PCIELCUPCIE,IODSERDESBG[2:0]PCS18PCIELCUPCIE,IODWAFLCONTAINERP5PCS17PCIELCUPCIE,IODWAFLCONTAINERP4PCS16PCIELCUPCIE,IODSERDESBP[3:1]PCS18PCIELCUPCIE,IODSERDESAP0PCS21PCIELCUPCIE,WAFL[1:0],IODSERDESAG3P CS7XGMILCUGOP,IODSERDESBG[2:0]PCS4XGMILCUGOP,IODSERDESBP[3:1]PCS4XGMILCUGOP,IODSERDESAP0PCS7XGMILCUGOP]_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00009 024; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:0	Timeout_Counter_Scaler . Read-write. Reset: 0000_0002h. Scales timeout counter. Counter = Value*100

CCD00KPX0CCDPCSCFGx00000044...WAFLCNTRP5WAFL1x00009044
(PCS::DXIO::LCU_FIFO_TIMEOUT_COUNTER_REGISTER)

Read-write. Reset: 0000_0001h.

LCU Internal FIFO Timeout Control Register

_ccd0_inst[CCD00GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00000044; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_inst[CCD00GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD00PCS[1:0]CCDPCSCFGx00009044; CCD00PCS[1:0]CCDPCSCFG=30[8:7]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00000044; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD01PCS[1:0]CCDPCSCFGx00009044; CCD01PCS[1:0]CCDPCSCFG=32[8:7]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00000044; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD02PCS[1:0]CCDPCSCFGx00009044; CCD02PCS[1:0]CCDPCSCFG=34[8:7]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00000044; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD03PCS[1:0]CCDPCSCFGx00009044; CCD03PCS[1:0]CCDPCSCFG=36[8:7]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00000044; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD04PCS[1:0]CCDPCSCFGx00009044; CCD04PCS[1:0]CCDPCSCFG=38[8:7]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00000044; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD05PCS[1:0]CCDPCSCFGx00009044; CCD05PCS[1:0]CCDPCSCFG=3A[8:7]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00000044; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD06PCS[1:0]CCDPCSCFGx00009044; CCD06PCS[1:0]CCDPCSCFG=3C[8:7]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00000044; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD07PCS[1:0]CCDPCSCFGx00009044; CCD07PCS[1:0]CCDPCSCFG=3E[8:7]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00000044; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD08PCS[1:0]CCDPCSCFGx00009044; CCD08PCS[1:0]CCDPCSCFG=4A[8:7]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00000044; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD09PCS[1:0]CCDPCSCFGx00009044; CCD09PCS[1:0]CCDPCSCFG=4C[8:7]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00000044; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD10PCS[1:0]CCDPCSCFGx00009044; CCD10PCS[1:0]CCDPCSCFG=4E[8:7]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00000044; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD11PCS[1:0]CCDPCSCFGx00009044; CCD11PCS[1:0]CCDPCSCFG=50[8:7]0_0000h
_inst[IODGMICONTAINER[11:0]KPXLCUKPFIFOGMI,IODWAFLCONTAINERP5KPX9LCUKPFIFOWAFL,IODWAFLCONTAINERP4KPX8LCUKPFIFOWAFL,IODSERDESAG3KPX7LCUKPFIFO,IODSERDESBG[2:0]KPX4LCUKPFIFO,IODSERDESBP[3:1]KPX4LCUKPFIFO,IODSERDESAP0KPX7LCUKPFIFO]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000044; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_inst[IODSERDESAG3PCS37SATALCUSATA,IODGMICONTAINER[11:0]GMIPCSLCUGMI,IODSERDESAG3PCS24SATALCUSATA,IODSERDESAP0PCS[3:7,24]SATALCUSATA,IODSERDESAG3PCS21PCIELCUPCIE,IODSERDESBG[2:0]PCS18PCIELCUPCIE,IODWAFLCONTAINERP5PCS17PCIELCUPCIE,IODWAFLCONTAINERP4PCS16PCIELCUPCIE,IODSERDESBP[3:1]PCS18PCIELCUPCIE,IODSERDESAP0PCS21PCIELCUPCIE,WAFL[1:0],IODSERDESAG3PCS7XGMILCUGOP,IODSERDESBG[2:0]PCS4XGMILCUGOP,IODSERDESBP[3:1]PCS4XGMILCUGOP,IODSERDESAP0PCS7XGMILCUGOP]_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00009044; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:0	FIFO_Timeout_Counter_Scaler. Read-write. Reset: 0000_0001h. Scales timeout counter. Counter = Value*100

CCD00KPX0CCDPCSCFGx00000200...WAFLCNTRP5KPXx00000200 (PCS::DXIO::HW_DEBUG_REGISTER)

Read-write. Reset: 0000_0000h.

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000200;

CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000200;

CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;

GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000200;

GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

Bits Description

31:0 **HW_Debug.** Read-write. Reset: 0000_0000h.

CCD00KPX0CCDPCSCFGx00000204...WAFLCNTRP5KPXx00000204 (PCS::DXIO::HW_DEBUG_REGISTER1)

Read-write. Reset: 0000_0000h.

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000204;

CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000204;

CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;

GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000204;

GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

Bits Description

31:0 **HW_Debug1.** Read-write. Reset: 0000_0000h.

CCD00KPX0CCDPCSCFGx00000208...SERDESBP3KPX0x00000208 (PCS::DXIO::LOAD_STEP_MANAGEMENT_CTRL0)

Read-write. Reset: 0030_F104h.

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000208;

CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000208;

CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;

GMICNTR[11:0]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000208;

GMICNTR[11:0]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000,1[86:7F]0_0000]h

Bits Description

31:24 Reserved.

23:16 **StartDelay.** Read-write. Reset: 30h.

15:12 **BypassStartingPhys.** Read-write. Reset: Fh.

11:10 Reserved.

9 **DidtEnable.** Read-write. Reset: 0.

8 **BypassArbiter.** Read-write. Reset: 1.

7:4 **StaggerDelay.** Read-write. Reset: 0h.

3:0 **MaxTokens.** Read-write. Reset: 4h.

**CCD00KPX0CCDPCSCFGx0000020C...WAFLCNTRP5KPXx0000020C
(PCS::DXIO::PERF_COUNTER_GLOBAL_CONTROL0)**

Read-write. Reset: 0000_0000h.

GLOBAL_CONTROL0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000020C;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000020C;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000020C;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:2	GLOBAL_CONTROL0_RESERVED. Read-write. Reset: 0000_0000h. reserved for future global control signal use
1	GLOBAL_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. global clear signal for all counters: active high to clear
0	GLOBAL_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. global enable signal for all counters: 1-enable 0-disable

**CCD00KPX0CCDPCSCFGx00000214...WAFLCNTRP5KPXx00000214
(PCS::DXIO::PERF_COUNTER_GLOBAL_STATUS0)**

Read-only. Reset: 0000_0000h.

GLOBAL_STATUS0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000214;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000214;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000214;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	GLOBAL_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. global counter status register0

CCD00KPX0CCDPCSCFGx00000240...WAFLCNTRP5WAFL1x000080EC **(PCS::DXIO::REFCLK_CONTROL)**

Read-write. Reset: 0000_0800h.

Address for RSMU sending master transaction

_ccd0_inst[CCD00GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00000240; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_inst[CCD00GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD00PCS[1:0]CCDPCSCFGx000080EC; CCD00PCS[1:0]CCDPCSCFG=30[8:7]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00000240; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD01PCS[1:0]CCDPCSCFGx000080EC; CCD01PCS[1:0]CCDPCSCFG=32[8:7]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00000240; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD02PCS[1:0]CCDPCSCFGx000080EC; CCD02PCS[1:0]CCDPCSCFG=34[8:7]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00000240; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD03PCS[1:0]CCDPCSCFGx000080EC; CCD03PCS[1:0]CCDPCSCFG=36[8:7]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00000240; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD04PCS[1:0]CCDPCSCFGx000080EC; CCD04PCS[1:0]CCDPCSCFG=38[8:7]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00000240; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD05PCS[1:0]CCDPCSCFGx000080EC; CCD05PCS[1:0]CCDPCSCFG=3A[8:7]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00000240; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD06PCS[1:0]CCDPCSCFGx000080EC; CCD06PCS[1:0]CCDPCSCFG=3C[8:7]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00000240; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD07PCS[1:0]CCDPCSCFGx000080EC; CCD07PCS[1:0]CCDPCSCFG=3E[8:7]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00000240; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD08PCS[1:0]CCDPCSCFGx000080EC; CCD08PCS[1:0]CCDPCSCFG=4A[8:7]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00000240; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD09PCS[1:0]CCDPCSCFGx000080EC; CCD09PCS[1:0]CCDPCSCFG=4C[8:7]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00000240; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD10PCS[1:0]CCDPCSCFGx000080EC; CCD10PCS[1:0]CCDPCSCFG=4E[8:7]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00000240; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD11PCS[1:0]CCDPCSCFGx000080EC; CCD11PCS[1:0]CCDPCSCFG=50[8:7]0_0000h
_inst[IODGMICONTAINER[11:0]KPXLCUKPFIFOGMI,IODWAFLCONTAINERP5KPX9LCUKPFIFOWAFL,IODWAFLCONTAINERP4KPX8LCUKPFIFOWAFL,IODSERDESAG3KPX7LCUKPFIFO,IODSERDESBG[2:0]KPX4LCUKPFIFO,IODSERDESBP[3:1]KPX4LCUKPFIFO,IODSERDESAP0KPX7LCUKPFIFO]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000240; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_inst[IODSERDESAG3PCS37SATALCUSATA,IODGMICONTAINER[11:0]GMIPCSLCUGMI,IODSERDESAG3PCS24SATALCUSATA,IODSERDESAP0PCS[3:7,24]SATALCUSATA,IODSERDESAG3PCS21PCIELCUPCIE,IODSERDESBG[2:0]PCS18PCIELCUPCIE,IODWAFLCONTAINERP5PCS17PCIELCUPCIE,IODWAFLCONTAINERP4PCS16PCIELCUPCIE,IODSERDESBP[3:1]PCS18PCIELCUPCIE,IODSERDESAP0PCS21PCIELCUPCIE,WAFL[1:0],IODSERDESAG3PCS7XGMILCUGOP,IODSERDESBG[2:0]PCS4XGMILCUGOP,IODSERDESBP[3:1]PCS4XGMILCUGOP,IODSERDESAP0PCS7XGMILCUGOP]_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx000080EC; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:30	Reserved.
29	Gate_Refclk_Div1. Read-write. Reset: 0. Description: Gate off div-by-1 REFCLK output from clock block: 0 - Free running div-by-1 REFCLK, 1 - Gate off div-by-1 REFCLK
28	Gate_Refclk_Div4. Read-write. Reset: 0. Description: Gate off div-by-4 REFCLK output from clock block: 0 - Free running div-by-4 REFCLK, 1 - Gate off div-by-4 REFCLK
27:16	Reserved.
15:8	Hysteresis_Timer. Read-write. Reset: 08h. Description: Hysteresis setting for triggering dentist operation after idle is detected: 0 - No hysteresis, Every increment corresponds to 10ns
7	Reserved.
6:4	Dentist_Ratio_Selection. Read-write. Reset: 0h. Description: Select dentist ratio for REFCLK during idle period: 0 - take out 0 clock, 1 - take out 1 clock out of 2, 2 - take out 3 clocks out of 4, 3 - take out 7 clocks out of 8 4 - take out 15 clock out of 16, 5 - take out 31 clocks out of 32, 6 - take out 63 clocks out of 64, 7 - take out all clocks
3:2	Reserved.
1:0	Refclk_Divider_Select. Read-write. Reset: 0h. Description: Select frequency division for REFCLK : 0 - REFCLK divided by 1, 1 - REFCLK divided by 2, 2 - REFCLK divided by 4, 3 - Reserved

CCD00KPX0CCDPCSCFGx00000324...WAFLCNTRP5KPXx00000324
(PCS::DXIO::PERF_COUNTER_REFCLK0_CONTROL0)

Read-write. Reset: 0000_0000h.

REFCLK0_CONTROL0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000324;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000324;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000324;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK0_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter0 control signal use
15:12	REFCLK0_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter0
11:8	REFCLK0_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter0
7:4	REFCLK0_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter0
3:2	REFCLK0_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter0: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK0_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter0: active high clear
0	REFCLK0_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter0: 1- enable 0-disable

CCD00KPX0CCDPCSCFGx00000328...WAFLCNTRP5KPXx00000328
(PCS::DXIO::PERF_COUNTER_REFCLK0_STATUS0)

Read-only. Reset: 0000_0000h.

REFCLK0_STATUS0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000328;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000328;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000328;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK0_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter0 value

CCD00KPX0CCDPCSCFGx0000032C...WAFLCNTRP5KPXx0000032C
(PCS::DXIO::PERF_COUNTER_REFCLK1_CONTROL0)

Read-write. Reset: 0000_0000h.

REFCLK1_CONTROL0_REG_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000032C;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000032C;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000032C;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK1_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter1 control signal use
15:12	REFCLK1_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter1
11:8	REFCLK1_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter1
7:4	REFCLK1_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter1
3:2	REFCLK1_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter1: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK1_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter1: active high clear
0	REFCLK1_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter1: 1- enable 0-disable

CCD00KPX0CCDPCSCFGx00000330...WAFLCNTRP5KPXx00000330
(PCS::DXIO::PERF_COUNTER_REFCLK1_STATUS0)

Read-only. Reset: 0000_0000h.

REFCLK1_STATUS0_REG_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000330;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000330;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000330;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK1_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter1 value

**CCD00KPX0CCDPCSCFGx00000334...WAFLCNTRP5KPXx00000334
(PCS::DXIO::PERF_COUNTER_REFCLK2_CONTROL0)**

Read-write. Reset: 0000_0000h.

REFCLK2_CONTROL0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000334;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000334;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000334;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK2_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter2 control signal use
15:12	REFCLK2_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter2
11:8	REFCLK2_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter2
7:4	REFCLK2_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter2
3:2	REFCLK2_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter2: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK2_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter2: active high clear
0	REFCLK2_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter2: 1- enable 0-disable

**CCD00KPX0CCDPCSCFGx00000338...WAFLCNTRP5KPXx00000338
(PCS::DXIO::PERF_COUNTER_REFCLK2_STATUS0)**

Read-only. Reset: 0000_0000h.

REFCLK2_STATUS0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000338;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000338;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000338;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK2_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter2 value

**CCD00KPX0CCDPCSCFGx0000033C...WAFLCNTRP5KPXx0000033C
(PCS::DXIO::PERF_COUNTER_REFCLK3_CONTROL0)**

Read-write. Reset: 0000_0000h.

REFCLK3_CONTROL0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000033C;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000033C;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000033C;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK3_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter3 control signal use
15:12	REFCLK3_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter3
11:8	REFCLK3_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter3
7:4	REFCLK3_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter3
3:2	REFCLK3_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter3: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK3_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter3: active high clear
0	REFCLK3_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter3: 1- enable 0-disable

**CCD00KPX0CCDPCSCFGx00000340...WAFLCNTRP5KPXx00000340
(PCS::DXIO::PERF_COUNTER_REFCLK3_STATUS0)**

Read-only. Reset: 0000_0000h.

REFCLK3_STATUS0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000340;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000340;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000340;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK3_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter3 value

CCD00KPX0CCDPCSCFGx00000344...WAFLCNTRP5KPXx00000344
(PCS::DXIO::PERF_COUNTER_REFCLK4_CONTROL0)

Read-write. Reset: 0000_0000h.

REFCLK4_CONTROL0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000344;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000344;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000344;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK4_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter4 control signal use
15:12	REFCLK4_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter4
11:8	REFCLK4_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter4
7:4	REFCLK4_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter4
3:2	REFCLK4_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter4: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK4_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter4: active high clear
0	REFCLK4_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter4: 1- enable 0-disable

CCD00KPX0CCDPCSCFGx00000348...WAFLCNTRP5KPXx00000348
(PCS::DXIO::PERF_COUNTER_REFCLK4_STATUS0)

Read-only. Reset: 0000_0000h.

REFCLK4_STATUS0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000348;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000348;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000348;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK4_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter4 value

CCD00KPX0CCDPCSCFGx0000034C...WAFLCNTRP5KPXx0000034C
(PCS::DXIO::PERF_COUNTER_REFCLK5_CONTROL0)

Read-write. Reset: 0000_0000h.

REFCLK5_CONTROL0_REG_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000034C;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000034C;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000034C;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK5_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter5 control signal use
15:12	REFCLK5_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter5
11:8	REFCLK5_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter5
7:4	REFCLK5_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter5
3:2	REFCLK5_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter5: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK5_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter5: active high clear
0	REFCLK5_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter5: 1- enable 0-disable

CCD00KPX0CCDPCSCFGx00000350...WAFLCNTRP5KPXx00000350
(PCS::DXIO::PERF_COUNTER_REFCLK5_STATUS0)

Read-only. Reset: 0000_0000h.

REFCLK5_STATUS0_REG_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000350;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000350;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000350;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK5_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter5 value

CCD00KPX0CCDPCSCFGx00000354...WAFLCNTRP5KPXx00000354
(PCS::DXIO::PERF_COUNTER_REFCLK6_CONTROL0)

Read-write. Reset: 0000_0000h.

REFCLK6_CONTROL0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000354;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000354;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000354;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK6_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter6 control signal use
15:12	REFCLK6_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter6
11:8	REFCLK6_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter6
7:4	REFCLK6_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter6
3:2	REFCLK6_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter6: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK6_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter6: active high clear
0	REFCLK6_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter6: 1- enable 0-disable

CCD00KPX0CCDPCSCFGx00000358...WAFLCNTRP5KPXx00000358
(PCS::DXIO::PERF_COUNTER_REFCLK6_STATUS0)

Read-only. Reset: 0000_0000h.

REFCLK6_STATUS0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000358;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000358;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000358;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK6_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter6 value

**CCD00KPX0CCDPCSCFGx0000035C...WAFLCNTRP5KPXx0000035C
(PCS::DXIO::PERF_COUNTER_REFCLK7_CONTROL0)**

Read-write. Reset: 0000_0000h.

REFCLK7_CONTROL0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000035C;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000035C;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000035C;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK7_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter7 control signal use
15:12	REFCLK7_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter7
11:8	REFCLK7_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter7
7:4	REFCLK7_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter7
3:2	REFCLK7_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter7: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK7_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter7: active high clear
0	REFCLK7_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter7: 1- enable 0-disable

**CCD00KPX0CCDPCSCFGx00000360...WAFLCNTRP5KPXx00000360
(PCS::DXIO::PERF_COUNTER_REFCLK7_STATUS0)**

Read-only. Reset: 0000_0000h.

REFCLK7_STATUS0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000360;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000360;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000360;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK7_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter7 value

CCD00KPX0CCDPCSCFGx00000364...WAFLCNTRP5KPXx00000364
(PCS::DXIO::PERF_COUNTER_REFCLK8_CONTROL0)

Read-write. Reset: 0000_0000h.

REFCLK8_CONTROL0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000364;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000364;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000364;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK8_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter8 control signal use
15:12	REFCLK8_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter8
11:8	REFCLK8_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter8
7:4	REFCLK8_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter8
3:2	REFCLK8_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter8: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK8_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter8: active high clear
0	REFCLK8_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter8: 1- enable 0-disable

CCD00KPX0CCDPCSCFGx00000368...WAFLCNTRP5KPXx00000368
(PCS::DXIO::PERF_COUNTER_REFCLK8_STATUS0)

Read-only. Reset: 0000_0000h.

REFCLK8_STATUS0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000368;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000368;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000368;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK8_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter8 value

CCD00KPX0CCDPCSCFGx0000036C...WAFLCNTRP5KPXx0000036C
(PCS::DXIO::PERF_COUNTER_REFCLK9_CONTROL0)

Read-write. Reset: 0000_0000h.

REFCLK9_CONTROL0_REG_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000036C;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000036C;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000036C;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK9_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter9 control signal use
15:12	REFCLK9_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter9
11:8	REFCLK9_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter9
7:4	REFCLK9_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter9
3:2	REFCLK9_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter9: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK9_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter9: active high clear
0	REFCLK9_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter9: 1- enable 0-disable

CCD00KPX0CCDPCSCFGx00000370...WAFLCNTRP5KPXx00000370
(PCS::DXIO::PERF_COUNTER_REFCLK9_STATUS0)

Read-only. Reset: 0000_0000h.

REFCLK9_STATUS0_REG_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000370;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000370;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000370;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK9_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter9 value

CCD00KPX0CCDPCSCFGx00000374...WAFLCNTRP5KPXx00000374
(PCS::DXIO::PERF_COUNTER_REFCLK10_CONTROL0)

Read-write. Reset: 0000_0000h.

REFCLK10_CONTROL0_REG_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000374;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000374;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000374;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK10_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter10 control signal use
15:12	REFCLK10_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter10
11:8	REFCLK10_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter10
7:4	REFCLK10_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter10
3:2	REFCLK10_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter10: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK10_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter10: active high clear
0	REFCLK10_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter10: 1- enable 0-disable

CCD00KPX0CCDPCSCFGx00000378...WAFLCNTRP5KPXx00000378
(PCS::DXIO::PERF_COUNTER_REFCLK10_STATUS0)

Read-only. Reset: 0000_0000h.

REFCLK10_STATUS0_REG_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000378;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000378;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000378;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK10_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter10 value

CCD00KPX0CCDPCSCFGx0000037C...WAFLCNTRP5KPXx0000037C
(PCS::DXIO::PERF_COUNTER_REFCLK11_CONTROL0)

Read-write. Reset: 0000_0000h.

REFCLK11_CONTROL0_REG_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000037C;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000037C;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000037C;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK11_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter11 control signal use
15:12	REFCLK11_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter11
11:8	REFCLK11_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter11
7:4	REFCLK11_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter11
3:2	REFCLK11_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter11: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK11_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter11: active high clear
0	REFCLK11_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter11: 1- enable 0-disable

CCD00KPX0CCDPCSCFGx00000380...WAFLCNTRP5KPXx00000380
(PCS::DXIO::PERF_COUNTER_REFCLK11_STATUS0)

Read-only. Reset: 0000_0000h.

REFCLK11_STATUS0_REG_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000380;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000380;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000380;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK11_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter11 value

**CCD00KPX0CCDPCSCFGx00000384...WAFLCNTRP5KPXx00000384
(PCS::DXIO::PERF_COUNTER_REFCLK12_CONTROL0)**

Read-write. Reset: 0000_0000h.

REFCLK12_CONTROL0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000384;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000384;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000384;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK12_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter12 control signal use
15:12	REFCLK12_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter12
11:8	REFCLK12_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter12
7:4	REFCLK12_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter12
3:2	REFCLK12_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter12: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK12_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter12: active high clear
0	REFCLK12_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter12: 1- enable 0-disable

**CCD00KPX0CCDPCSCFGx00000388...WAFLCNTRP5KPXx00000388
(PCS::DXIO::PERF_COUNTER_REFCLK12_STATUS0)**

Read-only. Reset: 0000_0000h.

REFCLK12_STATUS0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000388;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000388;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000388;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK12_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter12 value

**CCD00KPX0CCDPCSCFGx0000038C...WAFLCNTRP5KPXx0000038C
(PCS::DXIO::PERF_COUNTER_REFCLK13_CONTROL0)**

Read-write. Reset: 0000_0000h.

REFCLK13_CONTROL0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000038C;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000038C;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000038C;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK13_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter13 control signal use
15:12	REFCLK13_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter13
11:8	REFCLK13_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter13
7:4	REFCLK13_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter13
3:2	REFCLK13_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter13: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK13_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter13: active high clear
0	REFCLK13_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter13: 1- enable 0-disable

**CCD00KPX0CCDPCSCFGx00000390...WAFLCNTRP5KPXx00000390
(PCS::DXIO::PERF_COUNTER_REFCLK13_STATUS0)**

Read-only. Reset: 0000_0000h.

REFCLK13_STATUS0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000390;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000390;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000390;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK13_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter13 value

**CCD00KPX0CCDPCSCFGx00000394...WAFLCNTRP5KPXx00000394
(PCS::DXIO::PERF_COUNTER_REFCLK14_CONTROL0)**

Read-write. Reset: 0000_0000h.

REFCLK14_CONTROL0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000394;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000394;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000394;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK14_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter14 control signal use
15:12	REFCLK14_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter14
11:8	REFCLK14_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter14
7:4	REFCLK14_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter14
3:2	REFCLK14_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter14: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK14_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter14: active high clear
0	REFCLK14_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter14: 1- enable 0-disable

**CCD00KPX0CCDPCSCFGx00000398...WAFLCNTRP5KPXx00000398
(PCS::DXIO::PERF_COUNTER_REFCLK14_STATUS0)**

Read-only. Reset: 0000_0000h.

REFCLK14_STATUS0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00000398;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00000398;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000398;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK14_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter14 value

CCD00KPX0CCDPCSCFGx0000039C...WAFLCNTRP5KPXx0000039C
(PCS::DXIO::PERF_COUNTER_REFCLK15_CONTROL0)

Read-write. Reset: 0000_0000h.

REFCLK15_CONTROL0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000039C;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000039C;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000039C;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:16	REFCLK15_CONTROL0_COUNTER_RESERVED. Read-write. Reset: 0000h. reserved for future ref counter15 control signal use
15:12	REFCLK15_CONTROL0_COUNTER_EVENT1_SEL. Read-write. Reset: 0h. event1 select from selected lane for refclk counter15
11:8	REFCLK15_CONTROL0_COUNTER_EVENT0_SEL. Read-write. Reset: 0h. event0 select from selected lane for refclk counter15
7:4	REFCLK15_CONTROL0_COUNTER_LANE_SEL. Read-write. Reset: 0h. lane select for refclk counter15
3:2	REFCLK15_CONTROL0_COUNTER_MODE. Read-write. Reset: 0h. counter mode select for refclk counter15: 00- static mode, 01- counter mode, 1X- tracker mode
1	REFCLK15_CONTROL0_COUNTER_CLEAR. Read-write. Reset: 0. local clear signal for refclk counter15: active high clear
0	REFCLK15_CONTROL0_COUNTER_ENABLE. Read-write. Reset: 0. local enable signal for refclk counter15: 1- enable 0-disable

CCD00KPX0CCDPCSCFGx000003A0...WAFLCNTRP5KPXx000003A0
(PCS::DXIO::PERF_COUNTER_REFCLK15_STATUS0)

Read-only. Reset: 0000_0000h.

REFCLK15_STATUS0_REG

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx000003A0;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx000003A0;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000003A0;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	REFCLK15_COUNTER_STATUS0. Read-only. Reset: 0000_0000h. refclk counter15 value

CCD00KPX0CCDPCSCFGx000003AC...WAFLCNTRP5KPXx000003AC (PCS::DXIO::PERF_COUNTER_DEBUG)

Read-write. Reset: 0000_0000h.

PERF_COUNTER_DEBUG REGISTERS

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx000003AC;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx000003AC;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0],P5KPX9,P4KPX8,SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000003AC;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:4	Reserved.
3	PERF_COUNTER_Debug3. Read-write. Reset: 0. PERF_COUNTER Debug 3 register
2	PERF_COUNTER_Debug2. Read-write. Reset: 0. PERF_COUNTER Debug 2 register
1	PERF_COUNTER_Debug1. Read-write. Reset: 0. PERF_COUNTER Debug 1 register
0	PERF_COUNTER_Debug0. Read-write. Reset: 0. PERF_COUNTER Debug 0 register

CCD00KPX0CCDPCSCFGx00000500...WAFLCNTRP5WAFL1x00009300 **(PCS::DXIO::MCA_ADDRESS_REGISTER0)**

Read-write. Reset: 0000_01D7h.

Address for RSMU sending master transaction

_ccd0_inst[CCD00GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00000500; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_inst[CCD00GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD00PCS[1:0]CCDPCSCFGx00009300; CCD00PCS[1:0]CCDPCSCFG=30[8:7]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00000500; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_inst[CCD01GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD01PCS[1:0]CCDPCSCFGx00009300; CCD01PCS[1:0]CCDPCSCFG=32[8:7]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00000500; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_inst[CCD02GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD02PCS[1:0]CCDPCSCFGx00009300; CCD02PCS[1:0]CCDPCSCFG=34[8:7]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00000500; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_inst[CCD03GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD03PCS[1:0]CCDPCSCFGx00009300; CCD03PCS[1:0]CCDPCSCFG=36[8:7]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00000500; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_inst[CCD04GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD04PCS[1:0]CCDPCSCFGx00009300; CCD04PCS[1:0]CCDPCSCFG=38[8:7]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00000500; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_inst[CCD05GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD05PCS[1:0]CCDPCSCFGx00009300; CCD05PCS[1:0]CCDPCSCFG=3A[8:7]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00000500; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_inst[CCD06GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD06PCS[1:0]CCDPCSCFGx00009300; CCD06PCS[1:0]CCDPCSCFG=3C[8:7]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00000500; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_inst[CCD07GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD07PCS[1:0]CCDPCSCFGx00009300; CCD07PCS[1:0]CCDPCSCFG=3E[8:7]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00000500; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_inst[CCD08GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD08PCS[1:0]CCDPCSCFGx00009300; CCD08PCS[1:0]CCDPCSCFG=4A[8:7]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00000500; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_inst[CCD09GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD09PCS[1:0]CCDPCSCFGx00009300; CCD09PCS[1:0]CCDPCSCFG=4C[8:7]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00000500; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_inst[CCD10GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD10PCS[1:0]CCDPCSCFGx00009300; CCD10PCS[1:0]CCDPCSCFG=4E[8:7]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00000500; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_inst[CCD11GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD11PCS[1:0]CCDPCSCFGx00009300; CCD11PCS[1:0]CCDPCSCFG=50[8:7]0_0000h
_inst[IODGMICONTAINER[11:0]KPXLCUKPFIFOGMI,IODWAFLCONTAINERP5KPX9LCUKPFIFOWAFL,IODWAFLCONTAINERP4KPX8LCUKPFIFOWAFL,IODSERDESAG3KPX7LCUKPFIFO,IODSERDESBG[2:0]KPX4LCUKPFIFO,IODSERDESBP[3:1]KPX4LCUKPFIFO,IODSERDESAP0KPX7LCUKPFIFO]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000500; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_inst[IODSERDESAG3PCS37SATALCUSATA,IODGMICONTAINER[11:0]GMIPCSLCUGMI,IODSERDESAG3PCS24SATALCUSATA,IODSERDESAP0PCS[3 7,24]SATALCUSATA,IODSERDESAG3PCS21PCIELCUPCIE,IODSERDESBG[2:0]PCS18PCIELCUPCIE,IODWAFLCONTAINERP5PCS17PCIELCUPCIE,IODWAFLCONTAINERP4PCS16PCIELCUPCIE,IODSERDESBP[3:1]PCS18PCIELCUPCIE,IODSERDESAP0PCS21PCIELCUPCIE,WAFL[1:0],IODSERDESAG3PCS7XGMILCUGOP,IODSERDESBG[2:0]PCS4XGMILCUGOP,IODSERDESBP[3:1]PCS4XGMILCUGOP,IODSERDESAP0PCS7XGMILCUGOP]_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00009300; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:0	MCA_Destination_Addr. Read-write. Reset: 0000_01D7h. Upper 32 bits

CCD00KPX0CCDPCSCFGx00000504...WAFLCNTRP5WAFL1x00009304 **(PCS::DXIO::MCA_ADDRESS_REGISTER1)**

Read-write. Reset: 0000_0080h.

Address for RSMU sending master transaction

_ccd0_inst[CCD00GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00000504;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_inst[CCD00GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD00PCS[1:0]CCDPCSCFGx00009304;
CCD00PCS[1:0]CCDPCSCFG=30[8:7]0_0000h

_ccd1_inst[CCD01GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00000504;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_inst[CCD01GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD01PCS[1:0]CCDPCSCFGx00009304;
CCD01PCS[1:0]CCDPCSCFG=32[8:7]0_0000h

_ccd2_inst[CCD02GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00000504;
CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h

_ccd2_inst[CCD02GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD02PCS[1:0]CCDPCSCFGx00009304;
CCD02PCS[1:0]CCDPCSCFG=34[8:7]0_0000h

_ccd3_inst[CCD03GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00000504;
CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h

_ccd3_inst[CCD03GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD03PCS[1:0]CCDPCSCFGx00009304;
CCD03PCS[1:0]CCDPCSCFG=36[8:7]0_0000h

_ccd4_inst[CCD04GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00000504;
CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h

_ccd4_inst[CCD04GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD04PCS[1:0]CCDPCSCFGx00009304;
CCD04PCS[1:0]CCDPCSCFG=38[8:7]0_0000h

_ccd5_inst[CCD05GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00000504;
CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h

_ccd5_inst[CCD05GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD05PCS[1:0]CCDPCSCFGx00009304;
CCD05PCS[1:0]CCDPCSCFG=3A[8:7]0_0000h

_ccd6_inst[CCD06GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00000504;
CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h

_ccd6_inst[CCD06GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD06PCS[1:0]CCDPCSCFGx00009304;
CCD06PCS[1:0]CCDPCSCFG=3C[8:7]0_0000h

_ccd7_inst[CCD07GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00000504;
CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h

_ccd7_inst[CCD07GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD07PCS[1:0]CCDPCSCFGx00009304;
CCD07PCS[1:0]CCDPCSCFG=3E[8:7]0_0000h

_ccd8_inst[CCD08GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00000504;
CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h

_ccd8_inst[CCD08GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD08PCS[1:0]CCDPCSCFGx00009304;
CCD08PCS[1:0]CCDPCSCFG=4A[8:7]0_0000h

_ccd9_inst[CCD09GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00000504;
CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h

_ccd9_inst[CCD09GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD09PCS[1:0]CCDPCSCFGx00009304;
CCD09PCS[1:0]CCDPCSCFG=4C[8:7]0_0000h

_ccd10_inst[CCD10GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00000504;
CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h

_ccd10_inst[CCD10GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD10PCS[1:0]CCDPCSCFGx00009304;
CCD10PCS[1:0]CCDPCSCFG=4E[8:7]0_0000h

_ccd11_inst[CCD11GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00000504;
CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h

_ccd11_inst[CCD11GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD11PCS[1:0]CCDPCSCFGx00009304;
CCD11PCS[1:0]CCDPCSCFG=50[8:7]0_0000h

_inst[IODGMICONTAINER[11:0]KPXLCUKPFIFOGMI,IODWAFLCONTAINERP5KPX9LCUKPFIFOWAFL,IODWAFLCONTAINERP4KPX8LCUKPFIFOWAFL,IODSERDESAG3KPX7LCUKPFIFO,IODSERDESBG[2:0]KPX4LCUKPFIFO,IODSERDESBP[3:1]KPX4LCUKPFIFO,IODSERDESAP0KPX7LCUKPFIFO]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000504; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

_inst[IODSERDESAG3PCS37SATALCUSATA,IODGMICONTAINER[11:0]GMIPCSLCUGMI,IODSERDESAG3PCS24SATALCUSATA,IODSERDESAP0PCS[3 7,24]SATALCUSATA,IODSERDESAG3PCS21PCIELCUPCIE,IODSERDESBG[2:0]PCS18PCIELCUPCIE,IODWAFLCONTAINERP5PCS17PCIELCUPCIE,IODWAFLCONTAINERP4PCS16PCIELCUPCIE,IODSERDESBP[3:1]PCS18PCIELCUPCIE,IODSERDESAP0PCS21PCIELCUPCIE,WAFL[1:0],IODSERDESAG3PCS7XGMILCUGOP,IODSERDESBG[2:0]PCS4XGMILCUGOP,IODSERDESBP[3:1]PCS4XGMILCUGOP,IODSERDESAP0PCS7XGMILCUGOP]_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00009304; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:8	Reserved.
7:0	MCA_Destination_Addr_Lower8 . Read-write. Reset: 80h. Lower 8 bits

CCD00KPX0CCDPCSCFGx00000508...WAFLCNTRP5WAFL1x00009308 **(PCS::DXIO::MCA_DISABLE_BITS)**

Read-write. Reset: 0000_0000h.

Disable Error Reporting to [MCA](#)

_ccd0_inst[CCD00GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00000508;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_inst[CCD00GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD00PCS[1:0]CCDPCSCFGx00009308;
CCD00PCS[1:0]CCDPCSCFG=30[8:7]0_0000h

_ccd1_inst[CCD01GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00000508;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_inst[CCD01GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD01PCS[1:0]CCDPCSCFGx00009308;
CCD01PCS[1:0]CCDPCSCFG=32[8:7]0_0000h

_ccd2_inst[CCD02GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00000508;
CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h

_ccd2_inst[CCD02GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD02PCS[1:0]CCDPCSCFGx00009308;
CCD02PCS[1:0]CCDPCSCFG=34[8:7]0_0000h

_ccd3_inst[CCD03GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00000508;
CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h

_ccd3_inst[CCD03GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD03PCS[1:0]CCDPCSCFGx00009308;
CCD03PCS[1:0]CCDPCSCFG=36[8:7]0_0000h

_ccd4_inst[CCD04GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00000508;
CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h

_ccd4_inst[CCD04GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD04PCS[1:0]CCDPCSCFGx00009308;
CCD04PCS[1:0]CCDPCSCFG=38[8:7]0_0000h

_ccd5_inst[CCD05GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00000508;
CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h

_ccd5_inst[CCD05GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD05PCS[1:0]CCDPCSCFGx00009308;
CCD05PCS[1:0]CCDPCSCFG=3A[8:7]0_0000h

_ccd6_inst[CCD06GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00000508;
CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h

_ccd6_inst[CCD06GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD06PCS[1:0]CCDPCSCFGx00009308;
CCD06PCS[1:0]CCDPCSCFG=3C[8:7]0_0000h

_ccd7_inst[CCD07GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00000508;
CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h

_ccd7_inst[CCD07GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD07PCS[1:0]CCDPCSCFGx00009308;
CCD07PCS[1:0]CCDPCSCFG=3E[8:7]0_0000h

_ccd8_inst[CCD08GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00000508;
CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h

_ccd8_inst[CCD08GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD08PCS[1:0]CCDPCSCFGx00009308;
CCD08PCS[1:0]CCDPCSCFG=4A[8:7]0_0000h

_ccd9_inst[CCD09GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00000508;
CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h

_ccd9_inst[CCD09GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD09PCS[1:0]CCDPCSCFGx00009308;
CCD09PCS[1:0]CCDPCSCFG=4C[8:7]0_0000h

_ccd10_inst[CCD10GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00000508;
CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h

_ccd10_inst[CCD10GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD10PCS[1:0]CCDPCSCFGx00009308;
CCD10PCS[1:0]CCDPCSCFG=4E[8:7]0_0000h

_ccd11_inst[CCD11GMICONTAINER[13:12]KPXLCUKPFIFOGMI]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00000508;
CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h

_ccd11_inst[CCD11GMICONTAINER[13:12]GMIPCSLCUGMI]_aliasSMN; CCD11PCS[1:0]CCDPCSCFGx00009308;
CCD11PCS[1:0]CCDPCSCFG=50[8:7]0_0000h

_inst[IODGMICONTAINER[11:0]KPXLCUKPFIFOGMI,IODWAFLCONTAINERP5KPX9LCUKPFIFOWAFL,IODWAFLCONTAINERP4KPX8LCUKPFIFOWAFL,IODSERDESAG3KPX7LCUKPFIFO,IODSERDESBG[2:0]KPX4LCUKPFIFO,IODSERDESBP[3:1]KPX4LCUKPFIFO,IODSERDESAP0KPX7LCUKPFIFO]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000508; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

_inst[IODSERDESAG3PCS37SATALCUSATA,IODGMICONTAINER[11:0]GMIPCSLCUGMI,IODSERDESAG3PCS24SATALCUSATA,IODSERDESAP0PCS[3 7,24]SATALCUSATA,IODSERDESAG3PCS21PCIELCUPCIE,IODSERDESBG[2:0]PCS18PCIELCUPCIE,IODWAFLCONTAINERP5PCS17PCIELCUPCIE,IODWAFLCONTAINERP4PCS16PCIELCUPCIE,IODSERDESBP[3:1]PCS18PCIELCUPCIE,IODSERDESAP0PCS21PCIELCUPCIE,WAFL[1:0],IODSERDESAG3PCS7XGMILCUGOP,IODSERDESBG[2:0]PCS4XGMILCUGOP,IODSERDESBP[3:1]PCS4XGMILCUGOP,IODSERDESAP0PCS7XGMILCUGOP]_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00009308; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:0	MCA_Chicken_Bits . Read-write. Reset: 0000_0000h. MCA Chicken Bits

CCD00KPX0CCDPCSCFGx00001000...GMICNTR9KPXx00002F80
(PCS::DXIO::KPMX_LANE_LN_LaneLocal)

Read-write. Reset: 0000_0000h.

Local Reset

_ccd0_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD00KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd[11:0]_instGMICONTAINER12KPMXLANEBCAST_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00002F80; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd0_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD00KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd[11:0]_instGMICONTAINER13KPMXLANEBCAST_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00002F80; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_ccd1_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD01KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD01KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD02KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD02KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD03KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD03KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD04KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD04KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD05KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD05KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD06KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD06KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD07KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD07KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD08KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD08KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD09KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD09KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD10KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD10KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD11KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD11KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; CCD11KPX1CCDPCSCFG=50A0_0000h
_chiplet[15:0]_instGMICONTAINER0_aliasSMN; GMICNTR0KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR0KPX=1890_0000h
_inst[GMICONTAINER[11:0]KPMXLANEBCAST]_aliasSMN; GMICNTR[11:0]KPXx00002F80; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h
_chiplet[15:0]_instGMICONTAINER10_aliasSMN; GMICNTR10KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR10KPX=19C0_0000h
_chiplet[15:0]_instGMICONTAINER11_aliasSMN; GMICNTR11KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR11KPX=19D0_0000h
_chiplet[15:0]_instGMICONTAINER1_aliasSMN; GMICNTR1KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR1KPX=18A0_0000h
_chiplet[15:0]_instGMICONTAINER2_aliasSMN; GMICNTR2KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR2KPX=18B0_0000h
_chiplet[15:0]_instGMICONTAINER3_aliasSMN; GMICNTR3KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR3KPX=18C0_0000h
_chiplet[15:0]_instGMICONTAINER4_aliasSMN; GMICNTR4KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR4KPX=18D0_0000h

_chiplet[15:0]_instGMICONTAINER5_aliasSMN; GMICNTR5KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR5KPX=1950_0000h	
_chiplet[15:0]_instGMICONTAINER6_aliasSMN; GMICNTR6KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR6KPX=1960_0000h	
_chiplet[15:0]_instGMICONTAINER7_aliasSMN; GMICNTR7KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR7KPX=1970_0000h	
_chiplet[15:0]_instGMICONTAINER8_aliasSMN; GMICNTR8KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR8KPX=1980_0000h	
_chiplet[15:0]_instGMICONTAINER9_aliasSMN; GMICNTR9KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR9KPX=1990_0000h	
Bits	Description
31:1	Reserved.
0	SwRst. Read-write. Reset: 0. Local SW Reset

CCD00KPX0CCDPCSCFGx00001004...GMICNTR9KPXx00002F84 **(PCS::DXIO::KPMX_LANE_LN_Controller)**

Reset: 0000_FF12h.

KPMX Control Settings

_ccd0_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD00KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD00KPX0CCDPCSCFG=3090_0000h

_ccd[11:0]_instGMICONTAINER12KPMXLANEBCAST_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00002F84;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd0_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD00KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd[11:0]_instGMICONTAINER13KPMXLANEBCAST_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00002F84;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_ccd1_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD01KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD01KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD02KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD02KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD03KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD03KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD04KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD04KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD05KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD05KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD06KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD06KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD07KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD07KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD08KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD08KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD09KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD09KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD10KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD10KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD10KPX1CCDPCSCFG=4EA0_0000h

_ccd11_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD11KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD11KPX0CCDPCSCFG=5090_0000h

_ccd11_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD11KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 CCD11KPX1CCDPCSCFG=50A0_0000h

_chiplet[15:0]_instGMICONTAINER0_aliasSMN; GMICNTR0KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; GMICNTR0KPX=1890_0000h

_inst[GMICONTAINER[11:0]KPMXLANEBCAST]_aliasSMN; GMICNTR[11:0]KPXx00002F84;
 GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_chiplet[15:0]_instGMICONTAINER10_aliasSMN; GMICNTR10KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 GMICNTR10KPX=19C0_0000h

_chiplet[15:0]_instGMICONTAINER11_aliasSMN; GMICNTR11KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 GMICNTR11KPX=19D0_0000h

_chiplet[15:0]_instGMICONTAINER1_aliasSMN; GMICNTR1KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; GMICNTR1KPX=18A0_0000h

_chiplet[15:0]_instGMICONTAINER2_aliasSMN; GMICNTR2KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; GMICNTR2KPX=18B0_0000h

_chiplet[15:0]_instGMICONTAINER3_aliasSMN; GMICNTR3KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; GMICNTR3KPX=18C0_0000h

_chiplet[15:0]_instGMICONTAINER4_aliasSMN; GMICNTR4KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; GMICNTR4KPX=18D0_0000h

_chiplet[15:0]_instGMICONTAINER5_aliasSMN; GMICNTR5KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; GMICNTR5KPX=1950_0000h	
_chiplet[15:0]_instGMICONTAINER6_aliasSMN; GMICNTR6KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; GMICNTR6KPX=1960_0000h	
_chiplet[15:0]_instGMICONTAINER7_aliasSMN; GMICNTR7KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; GMICNTR7KPX=1970_0000h	
_chiplet[15:0]_instGMICONTAINER8_aliasSMN; GMICNTR8KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; GMICNTR8KPX=1980_0000h	
_chiplet[15:0]_instGMICONTAINER9_aliasSMN; GMICNTR9KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; GMICNTR9KPX=1990_0000h	
Bits	Description
31:24	SelectRd. Read-only. Reset: 00h. Readback Client Select Bits out of select block
23	ResetSelectRd. Read-only. Reset: 0. Readback Reset Select out of select block
22	ActiveRd. Read-only. Reset: 0. Readback KPMX Active out of select block
21:16	Reserved.
15:8	DmxClkEn. Read-write. Reset: FFh. Client ClkDmx Enable (8-bit) - Capability to disable upstream clocks for power savings. Each bit controls a client. Bit 0 - Client 0, Bit 1 - Client 1, etc...
7:5	Reserved.
4	MxClkEn. Read-write. Reset: 1. Client ClkMx Enable (1-bit) - Capability to disable downstream clocks for power savings.
3:1	Select. Read-write. Reset: 1h. Client Select (3-bit) - Currently max 8 clients. Controls Client Select directly.
0	Active. Read-write. Reset: 0. KPMX Active (1-bit) - Controls No Client Select directly. Ensures quiet busses to the PHY.

CCD00KPX0CCDPCSCFGx00001008...GMICNTR9KPXx00002F88 (PCS::DXIO::KPMX_LANE_LN_Lockout)

Read-write. Reset: 0000_0000h.

KPMX Lockout registers

_ccd0_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD00KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD00KPX0CCDPCSCFG=3090_0000h

_ccd[11:0]_instGMICONTAINER12KPMXLANEBCAST_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00002F88;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000h

_ccd0_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD00KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd[11:0]_instGMICONTAINER13KPMXLANEBCAST_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00002F88;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000h

_ccd1_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD01KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD01KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD02KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD02KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD03KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD03KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD04KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD04KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD05KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD05KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD06KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD06KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD07KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD07KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD08KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD08KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD09KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD09KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD10KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD10KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD10KPX1CCDPCSCFG=4EA0_0000h

_ccd11_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD11KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD11KPX0CCDPCSCFG=5090_0000h

_ccd11_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD11KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
CCD11KPX1CCDPCSCFG=50A0_0000h

_chiplet[15:0]_instGMICONTAINER0_aliasSMN; GMICNTR0KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; GMICNTR0KPX=1890_0000h

_inst[GMICONTAINER][11:0]KPMXLANEBCAST_aliasSMN; GMICNTR[11:0]KPXx00002F88;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_chiplet[15:0]_instGMICONTAINER10_aliasSMN; GMICNTR10KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR10KPX=19C0_0000h

_chiplet[15:0]_instGMICONTAINER11_aliasSMN; GMICNTR11KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR11KPX=19D0_0000h

_chiplet[15:0]_instGMICONTAINER1_aliasSMN; GMICNTR1KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; GMICNTR1KPX=18A0_0000h

_chiplet[15:0]_instGMICONTAINER2_aliasSMN; GMICNTR2KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; GMICNTR2KPX=18B0_0000h

_chiplet[15:0]_instGMICONTAINER3_aliasSMN; GMICNTR3KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; GMICNTR3KPX=18C0_0000h

_chiplet[15:0]_instGMICONTAINER4_aliasSMN; GMICNTR4KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; GMICNTR4KPX=18D0_0000h

_chiplet[15:0]_instGMICONTAINER5_aliasSMN; GMICNTR5KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; GMICNTR5KPX=1950_0000h

_chiplet[15:0]_instGMICONTAINER6_aliasSMN; GMICNTR6KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; GMICNTR6KPX=1960_0000h	
_chiplet[15:0]_instGMICONTAINER7_aliasSMN; GMICNTR7KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; GMICNTR7KPX=1970_0000h	
_chiplet[15:0]_instGMICONTAINER8_aliasSMN; GMICNTR8KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; GMICNTR8KPX=1980_0000h	
_chiplet[15:0]_instGMICONTAINER9_aliasSMN; GMICNTR9KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; GMICNTR9KPX=1990_0000h	
Bits	Description
31:16	Reserved.
15:8	LockoutFuse. Read-write. Reset: 00h. Client Lockout Fuse (8-bit - one per client) - Capability to not allow client to be selected. To be set by fuse, and will prevent FW from selecting clients that aren't allowed. Each bit controls a client. Bit 0 - Client 0, Bit 1 - Client 1, etc...
7:1	Reserved.
0	WriteDisable. Read-write. Reset: 0. W1RO

CCD00KPX0CCDPCSCFGx0000100C...GMICNTR9KPXx00002F8C (PCS::DXIO::LCU_KPMX_LANE_LN)

Read-write. Reset: 0000_003Fh.

control dynamic clock of lcu kpmux

_ccd0_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD00KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD00KPX0CCDPCSCFG=3090_0000h_ccd[11:0]_instGMICONTAINER12KPMXLANEBCAST_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00002F8C;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000h_ccd0_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD00KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD00KPX1CCDPCSCFG=30A0_0000h_ccd[11:0]_instGMICONTAINER13KPMXLANEBCAST_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00002F8C;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000h_ccd1_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD01KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD01KPX0CCDPCSCFG=3290_0000h_ccd1_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD01KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD01KPX1CCDPCSCFG=32A0_0000h_ccd2_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD02KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD02KPX0CCDPCSCFG=3490_0000h_ccd2_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD02KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD02KPX1CCDPCSCFG=34A0_0000h_ccd3_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD03KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD03KPX0CCDPCSCFG=3690_0000h_ccd3_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD03KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD03KPX1CCDPCSCFG=36A0_0000h_ccd4_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD04KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD04KPX0CCDPCSCFG=3890_0000h_ccd4_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD04KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD04KPX1CCDPCSCFG=38A0_0000h_ccd5_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD05KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD05KPX0CCDPCSCFG=3A90_0000h_ccd5_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD05KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD05KPX1CCDPCSCFG=3AA0_0000h_ccd6_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD06KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD06KPX0CCDPCSCFG=3C90_0000h_ccd6_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD06KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD06KPX1CCDPCSCFG=3CA0_0000h_ccd7_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD07KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD07KPX0CCDPCSCFG=3E90_0000h_ccd7_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD07KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD07KPX1CCDPCSCFG=3EA0_0000h_ccd8_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD08KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD08KPX0CCDPCSCFG=4A90_0000h_ccd8_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD08KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD08KPX1CCDPCSCFG=4AA0_0000h_ccd9_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD09KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD09KPX0CCDPCSCFG=4C90_0000h_ccd9_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD09KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD09KPX1CCDPCSCFG=4CA0_0000h_ccd10_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD10KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD10KPX0CCDPCSCFG=4E90_0000h_ccd10_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD10KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD10KPX1CCDPCSCFG=4EA0_0000h_ccd11_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD11KPX0CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD11KPX0CCDPCSCFG=5090_0000h_ccd11_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD11KPX1CCDPCSCFGx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
CCD11KPX1CCDPCSCFG=50A0_0000h

_chiplet[15:0]_instGMICONTAINER0_aliasSMN; GMICNTR0KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; GMICNTR0KPX=1890_0000h

_inst[GMICONTAINER][11:0]KPMXLANEBCAST_aliasSMN; GMICNTR[11:0]KPXx00002F8C;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h_chiplet[15:0]_instGMICONTAINER10_aliasSMN; GMICNTR10KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR10KPX=19C0_0000h_chiplet[15:0]_instGMICONTAINER11_aliasSMN; GMICNTR11KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR11KPX=19D0_0000h

_chiplet[15:0]_instGMICONTAINER1_aliasSMN; GMICNTR1KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; GMICNTR1KPX=18A0_0000h

_chiplet[15:0]_instGMICONTAINER2_aliasSMN; GMICNTR2KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; GMICNTR2KPX=18B0_0000h

_chiplet[15:0]_instGMICONTAINER3_aliasSMN; GMICNTR3KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; GMICNTR3KPX=18C0_0000h

_chiplet[15:0]_instGMICONTAINER4_aliasSMN; GMICNTR4KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; GMICNTR4KPX=18D0_0000h

_chiplet[15:0]_instGMICONTAINER5_aliasSMN; GMICNTR5KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; GMICNTR5KPX=1950_0000h

_chiplet[15:0]_instGMICONTAINER6_aliasSMN; GMICNTR6KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; GMICNTR6KPX=1960_0000h	
_chiplet[15:0]_instGMICONTAINER7_aliasSMN; GMICNTR7KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; GMICNTR7KPX=1970_0000h	
_chiplet[15:0]_instGMICONTAINER8_aliasSMN; GMICNTR8KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; GMICNTR8KPX=1980_0000h	
_chiplet[15:0]_instGMICONTAINER9_aliasSMN; GMICNTR9KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; GMICNTR9KPX=1990_0000h	
Bits	Description
31:9	Reserved.
8	KPMX_DYNAMIC_CLK_EN . Read-write. Reset: 0. For LCU , enable kpmx dynamic clock when set to 1
7:0	KPMX_DYNAMIC_CLK_TIMER . Read-write. Reset: 3Fh. For LCU , kpmx will gate clock if there is no transaction after waiting for KPMX_DYNAMIC_CLK_TIMER number of clock cycles

CCD00KPX0CCDPCSCFGx00007000...CCD11KPX1CCDPCSCFGx00008F80 **(PCS::DXIO::UPI2_DECODE_20_GMI3_CCD_LANE_Local)**

Read-write. Reset: 003F_3F06h.

Clock Gating & Local Reset Registers

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD00KPX0CCDPCSCFG=3090_0000h

_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008F80;
CCD[11:00]KPX0CCDPCSCFG=[[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008F80;
CCD[11:00]KPX1CCDPCSCFG=[[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD10KPX1CCDPCSCFG=4EA0_0000h

_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD11KPX0CCDPCSCFG=5090_0000h

_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
CCD11KPX1CCDPCSCFG=50A0_0000h

Bits	Description
------	-------------

31:24	Reserved.
-------	-----------

23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
-------	--

15:8	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
------	---

7:3	Reserved.
-----	-----------

2	LCU_DYNAMIC_CLK_EN . Read-write. Reset: 1. disable upi2 dynamic clock gating for this lane when set to 0; allow upi2 dyn clock gating to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1
1	CTRL_DYNAMIC_CLK_EN . Read-write. Reset: 1. disable upi2 dynamic clock gating for this lane when set to 0; allow upi2 dyn clock gating to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1
0	SwRst . Read-write. Reset: 0. Local SW Reset

CCD00KPX0CCDPCSCFGx00007004...CCD11KPX1CCDPCSCFGx00008F84 **(PCS::DXIO::UPI2_DECODE_20_GMI3_CCD_LANE_Handshake)**

Read-write. Reset: 0000_0003h.

Handshake Control

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD00KPX0CCDPCSCFG=3090_0000h

_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008F84;
CCD[11:00]KPX0CCDPCSCFG=[[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008F84;
CCD[11:00]KPX1CCDPCSCFG=[[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD10KPX1CCDPCSCFG=4EA0_0000h

_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD11KPX0CCDPCSCFG=5090_0000h

_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
CCD11KPX1CCDPCSCFG=50A0_0000h

Bits Description

31:8 Reserved.

7:0 **InjectionReqDelay.** Read-write. Reset: 03h. Decoder will delay the S/W Injection command request this many clocks in its handshake to the PHY. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the PHY will sample on the arrival of the delayed request.

CCD00KPX0CCDPCSCFGx00007008...CCD11KPX1CCDPCSCFGx00008F88 **(PCS::DXIO::UPI2_DECODE_20_GMI3_CCD_LANE_FSM)**

Reset: 0000_0000h.

FSM Registers

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD00KPX0CCDPCSCFG=3090_0000h

_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008F88;
 CCD[11:00]KPX0CCDPCSCFG=[[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008F88;
 CCD[11:00]KPX1CCDPCSCFG=[[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD10KPX1CCDPCSCFG=4EA0_0000h

_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD11KPX0CCDPCSCFG=5090_0000h

_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
 CCD11KPX1CCDPCSCFG=50A0_0000h

Bits	Description
31:16	Reserved.
15:12	DecoderFSMState. Read-only. Reset: 0h. Read only register for Decoder FSM State.
11:8	Reserved.
7:4	ForceFSMState. Read-write. Reset: 0h. Force register for Decoder FSM State. Will only be used if ForceFSMEN is asserted as well.
3:1	Reserved.

0	ForceFSMEnable. Read-write. Reset: 0. Force the Decoder FSM to programmed state. Debug feature. State will not move while this bit is active.
---	--

CCD00KPX0CCDPCSCFGx0000700C...CCD11KPX1CCDPCSCFGx00008F8C (PCS::DXIO::UPI2_DECODE_20_GMI3_CCD_LANE_InjectionParamCode)

Read-write. Reset: 0000_0000h.

Injection Code & Parameter

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008F8C; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008F8C; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; CCD11KPX1CCDPCSCFG=50A0_0000h

Bits	Description
31:0	InjectionParamCode. Read-write. Reset: 0000_0000h. [31:8] - 24-bit Parameter used in command injection. [7:0] - 8-bit Code used in command injection. Writing to this register will initiate a command injection.

CCD00KPX0CCDPCSCFGx00007010...CCD11KPX1CCDPCSCFGx00008F90 **(PCS::DXIO::UPI2_DECODE_20_GMI3_CCD_LANE_InjectionReadback)**

Reset: 0000_1000h.

Injection Readback Registers

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD00KPX0CCDPCSCFG=3090_0000h

_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008F90;
CCD[11:00]KPX0CCDPCSCFG=[[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008F90;
CCD[11:00]KPX1CCDPCSCFG=[[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD10KPX1CCDPCSCFG=4EA0_0000h

_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD11KPX0CCDPCSCFG=5090_0000h

_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
CCD11KPX1CCDPCSCFG=50A0_0000h

Bits	Description
31:24	InjectionAckCount. Read-only. Reset: 00h. Count the number of times a command injection has been acknowledged.
23:16	InjectionReqCount. Read-only. Reset: 00h. Count the number of times a command injection has been requested.
15:14	Reserved.
13	CommandOverrideGranted. Read-only. Reset: 0. After writing CommandOverride, check this register is set to confirm that the override is active. After this, you can inject commands consecutively without interruption from the PCS .

12	CommandOverride. Read-write. Reset: 1. Write to '1' to flip the injection mux to injection mode. Useful for bursting injection commands, or blocking traffic upstream (as the case with PHY Reset). Not self clearing - must turn off after command override is complete.
11	Reserved.
10	InjectionInProgress. Read-only. Reset: 0. After writing InjectionParams, check this register is cleared before launching another injection.
9	InjectionError. Read-only. Reset: 0. Error from Injection Command.
8	Reserved.
7:0	InjectionResponse. Read-only. Reset: 00h. Response from Injection Command.

CCD00KPX0CCDPCSCFGx00007014...CCD11KPX1CCDPCSCFGx00008F94
(PCS::DXIO::UPI2_DECODE_20_GMI3_CCD_LANE_HWInjectionReadback)

Read-only. Reset: 0000_0000h.

Hardware Injection Readback Registers_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD00KPX0CCDPCSCFG=3090_0000h_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008F94;
CCD[11:00]KPX0CCDPCSCFG=[[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD00KPX1CCDPCSCFG=30A0_0000h_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008F94;
CCD[11:00]KPX1CCDPCSCFG=[[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD01KPX0CCDPCSCFG=3290_0000h_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD01KPX1CCDPCSCFG=32A0_0000h_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD02KPX0CCDPCSCFG=3490_0000h_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD02KPX1CCDPCSCFG=34A0_0000h_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD03KPX0CCDPCSCFG=3690_0000h_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD03KPX1CCDPCSCFG=36A0_0000h_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD04KPX0CCDPCSCFG=3890_0000h_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD04KPX1CCDPCSCFG=38A0_0000h_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD05KPX0CCDPCSCFG=3A90_0000h_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD05KPX1CCDPCSCFG=3AA0_0000h_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD06KPX0CCDPCSCFG=3C90_0000h_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD06KPX1CCDPCSCFG=3CA0_0000h_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD07KPX0CCDPCSCFG=3E90_0000h_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD07KPX1CCDPCSCFG=3EA0_0000h_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD08KPX0CCDPCSCFG=4A90_0000h_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD08KPX1CCDPCSCFG=4AA0_0000h_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD09KPX0CCDPCSCFG=4C90_0000h_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD09KPX1CCDPCSCFG=4CA0_0000h_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD10KPX0CCDPCSCFG=4E90_0000h_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD10KPX1CCDPCSCFG=4EA0_0000h_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD11KPX0CCDPCSCFG=5090_0000h_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
CCD11KPX1CCDPCSCFG=50A0_0000h

Bits	Description
31:24	HWInjectionAckCount. Read-only. Reset: 00h. Count the number of times a command injection has been acknowledged.
23:16	HWInjectionReqCount. Read-only. Reset: 00h. Count the number of times a command injection has been requested.
15:10	Reserved.
9	HWInjectionError. Read-only. Reset: 0. Error from Injection Command.
8	Reserved.

7:0	HWInjectionResponse. Read-only. Reset: 00h. Response from Injection Command.
-----	---

CCD00KPX0CCDPCSCFGx00007018...CCD11KPX1CCDPCSCFGx00008F98 **(PCS::DXIO::UPI2_DECODE_20_GMI3_CCD_LANE_BlockAck)**

Read-write. Reset: 0000_0103h.

Registers for Block Ack/Ready module

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD00KPX0CCDPCSCFG=3090_0000h	
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008F98; CCD[11:00]KPX0CCDPCSCFG=[[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h	
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD00KPX1CCDPCSCFG=30A0_0000h	
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008F98; CCD[11:00]KPX1CCDPCSCFG=[[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h	
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD01KPX0CCDPCSCFG=3290_0000h	
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD01KPX1CCDPCSCFG=32A0_0000h	
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD02KPX0CCDPCSCFG=3490_0000h	
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD02KPX1CCDPCSCFG=34A0_0000h	
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD03KPX0CCDPCSCFG=3690_0000h	
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD03KPX1CCDPCSCFG=36A0_0000h	
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD04KPX0CCDPCSCFG=3890_0000h	
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD04KPX1CCDPCSCFG=38A0_0000h	
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD05KPX0CCDPCSCFG=3A90_0000h	
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD05KPX1CCDPCSCFG=3AA0_0000h	
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD06KPX0CCDPCSCFG=3C90_0000h	
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD06KPX1CCDPCSCFG=3CA0_0000h	
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD07KPX0CCDPCSCFG=3E90_0000h	
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD07KPX1CCDPCSCFG=3EA0_0000h	
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD08KPX0CCDPCSCFG=4A90_0000h	
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD08KPX1CCDPCSCFG=4AA0_0000h	
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD09KPX0CCDPCSCFG=4C90_0000h	
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD09KPX1CCDPCSCFG=4CA0_0000h	
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD10KPX0CCDPCSCFG=4E90_0000h	
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD10KPX1CCDPCSCFG=4EA0_0000h	
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD11KPX0CCDPCSCFG=5090_0000h	
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; CCD11KPX1CCDPCSCFG=50A0_0000h	

Bits	Description
31:12	Reserved.
11:8	HWInjectionEnable. Read-write. Reset: 1h. Each HW Inject (0-TXFIFO/1-DXIO_PHY_GASKET/2-INTERNAL/3-RSVD) has an accompanying enable. Mostly a debug feature, but also good in case we need to disable asynchronous HW CMD Injection.
7:0	AckDelay. Read-write. Reset: 03h. Decoder will delay the command acknowledge this many clocks after blocking a command. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the Encoder will sample on the arrival of the delayed acknowledge.

CCD00KPX0CCDPCSCFGx00007020...WAFLCNTRP5KPXx00008FA0 (PCS::DXIO::CMDIntercept0_Detect)

Read-write. Reset: 0000_4004h.

Detect

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FA0; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FA0; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]0; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007020; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070A0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

[illegible]

```
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FA0;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:0	DetectCMD. Read-write. Reset: 0000_4004h. Detect a 32-bit command. Will trigger a command insertion.

CCD00KPX0CCDPCSCFGx00007024...WAFLCNTRP5KPXx00008FA4 (PCS::DXIO::CMDIntercept0_Mask)

Read-write. Reset: FFE0_40FFh.

Mask

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FA4; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FA4; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]4; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007024; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070A4; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h

[illegible]

```
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FA4;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:0	DetectMask. Read-write. Reset: FFE0_40FFh. When detecting, can mask out bits to ignore on detection. Note that this register gets ANDed with the live command and the detect command, so essentially 0 enables the mask. [31:8] - 24-bit Parameter. [7:0] - 8-bit Code.

CCD00KPX0CCDPCSCFGx00007028...WAFLCNTRP5KPXx00008FA8 (PCS::DXIO::CMDIntercept0_Insert0)

Read-write. Reset: FFFF_FFFFh.

Command Intercept Table has 4 possible commands to insert per entry.

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd11_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FA8; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd11_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FA8; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]8; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007028; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070A8; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h

[illegible]

```
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FA8;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:0	InsertCMD . Read-write. Reset: FFFF_FFFFh. Substitute a 32-bit command when a command is detected.

CCD00KPX0CCDPCSCFGx0000702C...WAFLCNTRP5KPXx00008FAC (PCS::DXIO::CMDIntercept0_Insert1)

Read-write. Reset: FFFF_FFFFh.

Command Intercept Table has 4 possible commands to insert per entry.

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd11_0_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FAC; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd11_0_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FAC; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7A,72,6A,62,5A,52,4A,42,3A,32,2A,22,1A,12,0A,02]C; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000702C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070AC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h

[illegible]

```
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FAC;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:0	InsertCMD . Read-write. Reset: FFFF_FFFFh. Substitute a 32-bit command when a command is detected.

CCD00KPX0CCDPCSCFGx00007030...WAFLCNTRP5KPXx00008FB0 (PCS::DXIO::CMDIntercept0_Insert2)

Read-write. Reset: 0000_0016h.

Command Intercept Table has 4 possible commands to insert per entry.

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FB0; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FB0; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]0; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007030; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070B0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h

[illegible]


```
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FB0;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:0	InsertCMD . Read-write. Reset: 0000_0016h. Substitute a 32-bit command when a command is detected.

CCD00KPX0CCDPCSCFGx00007034...WAFLCNTRP5KPXx00008FB4 (PCS::DXIO::CMDIntercept0_Insert3)

Read-write. Reset: 0000_0116h.

Command Intercept Table has 4 possible commands to insert per entry.

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FB4; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FB4; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]4; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007034; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070B4; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h

[illegible]

```
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FB4;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:0	InsertCMD . Read-write. Reset: 0000_0116h. Substitute a 32-bit command when a command is detected.

CCD00KPX0CCDPCSCFGx00007038...WAFLCNTRP5KPXx00008FB8 (PCS::DXIO::CMDIntercept1_Detect)

Read-write. Reset: 0000_00E3h.

Detect

```

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD00KPX0CCDPCSCFG=3090_0000h

_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FB8;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000h

_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FB8;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000h

_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN;
CCD10KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8; CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN;
CCD10KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8; CCD10KPX1CCDPCSCFG=4EA0_0000h

_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD11KPX0CCDPCSCFG=5090_0000h

_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]8;
CCD11KPX1CCDPCSCFG=50A0_0000h

_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE]
_lane0_upi2_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007038;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE]
_lane1_upi2_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070B8;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

```

[illegible]

```
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FB8;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:0	DetectCMD. Read-write. Reset: 0000_00E3h. Detect a 32-bit command. Will trigger a command insertion.

CCD00KPX0CCDPCSCFGx0000703C...WAFLCNTRP5KPXx00008FBC (PCS::DXIO::CMDIntercept1_Mask)

Read-write. Reset: 0000_00FFh.

Mask

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD00KPX0CCDPCSCFG=3090_0000h

_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FBC;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FBC;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C;
CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN;
CCD10KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C; CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN;
CCD10KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C; CCD10KPX1CCDPCSCFG=4EA0_0000h

_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN;
CCD11KPX0CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C; CCD11KPX0CCDPCSCFG=5090_0000h

_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN;
CCD11KPX1CCDPCSCFGx0000_7[7B,73,6B,63,5B,53,4B,43,3B,33,2B,23,1B,13,0B,03]C; CCD11KPX1CCDPCSCFG=50A0_0000h

_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE]
_lane0_upi2_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000703C;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
j0_0000,1[8D:7F]j0_0000]h

_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE]
_lane1_upi2_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070BC;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
j0_0000,1[8D:7F]j0_0000]h

[illegible]

```
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FBC;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:0	DetectMask. Read-write. Reset: 0000_00FFh. When detecting, can mask out bits to ignore on detection. Note that this register gets ANDed with the live command and the detect command, so essentially 0 enables the mask. [31:8] - 24-bit Parameter. [7:0] - 8-bit Code.

CCD00KPX0CCDPCSCFGx00007040...WAFLCNTRP5KPXx00008FC0 (PCS::DXIO::CMDIntercept1_Insert0)

Read-write. Reset: FFFF_FFFFh.

Command Intercept Table has 4 possible commands to insert per entry.

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FC0; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FC0; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007040; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070C0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h

[illegible]

_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FC0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
Bits	Description
31:0	InsertCMD . Read-write. Reset: FFFF_FFFFh. Substitute a 32-bit command when a command is detected.

CCD00KPX0CCDPCSCFGx00007044...WAFLCNTRP5KPXx00008FC4 (PCS::DXIO::CMDIntercept1_Insert1)

Read-write. Reset: FFFF_FFFFh.

Command Intercept Table has 4 possible commands to insert per entry.

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FC4; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FC4; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007044; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070C4; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h

[illegible]

_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FC4; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
Bits	Description
31:0	InsertCMD . Read-write. Reset: FFFF_FFFFh. Substitute a 32-bit command when a command is detected.

CCD00KPX0CCDPCSCFGx00007048...WAFLCNTRP5KPXx00008FC8 (PCS::DXIO::CMDIntercept1_Insert2)

Read-write. Reset: FFFF_FFFFh.

Command Intercept Table has 4 possible commands to insert per entry.

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FC8; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FC8; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]8; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007048; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070C8; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h

[illegible]

```
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FC8;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:0	InsertCMD . Read-write. Reset: FFFF_FFFFh. Substitute a 32-bit command when a command is detected.

CCD00KPX0CCDPCSCFGx0000704C...WAFLCNTRP5KPXx00008FCC (PCS::DXIO::CMDIntercept1_Insert3)

Read-write. Reset: FFFF_FFFFh.

Command Intercept Table has 4 possible commands to insert per entry.

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd11_instGMICONTAINER12DECODE_laneBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FCC; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd11_instGMICONTAINER13DECODE_laneBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FCC; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]C; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000704C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070CC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h

[illegible]

```
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FCC;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:0	InsertCMD . Read-write. Reset: FFFF_FFFFh. Substitute a 32-bit command when a command is detected.

CCD00KPX0CCDPCSCFGx00007050...WAFLCNTRP5KPXx00008FD0 (PCS::DXIO::CMDIntercept2_Detect)

Read-write. Reset: 0000_0000h.

Detect

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FD0; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FD0; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007050; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070D0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

[illegible]

_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FD0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
Bits	Description
31:0	DetectCMD. Read-write. Reset: 0000_0000h. Detect a 32-bit command. Will trigger a command insertion.

CCD00KPX0CCDPCSCFGx00007054...WAFLCNTRP5KPXx00008FD4 (PCS::DXIO::CMDIntercept2_Mask)

Read-write. Reset: FFFF_FFFFh.

Mask

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FD4; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FD4; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]4; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007054; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070D4; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h

[illegible]

_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FD4; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
Bits	Description
31:0	DetectMask. Read-write. Reset: FFFF_FFFFh. When detecting, can mask out bits to ignore on detection. Note that this register gets ANDed with the live command and the detect command, so essentially 0 enables the mask. [31:8] - 24-bit Parameter. [7:0] - 8-bit Code.

CCD00KPX0CCDPCSCFGx00007058...WAFLCNTRP5KPXx00008FD8 (PCS::DXIO::CMDIntercept2_Insert0)

Read-write. Reset: FFFF_FFFFh.

Command Intercept Table has 4 possible commands to insert per entry.

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd11_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FD8; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd11_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FD8; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]8; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007058; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070D8; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h

[illegible]

```
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FD8;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:0	InsertCMD . Read-write. Reset: FFFF_FFFFh. Substitute a 32-bit command when a command is detected.

CCD00KPX0CCDPCSCFGx0000705C...WAFLCNTRP5KPXx00008FDC (PCS::DXIO::CMDIntercept2_Insert1)

Read-write. Reset: FFFF_FFFFh.

Command Intercept Table has 4 possible commands to insert per entry.

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD00KPX0CCDPCSCFG=3090_0000h
_ccd11_0_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FDC; CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD00KPX1CCDPCSCFG=30A0_0000h
_ccd11_0_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FDC; CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD01KPX0CCDPCSCFG=3290_0000h
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD01KPX1CCDPCSCFG=32A0_0000h
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD02KPX0CCDPCSCFG=3490_0000h
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD02KPX1CCDPCSCFG=34A0_0000h
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD03KPX0CCDPCSCFG=3690_0000h
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD03KPX1CCDPCSCFG=36A0_0000h
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD04KPX0CCDPCSCFG=3890_0000h
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD04KPX1CCDPCSCFG=38A0_0000h
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD05KPX0CCDPCSCFG=3A90_0000h
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD05KPX1CCDPCSCFG=3AA0_0000h
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD06KPX0CCDPCSCFG=3C90_0000h
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD06KPX1CCDPCSCFG=3CA0_0000h
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD07KPX0CCDPCSCFG=3E90_0000h
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD07KPX1CCDPCSCFG=3EA0_0000h
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD08KPX0CCDPCSCFG=4A90_0000h
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD08KPX1CCDPCSCFG=4AA0_0000h
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD09KPX0CCDPCSCFG=4C90_0000h
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD09KPX1CCDPCSCFG=4CA0_0000h
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD10KPX0CCDPCSCFG=4E90_0000h
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD10KPX1CCDPCSCFG=4EA0_0000h
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD11KPX0CCDPCSCFG=5090_0000h
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]C; CCD11KPX1CCDPCSCFG=50A0_0000h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane0_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000705C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h
_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE] _lane1_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070DC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5 j0_0000,1[8D:7F]j0_0000]h

[illegible]

```
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FDC;  
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:0	InsertCMD . Read-write. Reset: FFFF_FFFFh. Substitute a 32-bit command when a command is detected.

CCD00KPX0CCDPCSCFGx00007060...WAFLCNTRP5KPXx00008FE0 (PCS::DXIO::CMDIntercept2_Insert2)

Read-write. Reset: FFFF_FFFFh.

Command Intercept Table has 4 possible commands to insert per entry.

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD00KPX0CCDPCSCFG=3090_0000h

_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FE0;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000h

_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FE0;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000h

_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD10KPX1CCDPCSCFG=4EA0_0000h

_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD11KPX0CCDPCSCFG=5090_0000h

_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0;
CCD11KPX1CCDPCSCFG=50A0_0000h

_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE]
_lane0_upi2_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007060;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE]
_lane1_upi2_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070E0;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h

[illegible]

_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FE0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
Bits	Description
31:0	InsertCMD . Read-write. Reset: FFFF_FFFFh. Substitute a 32-bit command when a command is detected.

CCD00KPX0CCDPCSCFGx00007064...WAFLCNTRP5KPXx00008FE4 (PCS::DXIO::CMDIntercept2_Insert3)

Read-write. Reset: FFFF_FFFFh.

Command Intercept Table has 4 possible commands to insert per entry.

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD00KPX0CCDPCSCFG=3090_0000h

_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FE4;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000h

_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FE4;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000h

_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD10KPX1CCDPCSCFG=4EA0_0000h

_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD11KPX0CCDPCSCFG=5090_0000h

_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]4;
CCD11KPX1CCDPCSCFG=50A0_0000h

_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE]
_lane0_upi2_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00007064;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
j0_0000,1[8D:7F]j0_0000]h

_inst[GMICONTAINER[11:0]DECODE,P5KPX9,P4KPX8,SERDESAG3DECODE,SERDESBG[2:0]DECODE,SERDESBP[3:1]DECODE,SERDESAP0DECODE]
_lane1_upi2_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000070E4;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
j0_0000,1[8D:7F]j0_0000]h

[illegible]

_inst[GMICONTAINER[11:0]DECODELANEBROADCAST,P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FE4;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	InsertCMD . Read-write. Reset: FFFF_FFFFh. Substitute a 32-bit command when a command is detected.

CCD00KPX0CCDPCSCFGx00007068...CCD11KPX1CCDPCSCFGx00008FE8 **(PCS::DXIO::UPI2_DECODE_20_GMI3_CCD_LANE_CMDMASK)**

Read-write. Reset: 0000_000Fh.

cmdMask Injection Value

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD00KPX0CCDPCSCFG=3090_0000h	
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FE8; CCD[11:00]KPX0CCDPCSCFG=[[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h	
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD00KPX1CCDPCSCFG=30A0_0000h	
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FE8; CCD[11:00]KPX1CCDPCSCFG=[[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h	
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD01KPX0CCDPCSCFG=3290_0000h	
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD01KPX1CCDPCSCFG=32A0_0000h	
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD02KPX0CCDPCSCFG=3490_0000h	
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD02KPX1CCDPCSCFG=34A0_0000h	
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD03KPX0CCDPCSCFG=3690_0000h	
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD03KPX1CCDPCSCFG=36A0_0000h	
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD04KPX0CCDPCSCFG=3890_0000h	
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD04KPX1CCDPCSCFG=38A0_0000h	
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD05KPX0CCDPCSCFG=3A90_0000h	
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD05KPX1CCDPCSCFG=3AA0_0000h	
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD06KPX0CCDPCSCFG=3C90_0000h	
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD06KPX1CCDPCSCFG=3CA0_0000h	
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD07KPX0CCDPCSCFG=3E90_0000h	
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD07KPX1CCDPCSCFG=3EA0_0000h	
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD08KPX0CCDPCSCFG=4A90_0000h	
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD08KPX1CCDPCSCFG=4AA0_0000h	
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD09KPX0CCDPCSCFG=4C90_0000h	
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD09KPX1CCDPCSCFG=4CA0_0000h	
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD10KPX0CCDPCSCFG=4E90_0000h	
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD10KPX1CCDPCSCFG=4EA0_0000h	
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD11KPX0CCDPCSCFG=5090_0000h	
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; CCD11KPX1CCDPCSCFG=50A0_0000h	

Bits	Description
31:4	Reserved.
3:0	InjectionCmdMask. Read-write. Reset: Fh. For GMI3 only. When command injection is enabled through the InjectionParamCode register, this value will be used for cmdMask.

CCD00KPX0CCDPCSCFGx00007070...CCD11KPX1CCDPCSCFGx00008FF0 (PCS::DXIO::UPI2_DECODE_20_GMI3_CCD_LANE_CMDSnifferGSKTReadback)

Read-only. Reset: 0000_0000h.

Readback the last command received by the Command Sniffer for the Gasket

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD00KPX0CCDPCSCFG=3090_0000h

_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FF0;
CCD[11:00]KPX0CCDPCSCFG=[[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FF0;
CCD[11:00]KPX1CCDPCSCFG=[[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD10KPX1CCDPCSCFG=4EA0_0000h

_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD11KPX0CCDPCSCFG=5090_0000h

_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
CCD11KPX1CCDPCSCFG=50A0_0000h

Bits	Description
31:8	CMDSnifferGSKTParam. Read-only. Reset: 00_0000h. Last Read Parameter by Command Sniffer.
7:0	CMDSnifferGSKTCode. Read-only. Reset: 00h. Last Read Code by Command Sniffer.

CCD00KPX0CCDPCSCFGx00007074...CCD11KPX1CCDPCSCFGx00008FF4 (PCS::DXIO::UPI2_DECODE_20_GMI3_CCD_LANE_CMDSnifferFIFOReadback)

Read-only. Reset: 0000_0000h.

Readback the last command received by the Command Sniffer for Tx FIFO

_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD00KPX0CCDPCSCFG=3090_0000h	
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FF4; CCD[11:00]KPX0CCDPCSCFG=[[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h	
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD00KPX1CCDPCSCFG=30A0_0000h	
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FF4; CCD[11:00]KPX1CCDPCSCFG=[[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h	
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD01KPX0CCDPCSCFG=3290_0000h	
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD01KPX1CCDPCSCFG=32A0_0000h	
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD02KPX0CCDPCSCFG=3490_0000h	
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD02KPX1CCDPCSCFG=34A0_0000h	
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD03KPX0CCDPCSCFG=3690_0000h	
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD03KPX1CCDPCSCFG=36A0_0000h	
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD04KPX0CCDPCSCFG=3890_0000h	
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD04KPX1CCDPCSCFG=38A0_0000h	
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD05KPX0CCDPCSCFG=3A90_0000h	
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD05KPX1CCDPCSCFG=3AA0_0000h	
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD06KPX0CCDPCSCFG=3C90_0000h	
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD06KPX1CCDPCSCFG=3CA0_0000h	
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD07KPX0CCDPCSCFG=3E90_0000h	
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD07KPX1CCDPCSCFG=3EA0_0000h	
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD08KPX0CCDPCSCFG=4A90_0000h	
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD08KPX1CCDPCSCFG=4AA0_0000h	
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD09KPX0CCDPCSCFG=4C90_0000h	
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD09KPX1CCDPCSCFG=4CA0_0000h	
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD10KPX0CCDPCSCFG=4E90_0000h	
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD10KPX1CCDPCSCFG=4EA0_0000h	
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD11KPX0CCDPCSCFG=5090_0000h	
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; CCD11KPX1CCDPCSCFG=50A0_0000h	

Bits	Description
31:8	CMDSnifferFIFOParam. Read-only. Reset: 00_0000h. Last Read Parameter by Command Sniffer.
7:0	CMDSnifferFIFOCode. Read-only. Reset: 00h. Last Read Code by Command Sniffer.

CCD00KPX0CCDPCSCFGx00007078...CCD11KPX1CCDPCSCFGx00008FF8**(PCS::DXIO::UPI2_DECODE_20_GMI3_CCD_LANE_Error_CmdReadback0)**

Read-write. Reset: 0000_0000h.	
Readback the last command received by the Command Sniffer	
_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD00KPX0CCDPCSCFG=3090_0000h	
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FF8; CCD[11:00]KPX0CCDPCSCFG=[[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h	
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD00KPX1CCDPCSCFG=30A0_0000h	
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FF8; CCD[11:00]KPX1CCDPCSCFG=[[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h	
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD01KPX0CCDPCSCFG=3290_0000h	
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD01KPX1CCDPCSCFG=32A0_0000h	
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD02KPX0CCDPCSCFG=3490_0000h	
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD02KPX1CCDPCSCFG=34A0_0000h	
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD03KPX0CCDPCSCFG=3690_0000h	
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD03KPX1CCDPCSCFG=36A0_0000h	
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD04KPX0CCDPCSCFG=3890_0000h	
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD04KPX1CCDPCSCFG=38A0_0000h	
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD05KPX0CCDPCSCFG=3A90_0000h	
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD05KPX1CCDPCSCFG=3AA0_0000h	
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD06KPX0CCDPCSCFG=3C90_0000h	
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD06KPX1CCDPCSCFG=3CA0_0000h	
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD07KPX0CCDPCSCFG=3E90_0000h	
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD07KPX1CCDPCSCFG=3EA0_0000h	
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD08KPX0CCDPCSCFG=4A90_0000h	
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD08KPX1CCDPCSCFG=4AA0_0000h	
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD09KPX0CCDPCSCFG=4C90_0000h	
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD09KPX1CCDPCSCFG=4CA0_0000h	
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD10KPX0CCDPCSCFG=4E90_0000h	
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD10KPX1CCDPCSCFG=4EA0_0000h	
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD11KPX0CCDPCSCFG=5090_0000h	
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; CCD11KPX1CCDPCSCFG=50A0_0000h	
Bits	Description
31:8	Error_CmdParam. Read-write. Reset: 00_0000h. Last Read Parameter by Command Sniffer.
7:0	Error_CmdCode. Read-write. Reset: 00h. Last Read Code by Command Sniffer.

CCD00KPX0CCDPCSCFGx0000707C...CCD11KPX1CCDPCSCFGx00008FFC **(PCS::DXIO::UPI2_DECODE_20_GMI3_CCD_LANE_Error_CmdReadback1)**

Read-write. Reset: 0000_0000h.	
Readback the last command received by the Command Sniffer	
_ccd0_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD00KPX0CCDPCSCFG=3090_0000h	
_ccd[11:0]_instGMICONTAINER12DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx00008FFC; CCD[11:00]KPX0CCDPCSCFG=[[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h	
_ccd0_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD00KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD00KPX1CCDPCSCFG=30A0_0000h	
_ccd[11:0]_instGMICONTAINER13DECODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx00008FFC; CCD[11:00]KPX1CCDPCSCFG=[[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h	
_ccd1_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD01KPX0CCDPCSCFG=3290_0000h	
_ccd1_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD01KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD01KPX1CCDPCSCFG=32A0_0000h	
_ccd2_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD02KPX0CCDPCSCFG=3490_0000h	
_ccd2_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD02KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD02KPX1CCDPCSCFG=34A0_0000h	
_ccd3_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD03KPX0CCDPCSCFG=3690_0000h	
_ccd3_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD03KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD03KPX1CCDPCSCFG=36A0_0000h	
_ccd4_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD04KPX0CCDPCSCFG=3890_0000h	
_ccd4_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD04KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD04KPX1CCDPCSCFG=38A0_0000h	
_ccd5_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD05KPX0CCDPCSCFG=3A90_0000h	
_ccd5_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD05KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD05KPX1CCDPCSCFG=3AA0_0000h	
_ccd6_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD06KPX0CCDPCSCFG=3C90_0000h	
_ccd6_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD06KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD06KPX1CCDPCSCFG=3CA0_0000h	
_ccd7_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD07KPX0CCDPCSCFG=3E90_0000h	
_ccd7_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD07KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD07KPX1CCDPCSCFG=3EA0_0000h	
_ccd8_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD08KPX0CCDPCSCFG=4A90_0000h	
_ccd8_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD08KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD08KPX1CCDPCSCFG=4AA0_0000h	
_ccd9_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD09KPX0CCDPCSCFG=4C90_0000h	
_ccd9_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD09KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD09KPX1CCDPCSCFG=4CA0_0000h	
_ccd10_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD10KPX0CCDPCSCFG=4E90_0000h	
_ccd10_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD10KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD10KPX1CCDPCSCFG=4EA0_0000h	
_ccd11_instGMICONTAINER12DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX0CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD11KPX0CCDPCSCFG=5090_0000h	
_ccd11_instGMICONTAINER13DECODE_lane[15:0]_upi2_aliasSMN; CCD11KPX1CCDPCSCFGx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; CCD11KPX1CCDPCSCFG=50A0_0000h	
Bits	Description
31:10	Reserved.
9	Error_ClearReadback. Read-write. Reset: 0. Write to 1 to clear Error_CmdReadback0 & Error_CmdReadback1 registers to capture the next cmdError.
8	Error_CmdError. Read-write. Reset: 0. Last Read Error by Command Sniffer.
7:0	Error_CmdResp. Read-write. Reset: 00h. Last Read Response by Command Sniffer.

CCD00KPX0CCDPCSCFGx0000D000...WAFLCNTRP5KPXx00010F80 **(PCS::DXIO::KP_TXFIFO_LANE_CONTROL0)**

Read-write.

```

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000D000;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000D000;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0000D000; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAG3KPX7SERDES_aliasSMN;
SERDESAG3KPXx[00010F80,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]0,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]0,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]0,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0]; SERDESAG3KPX=1860_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAP0KPX7SERDES_aliasSMN;
SERDESAP0KPXx[00010F80,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]0,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]0,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]0,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0]; SERDESAP0KPX=17F0_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG0KPX4SERDES_aliasSMN;
SERDESBG0KPXx[00010F80,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]0,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]0,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]0,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0]; SERDESBG0KPX0=1830_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG1KPX4SERDES_aliasSMN;
SERDESBG1KPXx[00010F80,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]0,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]0,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]0,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0]; SERDESBG1KPX0=1840_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG2KPX4SERDES_aliasSMN;
SERDESBG2KPXx[00010F80,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]0,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]0,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]0,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0]; SERDESBG2KPX0=1850_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP1KPX4SERDES_aliasSMN;
SERDESBP1KPXx[00010F80,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]0,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]0,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]0,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0]; SERDESBP1KPX0=1800_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP2KPX4SERDES_aliasSMN;
SERDESBP2KPXx[00010F80,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]0,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]0,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]0,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0]; SERDESBP2KPX0=1810_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP3KPX4SERDES_aliasSMN;
SERDESBP3KPXx[00010F80,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]0,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]0,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]0,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0]; SERDESBP3KPX0=1820_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP4KPX8WAFL_aliasSMN;
WAFLCNTRP4KPXx[00010F80,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]0,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]0,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]0,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0]; WAFLCNTRP4KPX=1870_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP5KPX9WAFL_aliasSMN;
WAFLCNTRP5KPXx[00010F80,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]0,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]0,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]0,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0]; WAFLCNTRP5KPX=1880_0000h

```

Bits	Description
31:15	Reserved.
14	TxFIFO_Bypass_RdFlopStage. Read-write. Reset: 0. Override the context Rd Flop Stage at the output of the KP Tx FIFO. For eg. SATA mode
13	TxFIFO_InternalSyncInit_Dis. Read-write. Reset: 0. Disables the KPMX DECODER internal Sync Init signal to KP TX FIFO
12	TxFIFO_MasterLnCmdInj_Dis. Read-write. Reset: 0. Disables the master lane command injection in KP TX FIFO

11	TxFIFO_Bypass. Read-write. Reset: 0. FIFOBypass - FIFO bypass : 0 - through FIFO (PCIE, ETH, GMI), 1 - bypass FIFO (SATA).
10	TxFIFO_Standalone. Read-write. Standalone - Standalone : 0 - lane fifo read clock and fifo init ganged with other lanes based on link ID (PCIE), 1 - lane fifo read clock and fifo init for itself (SATA, ETH, GMI). Reset: <code>_blkDESKEW0LANE0_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE0_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE10_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE10_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE11_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE11_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE12_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE12_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE13_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE13_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE14_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE14_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE15_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE15_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE1_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE1_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE2_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE2_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE3_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE3_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE4_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE4_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE5_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE5_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE6_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE6_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE7_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE7_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE8_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code> Reset: <code>_blkDESKEW0LANE8_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN: 1</code> Reset: <code>_blkDESKEW0LANE9_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3KPX7SERDES]_aliasSMN: 0</code>

[illegible]

[illegible]

[illegible]

	Reset: _blkDESKEW3LANEBROADCAST_inst[SERDESBP[3:1]KPX4SERDES,SERDESBG[2:0]KPX4SERDES,SERDESAP0KPX7SERDES,SERDESAG3K PX7SERDES]_aliasSMN: 0
	Reset: _blkDESKEW3LANEBROADCAST_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL]_aliasSMN
	_ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN
	_inst[GMICONTAINER[11:00]]_aliasSMN
	1
9	TxFIFO_InitMode. Read-write. Reset: 0. FIFOInitMode - FIFO init mode : 0 - use fifo init pulse (PCIE, SATA, ETH, GMI, all), 1 - use tx_pstate (none).
8	TxFIFO_Init. Read-write. Reset: 0. FIFO init register control to initialize the Tx FIFO
7:0	TxFIFO_LinkID. Read-write. Reset: 00h. FIFOLinkID - Same link ID for each lane belonging to the same link, unique link ID for each link.

CCD00KPX0CCDPCSCFGx0000D004...WAFLCNTRP5KPXx00010F84 **(PCS::DXIO::KP_TXFIFO_LANE_CONTROL1)**

Read-write. Reset: 0104_358Ch.

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000D004;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000D004;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0000D004; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAG3KPX7SERDES_aliasSMN;
 SERDESAG3KPXx[00010F84,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]4,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]4,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]4,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4]; SERDESAG3KPX=1860_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAP0KPX7SERDES_aliasSMN;
 SERDESAP0KPXx[00010F84,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]4,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]4,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]4,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4]; SERDESAP0KPX=17F0_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG0KPX4SERDES_aliasSMN;
 SERDESBG0KPXx[00010F84,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]4,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]4,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]4,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4]; SERDESBG0KPX0=1830_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG1KPX4SERDES_aliasSMN;
 SERDESBG1KPXx[00010F84,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]4,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]4,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]4,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4]; SERDESBG1KPX0=1840_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG2KPX4SERDES_aliasSMN;
 SERDESBG2KPXx[00010F84,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]4,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]4,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]4,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4]; SERDESBG2KPX0=1850_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP1KPX4SERDES_aliasSMN;
 SERDESBP1KPXx[00010F84,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]4,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]4,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]4,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4]; SERDESBP1KPX0=1800_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP2KPX4SERDES_aliasSMN;
 SERDESBP2KPXx[00010F84,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]4,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]4,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]4,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4]; SERDESBP2KPX0=1810_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP3KPX4SERDES_aliasSMN;
 SERDESBP3KPXx[00010F84,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]4,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]4,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]4,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4]; SERDESBP3KPX0=1820_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP4KPX8WAFL_aliasSMN;
 WAFLCNTRP4KPXx[00010F84,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]4,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]4,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]4,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4]; WAFLCNTRP4KPX=1870_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP5KPX9WAFL_aliasSMN;
 WAFLCNTRP5KPXx[00010F84,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]4,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]4,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]4,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4]; WAFLCNTRP5KPX=1880_0000h

Bits Description

31:26 Reserved.

25:21 **TxFIFO_ReadEnDelay_Gang.** Read-write. Reset: 08h. Delay value to enable the read operations on multi-lane link configuration

20:16 **TxFIFO_ReadEnDelay_Standalone.** Read-write. Reset: 04h. Delay value to enable the read operations on Standalone lane configuration

15:12 **TxFIFO_WrPtrReckon_offset.** Read-write. Reset: 3h. Offset value to dead-reckon the write pointer from read side domain

11:6	TxFIFO_FlushTime. Read-write. Reset: 16h. Timer Value for Tx FIFO to flush out its content in terms of write clock cycles
5:0	TxFIFO_InitDelay. Read-write. Reset: 0Ch. Tx FIFO Initialization Delay value in terms of write clock cycles

CCD00KPX0CCDPCSCFGx0000D008...WAFLCNTRP5KPXx00010F88 **(PCS::DXIO::KP_TXFIFO_LANE_CG_CONTROL)**

Read-write. Reset: 0000_3F3Fh.

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000D008;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000D008;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0000D008; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAG3KPX7SERDES_aliasSMN;
 SERDESAG3KPXx[00010F88,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]8,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]8,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]8,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8]; SERDESAG3KPX=1860_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAP0KPX7SERDES_aliasSMN;
 SERDESAP0KPXx[00010F88,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]8,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]8,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]8,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8]; SERDESAP0KPX=17F0_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG0KPX4SERDES_aliasSMN;
 SERDESBG0KPXx[00010F88,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]8,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]8,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]8,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8]; SERDESBG0KPX=1830_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG1KPX4SERDES_aliasSMN;
 SERDESBG1KPXx[00010F88,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]8,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]8,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]8,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8]; SERDESBG1KPX=1840_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG2KPX4SERDES_aliasSMN;
 SERDESBG2KPXx[00010F88,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]8,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]8,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]8,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8]; SERDESBG2KPX=1850_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP1KPX4SERDES_aliasSMN;
 SERDESBP1KPXx[00010F88,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]8,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]8,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]8,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8]; SERDESBP1KPX=1800_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP2KPX4SERDES_aliasSMN;
 SERDESBP2KPXx[00010F88,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]8,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]8,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]8,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8]; SERDESBP2KPX=1810_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP3KPX4SERDES_aliasSMN;
 SERDESBP3KPXx[00010F88,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]8,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]8,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]8,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8]; SERDESBP3KPX=1820_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP4KPX8WAFL_aliasSMN;
 WAFLCNTRP4KPXx[00010F88,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]8,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]8,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]8,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8]; WAFLCNTRP4KPX=1870_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP5KPX9WAFL_aliasSMN;
 WAFLCNTRP5KPXx[00010F88,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]8,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]8,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]8,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8]; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:19	Reserved.
18	TxFIFO_SoftOverrideClk2. Read-write. Reset: 0. Override enable the LCU Clock gating in Tx FIFO
17	TxFIFO_SoftOverrideClk1. Read-write. Reset: 0. Override enable the Ref Clock gating in Tx FIFO
16	TxFIFO_SoftOverrideClk0. Read-write. Reset: 0. Override enable the Tx Clock gating in Tx FIFO
15:8	TxFIFO_CG_Clk2_Off_Hysteresis. Read-write. Reset: 3Fh. Timer value of Hysteresis for KP FIFO LCU clock gating to filter out small turn off changes.

7:0	TxFIFO_CG_Clk1_Off_Hysteresis. Read-write. Reset: 3Fh. Timer value of Hysteresis for KP FIFO Ref clock gating to filter out small turn off changes.
-----	--

CCD00KPX0CCDPCSCFGx0000D00C...WAFLCNTRP5KPXx00010F8C **(PCS::DXIO::KP_TXFIFO_LANE_STATUS)**

Reset: 0000_0000h.

```

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000D00C;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000D00C;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0000D00C; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAG3KPX7SERDES_aliasSMN;
SERDESAG3KPXx[00010F8C,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]C,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]C,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]C,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C]; SERDESAG3KPX=1860_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAP0KPX7SERDES_aliasSMN;
SERDESAP0KPXx[00010F8C,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]C,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]C,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]C,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C]; SERDESAP0KPX=17F0_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG0KPX4SERDES_aliasSMN;
SERDESBG0KPXx[00010F8C,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]C,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]C,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]C,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C]; SERDESBG0KPX=1830_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG1KPX4SERDES_aliasSMN;
SERDESBG1KPXx[00010F8C,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]C,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]C,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]C,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C]; SERDESBG1KPX=1840_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG2KPX4SERDES_aliasSMN;
SERDESBG2KPXx[00010F8C,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]C,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]C,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]C,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C]; SERDESBG2KPX=1850_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP1KPX4SERDES_aliasSMN;
SERDESBP1KPXx[00010F8C,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]C,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]C,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]C,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C]; SERDESBP1KPX=1800_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP2KPX4SERDES_aliasSMN;
SERDESBP2KPXx[00010F8C,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]C,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]C,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]C,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C]; SERDESBP2KPX=1810_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP3KPX4SERDES_aliasSMN;
SERDESBP3KPXx[00010F8C,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]C,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]C,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]C,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C]; SERDESBP3KPX=1820_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP4KPX8WAFL_aliasSMN;
WAFLCNTRP4KPXx[00010F8C,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]C,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]C,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]C,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C]; WAFLCNTRP4KPX=1870_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP5KPX9WAFL_aliasSMN;
WAFLCNTRP5KPXx[00010F8C,000[1078,1070,1068,1060,1058,1050,1048,1040,1038,1030,1028,1020,1018,1010,1008,1000,0FF8]C,0000_[F78,F70,F68,F60,F58,F50,F48,F40,F38,F30,F28,F20,F18,F10,F08,F00,EF8]C,0000_[E78,E70,E68,E60,E58,E50,E48,E40,E38,E30,E28,E20,E18,E10,E08,E00,DF8]C,0000_D[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C]; WAFLCNTRP5KPX=1880_0000h

```

Bits	Description
31:8	Reserved.
7:6	TxFIFO_LastLane_Status. Read-only. Reset: 0h. Tx FIFO Command Injection status for the Last lane
5:4	TxFIFO_MasterLane_Status. Read-only. Reset: 0h. Tx FIFO Command Injection status for the Master Lane
3	TxFIFO_underflow. Read,Write-1-to-clear. Reset: 0. Indicates that the KP FIFO is in UNDERFLOW condition
2	TxFIFO_overflow. Read,Write-1-to-clear. Reset: 0. Indicates that the KP FIFO is in OVERFLOW condition
1	TxFIFO_belowLoWatermarkThres. Read,Write-1-to-clear. Reset: 0. Indicates the KP FIFO has the write pointer and read pointer difference is above the low watermark level.

0	TxFIFO_aboveHiWatermarkThres. Read,Write-1-to-clear. Reset: 0. Indicates the KP FIFO has the write pointer and read pointer difference is above the high watermark level
---	---

CCD00KPX0CCDPCSCFGx0000D040...WAFLCNTRP5KPXx00010FC0 (PCS::DXIO::KP_TXFIFO_LANE_DEBUG)

Read-write. Reset: 0000_0004h.

```
_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000D040;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000D040;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0000D040; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAG3KPX7SERDES_aliasSMN;
SERDESAG3KPXx[00010FC0,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]0,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]0,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]0,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0]; SERDESAG3KPX=1860_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAP0KPX7SERDES_aliasSMN;
SERDESAP0KPXx[00010FC0,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]0,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]0,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]0,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0]; SERDESAP0KPX=17F0_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG0KPX4SERDES_aliasSMN;
SERDESBG0KPXx[00010FC0,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]0,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]0,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]0,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0]; SERDESBG0KPX=1830_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG1KPX4SERDES_aliasSMN;
SERDESBG1KPXx[00010FC0,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]0,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]0,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]0,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0]; SERDESBG1KPX=1840_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG2KPX4SERDES_aliasSMN;
SERDESBG2KPXx[00010FC0,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]0,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]0,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]0,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0]; SERDESBG2KPX=1850_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP1KPX4SERDES_aliasSMN;
SERDESBP1KPXx[00010FC0,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]0,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]0,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]0,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0]; SERDESBP1KPX=1800_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP2KPX4SERDES_aliasSMN;
SERDESBP2KPXx[00010FC0,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]0,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]0,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]0,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0]; SERDESBP2KPX=1810_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP3KPX4SERDES_aliasSMN;
SERDESBP3KPXx[00010FC0,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]0,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]0,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]0,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0]; SERDESBP3KPX=1820_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCNTRP4KPX8WAF_L_aliasSMN;
WAFLCNTRP4KPXx[00010FC0,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]0,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]0,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]0,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0]; WAFLCNTRP4KPX=1870_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCNTRP5KPX9WAF_L_aliasSMN;
WAFLCNTRP5KPXx[00010FC0,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]0,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]0,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]0,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]0]; WAFLCNTRP5KPX=1880_0000h
```

Bits	Description
31:4	Reserved.
3	TxFIFO_LaneDebug3. Read-write. Reset: 0. Tx FIFO Lane Debug 3 register
2	TxFIFO_LaneDebug2. Read-write. Reset: 1. Tx FIFO Lane Debug 2 register
1	TxFIFO_LaneDebug1. Read-write. Reset: 0. Tx FIFO Lane Debug 1 register
0	TxFIFO_LaneDebug0. Read-write. Reset: 0. Tx FIFO Lane Debug 0 register

CCD00KPX0CCDPCSCFGx0000D044...WAFLCNTRP5KPXx00010FC4 (PCS::DXIO::KP_TXFIFO_LANE_DEBUG1)

Read-write. Reset: 0000_0000h.

```

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000D044;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000D044;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000h

_inst[GMICONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0000D044; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAG3KPX7SERDES_aliasSMN;
SERDESAG3KPXx[00010FC4,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]4,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]4,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]4,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; SERDESAG3KPX=1860_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAP0KPX7SERDES_aliasSMN;
SERDESAP0KPXx[00010FC4,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]4,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]4,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]4,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; SERDESAP0KPX=17F0_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG0KPX4SERDES_aliasSMN;
SERDESBG0KPXx[00010FC4,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]4,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]4,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]4,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; SERDESBG0KPX=1830_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG1KPX4SERDES_aliasSMN;
SERDESBG1KPXx[00010FC4,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]4,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]4,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]4,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; SERDESBG1KPX=1840_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG2KPX4SERDES_aliasSMN;
SERDESBG2KPXx[00010FC4,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]4,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]4,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]4,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; SERDESBG2KPX=1850_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP1KPX4SERDES_aliasSMN;
SERDESBP1KPXx[00010FC4,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]4,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]4,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]4,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; SERDESBP1KPX=1800_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP2KPX4SERDES_aliasSMN;
SERDESBP2KPXx[00010FC4,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]4,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]4,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]4,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; SERDESBP2KPX=1810_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP3KPX4SERDES_aliasSMN;
SERDESBP3KPXx[00010FC4,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]4,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]4,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]4,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; SERDESBP3KPX=1820_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCNTRP4KPX8WAFL_aliasSMN;
WAFLCNTRP4KPXx[00010FC4,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]4,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]4,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]4,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; WAFLCNTRP4KPX=1870_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCNTRP5KPX9WAFL_aliasSMN;
WAFLCNTRP5KPXx[00010FC4,000[107C,1074,106C,1064,105C,1054,104C,1044,103C,1034,102C,1024,101C,1014,100C,1004,0FFC]4,0000_[F7C,F74,F6C,F64,F5C,F54,F4C,F44,F3C,F34,F2C,F24,F1C,F14,F0C,F04,EFC]4,0000_[E7C,E74,E6C,E64,E5C,E54,E4C,E44,E3C,E34,E2C,E24,E1C,E14,E0C,E04,DFC]4,0000_D[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; WAFLCNTRP5KPX=1880_0000h

```

Bits	Description
31:0	TxFIFO_LaneDebug_or_Lane_Broadcast_Control. Read-write. Reset: 0000_0000h. Tx FIFO Lane Debug 0 register

CCD00KPX0CCDPCSCFGx0000D050...WAFLCNTRP5KPXx00010FD0 **(PCS::DXIO::KP_TXFIFO_LANE_SPARE)**

Reset: 0000_0000h.

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000D050;
 CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000D050;
 CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h

_inst[GMICONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0000D050; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAG3KPX7SERDES_aliasSMN;
 SERDESAG3KPXx[00010FD0,000[107D,1075,106D,1065,105D,1055,104D,1045,103D,1035,102D,1025,101D,1015,100D,1005,0FFD]0,0000_[F7D,F75,F6D,F65,F5D,F55,F4D,F45,F3D,F35,F2D,F25,F1D,F15,F0D,F05,EFD]0,0000_[E7D,E75,E6D,E65,E5D,E55,E4D,E45,E3D,E35,E2D,E25,E1D,E15,E0D,E05,DFD]0,0000_D[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0]; SERDESAG3KPX=1860_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAP0KPX7SERDES_aliasSMN;
 SERDESAP0KPXx[00010FD0,000[107D,1075,106D,1065,105D,1055,104D,1045,103D,1035,102D,1025,101D,1015,100D,1005,0FFD]0,0000_[F7D,F75,F6D,F65,F5D,F55,F4D,F45,F3D,F35,F2D,F25,F1D,F15,F0D,F05,EFD]0,0000_[E7D,E75,E6D,E65,E5D,E55,E4D,E45,E3D,E35,E2D,E25,E1D,E15,E0D,E05,DFD]0,0000_D[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0]; SERDESAP0KPX=17F0_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG0KPX4SERDES_aliasSMN;
 SERDESBG0KPXx[00010FD0,000[107D,1075,106D,1065,105D,1055,104D,1045,103D,1035,102D,1025,101D,1015,100D,1005,0FFD]0,0000_[F7D,F75,F6D,F65,F5D,F55,F4D,F45,F3D,F35,F2D,F25,F1D,F15,F0D,F05,EFD]0,0000_[E7D,E75,E6D,E65,E5D,E55,E4D,E45,E3D,E35,E2D,E25,E1D,E15,E0D,E05,DFD]0,0000_D[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0]; SERDESBG0KPX=1830_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG1KPX4SERDES_aliasSMN;
 SERDESBG1KPXx[00010FD0,000[107D,1075,106D,1065,105D,1055,104D,1045,103D,1035,102D,1025,101D,1015,100D,1005,0FFD]0,0000_[F7D,F75,F6D,F65,F5D,F55,F4D,F45,F3D,F35,F2D,F25,F1D,F15,F0D,F05,EFD]0,0000_[E7D,E75,E6D,E65,E5D,E55,E4D,E45,E3D,E35,E2D,E25,E1D,E15,E0D,E05,DFD]0,0000_D[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0]; SERDESBG1KPX=1840_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG2KPX4SERDES_aliasSMN;
 SERDESBG2KPXx[00010FD0,000[107D,1075,106D,1065,105D,1055,104D,1045,103D,1035,102D,1025,101D,1015,100D,1005,0FFD]0,0000_[F7D,F75,F6D,F65,F5D,F55,F4D,F45,F3D,F35,F2D,F25,F1D,F15,F0D,F05,EFD]0,0000_[E7D,E75,E6D,E65,E5D,E55,E4D,E45,E3D,E35,E2D,E25,E1D,E15,E0D,E05,DFD]0,0000_D[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0]; SERDESBG2KPX=1850_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP1KPX4SERDES_aliasSMN;
 SERDESBP1KPXx[00010FD0,000[107D,1075,106D,1065,105D,1055,104D,1045,103D,1035,102D,1025,101D,1015,100D,1005,0FFD]0,0000_[F7D,F75,F6D,F65,F5D,F55,F4D,F45,F3D,F35,F2D,F25,F1D,F15,F0D,F05,EFD]0,0000_[E7D,E75,E6D,E65,E5D,E55,E4D,E45,E3D,E35,E2D,E25,E1D,E15,E0D,E05,DFD]0,0000_D[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0]; SERDESBP1KPX=1800_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP2KPX4SERDES_aliasSMN;
 SERDESBP2KPXx[00010FD0,000[107D,1075,106D,1065,105D,1055,104D,1045,103D,1035,102D,1025,101D,1015,100D,1005,0FFD]0,0000_[F7D,F75,F6D,F65,F5D,F55,F4D,F45,F3D,F35,F2D,F25,F1D,F15,F0D,F05,EFD]0,0000_[E7D,E75,E6D,E65,E5D,E55,E4D,E45,E3D,E35,E2D,E25,E1D,E15,E0D,E05,DFD]0,0000_D[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0]; SERDESBP2KPX=1810_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP3KPX4SERDES_aliasSMN;
 SERDESBP3KPXx[00010FD0,000[107D,1075,106D,1065,105D,1055,104D,1045,103D,1035,102D,1025,101D,1015,100D,1005,0FFD]0,0000_[F7D,F75,F6D,F65,F5D,F55,F4D,F45,F3D,F35,F2D,F25,F1D,F15,F0D,F05,EFD]0,0000_[E7D,E75,E6D,E65,E5D,E55,E4D,E45,E3D,E35,E2D,E25,E1D,E15,E0D,E05,DFD]0,0000_D[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0]; SERDESBP3KPX=1820_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP4KPX8WAFL_aliasSMN;
 WAFLCNTRP4KPXx[00010FD0,000[107D,1075,106D,1065,105D,1055,104D,1045,103D,1035,102D,1025,101D,1015,100D,1005,0FFD]0,0000_[F7D,F75,F6D,F65,F5D,F55,F4D,F45,F3D,F35,F2D,F25,F1D,F15,F0D,F05,EFD]0,0000_[E7D,E75,E6D,E65,E5D,E55,E4D,E45,E3D,E35,E2D,E25,E1D,E15,E0D,E05,DFD]0,0000_D[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0]; WAFLCNTRP4KPX=1870_0000h

_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKEW1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP5KPX9WAFL_aliasSMN;
 WAFLCNTRP5KPXx[00010FD0,000[107D,1075,106D,1065,105D,1055,104D,1045,103D,1035,102D,1025,101D,1015,100D,1005,0FFD]0,0000_[F7D,F75,F6D,F65,F5D,F55,F4D,F45,F3D,F35,F2D,F25,F1D,F15,F0D,F05,EFD]0,0000_[E7D,E75,E6D,E65,E5D,E55,E4D,E45,E3D,E35,E2D,E25,E1D,E15,E0D,E05,DFD]0,0000_D[7D,75,6D,65,5D,55,4D,45,3D,35,2D,25,1D,15,0D,05]0]; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:10	Reserved.
9	TxFIFO_LaneSpare9. Read,Write-1-to-clear. Reset: 0. Tx FIFO Lane Spare9 register
8	TxFIFO_LaneSpare8. Read,Write-1-to-clear. Reset: 0. Tx FIFO Lane Spare8 register
7	TxFIFO_LaneSpare7. Write-only. Reset: 0. Tx FIFO Lane Spare7 register
6	TxFIFO_LaneSpare6. Write-only. Reset: 0. Tx FIFO Lane Spare6 register
5	TxFIFO_LaneSpare5. Read-only. Reset: 0. Tx FIFO Lane Spare5 register
4	TxFIFO_LaneSpare4. Read-only. Reset: 0. Tx FIFO Lane Spare4 register

3	TxFIFO_LaneSpare3. Read-write. Reset: 0. Rx Gearbox Lane Spare 3 register
2	TxFIFO_LaneSpare2. Read-write. Reset: 0. Rx Gearbox Lane Spare 2 register
1	TxFIFO_LaneSpare1. Read-write. Reset: 0. Rx Gearbox Lane Spare 1 register
0	TxFIFO_LaneSpare0. Read-write. Reset: 0. Rx Gearbox Lane Spare 0 register

CCD00KPX0CCDPCSCFGx0000D060...WAFLCNTRP5KPXx00010FE0 (PCS::DXIO::KP_RXGEARBOX_LANE_CONTROL0)

Read-write. Reset: 0000_001Ah.

```

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000D060;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000D060;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_inst[GMICONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0000D060; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAG3KPX7SERDES_aliasSMN;
SERDESAG3KPXx[00010FE0,000[107E,1076,106E,1066,105E,1056,104E,1046,103E,1036,102E,1026,101E,1016,100E,1006,0FFE]0,0000_[F7E,F76,F6E,F66,F5
E,F56,F4E,F46,F3E,F36,F2E,F26,F1E,F16,F0E,F06,EFE]0,0000_[E7E,E76,E6E,E66,E5E,E56,E4E,E46,E3E,E36,E2E,E26,E1E,E16,E0E,E06,DFE]0,0000_D[7E,76,
6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0]; SERDESAG3KPX=1860_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAP0KPX7SERDES_aliasSMN;
SERDESAP0KPXx[00010FE0,000[107E,1076,106E,1066,105E,1056,104E,1046,103E,1036,102E,1026,101E,1016,100E,1006,0FFE]0,0000_[F7E,F76,F6E,F66,F5E
,F56,F4E,F46,F3E,F36,F2E,F26,F1E,F16,F0E,F06,EFE]0,0000_[E7E,E76,E6E,E66,E5E,E56,E4E,E46,E3E,E36,E2E,E26,E1E,E16,E0E,E06,DFE]0,0000_D[7E,76,6
E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0]; SERDESAP0KPX=17F0_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG0KPX4SERDES_aliasSMN;
SERDESBG0KPXx[00010FE0,000[107E,1076,106E,1066,105E,1056,104E,1046,103E,1036,102E,1026,101E,1016,100E,1006,0FFE]0,0000_[F7E,F76,F6E,F66,F5
E,F56,F4E,F46,F3E,F36,F2E,F26,F1E,F16,F0E,F06,EFE]0,0000_[E7E,E76,E6E,E66,E5E,E56,E4E,E46,E3E,E36,E2E,E26,E1E,E16,E0E,E06,DFE]0,0000_D[7E,76,6
E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0]; SERDESBG0KPX=1830_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG1KPX4SERDES_aliasSMN;
SERDESBG1KPXx[00010FE0,000[107E,1076,106E,1066,105E,1056,104E,1046,103E,1036,102E,1026,101E,1016,100E,1006,0FFE]0,0000_[F7E,F76,F6E,F66,F5
E,F56,F4E,F46,F3E,F36,F2E,F26,F1E,F16,F0E,F06,EFE]0,0000_[E7E,E76,E6E,E66,E5E,E56,E4E,E46,E3E,E36,E2E,E26,E1E,E16,E0E,E06,DFE]0,0000_D[7E,76,6
E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0]; SERDESBG1KPX=1840_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG2KPX4SERDES_aliasSMN;
SERDESBG2KPXx[00010FE0,000[107E,1076,106E,1066,105E,1056,104E,1046,103E,1036,102E,1026,101E,1016,100E,1006,0FFE]0,0000_[F7E,F76,F6E,F66,F5
E,F56,F4E,F46,F3E,F36,F2E,F26,F1E,F16,F0E,F06,EFE]0,0000_[E7E,E76,E6E,E66,E5E,E56,E4E,E46,E3E,E36,E2E,E26,E1E,E16,E0E,E06,DFE]0,0000_D[7E,76,6
E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0]; SERDESBG2KPX=1850_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP1KPX4SERDES_aliasSMN;
SERDESBP1KPXx[00010FE0,000[107E,1076,106E,1066,105E,1056,104E,1046,103E,1036,102E,1026,101E,1016,100E,1006,0FFE]0,0000_[F7E,F76,F6E,F66,F5
E,F56,F4E,F46,F3E,F36,F2E,F26,F1E,F16,F0E,F06,EFE]0,0000_[E7E,E76,E6E,E66,E5E,E56,E4E,E46,E3E,E36,E2E,E26,E1E,E16,E0E,E06,DFE]0,0000_D[7E,76,6
E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0]; SERDESBP1KPX=1800_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP2KPX4SERDES_aliasSMN;
SERDESBP2KPXx[00010FE0,000[107E,1076,106E,1066,105E,1056,104E,1046,103E,1036,102E,1026,101E,1016,100E,1006,0FFE]0,0000_[F7E,F76,F6E,F66,F5
E,F56,F4E,F46,F3E,F36,F2E,F26,F1E,F16,F0E,F06,EFE]0,0000_[E7E,E76,E6E,E66,E5E,E56,E4E,E46,E3E,E36,E2E,E26,E1E,E16,E0E,E06,DFE]0,0000_D[7E,76,6
E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0]; SERDESBP2KPX=1810_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP3KPX4SERDES_aliasSMN;
SERDESBP3KPXx[00010FE0,000[107E,1076,106E,1066,105E,1056,104E,1046,103E,1036,102E,1026,101E,1016,100E,1006,0FFE]0,0000_[F7E,F76,F6E,F66,F5
E,F56,F4E,F46,F3E,F36,F2E,F26,F1E,F16,F0E,F06,EFE]0,0000_[E7E,E76,E6E,E66,E5E,E56,E4E,E46,E3E,E36,E2E,E26,E1E,E16,E0E,E06,DFE]0,0000_D[7E,76,6
E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0]; SERDESBP3KPX=1820_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP4KPX8WAFL_aliasSMN;
WAFLCNTRP4KPXx[00010FE0,000[107E,1076,106E,1066,105E,1056,104E,1046,103E,1036,102E,1026,101E,1016,100E,1006,0FFE]0,0000_[F7E,F76,F6E,F66,F
5E,F56,F4E,F46,F3E,F36,F2E,F26,F1E,F16,F0E,F06,EFE]0,0000_[E7E,E76,E6E,E66,E5E,E56,E4E,E46,E3E,E36,E2E,E26,E1E,E16,E0E,E06,DFE]0,0000_D[7E,7
6,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0]; WAFLCNTRP4KPX=1870_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP5KPX9WAFL_aliasSMN;
WAFLCNTRP5KPXx[00010FE0,000[107E,1076,106E,1066,105E,1056,104E,1046,103E,1036,102E,1026,101E,1016,100E,1006,0FFE]0,0000_[F7E,F76,F6E,F66,F
5E,F56,F4E,F46,F3E,F36,F2E,F26,F1E,F16,F0E,F06,EFE]0,0000_[E7E,E76,E6E,E66,E5E,E56,E4E,E46,E3E,E36,E2E,E26,E1E,E16,E0E,E06,DFE]0,0000_D[7E,7
6,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]0]; WAFLCNTRP5KPX=1880_0000h

```

Bits	Description
31:9	Reserved.
8	RxGearbox_SoftOverrideClk0. Read-write. Reset: 0. Disable dynamic clock gating for Rx clock
7:0	RxGearbox_CG_Clk0_Off_Hysteresis. Read-write. Reset: 1Ah. Hysteresis for Rx clock gating to filter out small turn off changes.

CCD00KPX0CCDPCSCFGx0000D070...WAFLCNTRP5KPXx00010FF0 (PCS::DXIO::KP_RXGEARBOX_LANE_DEBUG)

Read-write. Reset: 0000_0000h.

```
_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000D070;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000D070;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_inst[GMICONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0000D070; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAG3KPX7SERDES_aliasSMN;
SERDESAG3KPXx[00010FF0,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]0,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]0,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]0,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]0]; SERDESAG3KPX=1860_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAP0KPX7SERDES_aliasSMN;
SERDESAP0KPXx[00010FF0,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]0,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]0,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]0,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]0]; SERDESAP0KPX=17F0_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG0KPX4SERDES_aliasSMN;
SERDESBG0KPXx[00010FF0,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]0,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]0,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]0,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]0]; SERDESBG0KPX=1830_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG1KPX4SERDES_aliasSMN;
SERDESBG1KPXx[00010FF0,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]0,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]0,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]0,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]0]; SERDESBG1KPX=1840_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG2KPX4SERDES_aliasSMN;
SERDESBG2KPXx[00010FF0,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]0,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]0,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]0,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]0]; SERDESBG2KPX=1850_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP1KPX4SERDES_aliasSMN;
SERDESBP1KPXx[00010FF0,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]0,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]0,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]0,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]0]; SERDESBP1KPX=1800_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP2KPX4SERDES_aliasSMN;
SERDESBP2KPXx[00010FF0,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]0,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]0,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]0,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]0]; SERDESBP2KPX=1810_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP3KPX4SERDES_aliasSMN;
SERDESBP3KPXx[00010FF0,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]0,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]0,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]0,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]0]; SERDESBP3KPX=1820_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP4KPX8WAFL_aliasSMN;
WAFLCNTRP4KPXx[00010FF0,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]0,0000_[F7F,F77,F6F,F67,F5F,
F57,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]0,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]0,0000_D[7F,77,6F,67,
5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0]; WAFLCNTRP4KPX=1870_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP5KPX9WAFL_aliasSMN;
WAFLCNTRP5KPXx[00010FF0,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]0,0000_[F7F,F77,F6F,F67,F5F,
F57,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]0,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]0,0000_D[7F,77,6F,67,
5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0]; WAFLCNTRP5KPX=1880_0000h
```

Bits	Description
31:4	Reserved.
3	RxGearbox_LaneDebug3. Read-write. Reset: 0. Rx Gearbox Lane Debug 3 register
2	RxGearbox_LaneDebug2. Read-write. Reset: 0. Rx Gearbox Lane Debug 2 register
1	RxGearbox_LaneDebug1. Read-write. Reset: 0. Rx Gearbox Lane Debug 1 register
0	RxGearbox_LaneDebug0. Read-write. Reset: 0. Rx Gearbox Lane Debug 0 register

CCD00KPX0CCDPCSCFGx0000D074...WAFLCNTRP5KPXx00010FF4 **(PCS::DXIO::KP_RXGEARBOX_LANE_SPARE)**

Reset: 0000_0000h.

```
_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]KPX0CCDPCSCFGx0000D074;
CCD[11:00]KPX0CCDPCSCFG=[50,4E,4C,4A]90_0000,3[E,C,A,8,6,4,2,0]90_0000]h
_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]KPX1CCDPCSCFGx0000D074;
CCD[11:00]KPX1CCDPCSCFG=[50,4E,4C,4A]A0_0000,3[E,C,A,8,6,4,2,0]A0_0000]h
_inst[GMICONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0000D074; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAG3KPX7SERDES_aliasSMN;
SERDESAG3KPXx[00010FF4,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]4,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]4,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]4,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]4]; SERDESAG3KPX=1860_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESAP0KPX7SERDES_aliasSMN;
SERDESAP0KPXx[00010FF4,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]4,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]4,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]4,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]4]; SERDESAP0KPX=17F0_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG0KPX4SERDES_aliasSMN;
SERDESBG0KPXx[00010FF4,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]4,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]4,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]4,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]4]; SERDESBG0KPX=1830_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG1KPX4SERDES_aliasSMN;
SERDESBG1KPXx[00010FF4,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]4,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]4,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]4,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]4]; SERDESBG1KPX=1840_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBG2KPX4SERDES_aliasSMN;
SERDESBG2KPXx[00010FF4,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]4,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]4,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]4,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]4]; SERDESBG2KPX=1850_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP1KPX4SERDES_aliasSMN;
SERDESBP1KPXx[00010FF4,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]4,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]4,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]4,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]4]; SERDESBP1KPX=1800_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP2KPX4SERDES_aliasSMN;
SERDESBP2KPXx[00010FF4,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]4,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]4,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]4,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]4]; SERDESBP2KPX=1810_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instSERDESBP3KPX4SERDES_aliasSMN;
SERDESBP3KPXx[00010FF4,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]4,0000_[F7F,F77,F6F,F67,F5F,F5
7,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]4,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]4,0000_D[7F,77,6F,67,5F,
57,4F,47,3F,37,2F,27,1F,17,0F,07]4]; SERDESBP3KPX=1820_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP4KPX8WAFL_aliasSMN;
WAFLCNTRP4KPXx[00010FF4,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]4,0000_[F7F,F77,F6F,F67,F5F,
F57,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]4,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]4,0000_D[7F,77,6F,67,
5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4]; WAFLCNTRP4KPX=1870_0000h
_blk[DESKEW3LANEBROADCAST,DESKEW3LANE[15:0],DESKEW2LANEBROADCAST,DESKEW2LANE[15:0],DESKEW1LANEBROADCAST,DESKE
W1LANE[15:0],DESKEW0LANEBROADCAST,DESKEW0LANE[15:0]]_instWAFLCONTAINERP5KPX9WAFL_aliasSMN;
WAFLCNTRP5KPXx[00010FF4,000[107F,1077,106F,1067,105F,1057,104F,1047,103F,1037,102F,1027,101F,1017,100F,1007,0FFF]4,0000_[F7F,F77,F6F,F67,F5F,
F57,F4F,F47,F3F,F37,F2F,F27,F1F,F17,F0F,F07,EFF]4,0000_[E7F,E77,E6F,E67,E5F,E57,E4F,E47,E3F,E37,E2F,E27,E1F,E17,E0F,E07,DFF]4,0000_D[7F,77,6F,67,
5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4]; WAFLCNTRP5KPX=1880_0000h
```

Bits	Description
31:10	Reserved.
9	RxGearbox_LaneSpare9. Read,Write-1-to-clear. Reset: 0. Rx Gearbox Lane Spare9 register
8	RxGearbox_LaneSpare8. Read,Write-1-to-clear. Reset: 0. Rx Gearbox Lane Spare8 register
7	RxGearbox_LaneSpare7. Write-only. Reset: 0. Rx Gearbox Lane Spare 7 register
6	RxGearbox_LaneSpare6. Write-only. Reset: 0. Rx Gearbox Lane Spare 6 register
5	RxGearbox_LaneSpare5. Read-only. Reset: 0. Rx Gearbox Lane Spare 5 register
4	RxGearbox_LaneSpare4. Read-only. Reset: 0. Rx Gearbox Lane Spare 4 register

3	RxGearbox_LaneSpare3. Read-write. Reset: 0. Rx Gearbox Lane Spare 3 register
2	RxGearbox_LaneSpare2. Read-write. Reset: 0. Rx Gearbox Lane Spare 2 register
1	RxGearbox_LaneSpare1. Read-write. Reset: 0. Rx Gearbox Lane Spare 1 register
0	RxGearbox_LaneSpare0. Read-write. Reset: 0. Rx Gearbox Lane Spare 0 register

CCD00KPX0CCDPCSCFGx00014000...WAFLCNTRP5KPXx00014FC0 **(PCS::DXIO::SCRAMBLER_LANE_RESET)**

Read-write. Reset: 0000_0000h.

SCRAMBLER Lane Soft Reset Register

_ccd0_blk[LANEROADCAST,LANE[31:0]]_instCCD00GMICONTAINER12KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD00KPX0CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD00KPX0CCDPCSCFG=3090_0000h

_ccd0_blk[LANEROADCAST,LANE[31:0]]_instCCD00GMICONTAINER13KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD00KPX1CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd1_blk[LANEROADCAST,LANE[31:0]]_instCCD01GMICONTAINER12KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD01KPX0CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_blk[LANEROADCAST,LANE[31:0]]_instCCD01GMICONTAINER13KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD01KPX1CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_blk[LANEROADCAST,LANE[31:0]]_instCCD02GMICONTAINER12KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD02KPX0CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_blk[LANEROADCAST,LANE[31:0]]_instCCD02GMICONTAINER13KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD02KPX1CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_blk[LANEROADCAST,LANE[31:0]]_instCCD03GMICONTAINER12KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD03KPX0CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_blk[LANEROADCAST,LANE[31:0]]_instCCD03GMICONTAINER13KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD03KPX1CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_blk[LANEROADCAST,LANE[31:0]]_instCCD04GMICONTAINER12KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD04KPX0CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_blk[LANEROADCAST,LANE[31:0]]_instCCD04GMICONTAINER13KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD04KPX1CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_blk[LANEROADCAST,LANE[31:0]]_instCCD05GMICONTAINER12KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD05KPX0CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_blk[LANEROADCAST,LANE[31:0]]_instCCD05GMICONTAINER13KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD05KPX1CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_blk[LANEROADCAST,LANE[31:0]]_instCCD06GMICONTAINER12KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD06KPX0CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_blk[LANEROADCAST,LANE[31:0]]_instCCD06GMICONTAINER13KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD06KPX1CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_blk[LANEROADCAST,LANE[31:0]]_instCCD07GMICONTAINER12KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD07KPX0CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_blk[LANEROADCAST,LANE[31:0]]_instCCD07GMICONTAINER13KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD07KPX1CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_blk[LANEROADCAST,LANE[31:0]]_instCCD08GMICONTAINER12KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD08KPX0CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_blk[LANEROADCAST,LANE[31:0]]_instCCD08GMICONTAINER13KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD08KPX1CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_blk[LANEROADCAST,LANE[31:0]]_instCCD09GMICONTAINER12KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD09KPX0CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_blk[LANEROADCAST,LANE[31:0]]_instCCD09GMICONTAINER13KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD09KPX1CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_blk[LANEROADCAST,LANE[31:0]]_instCCD10GMICONTAINER12KPXSCRAMBLERGMISLAVE_aliasSMN;
 CCD10KPX0CCDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0];
 CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_blk[LANEBROADCAST,LANE[31:0]]_instCCD10GMICONTAINER13KPXSCRAMBLERGMISLAVE_aliasSMN; CCD10KPXCDDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; CCD10KPXCDDPCSCFG=4EA0_0000h
_ccd11_blk[LANEBROADCAST,LANE[31:0]]_instCCD11GMICONTAINER12KPXSCRAMBLERGMISLAVE_aliasSMN; CCD11KPXCDDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; CCD11KPXCDDPCSCFG=5090_0000h
_ccd11_blk[LANEBROADCAST,LANE[31:0]]_instCCD11GMICONTAINER13KPXSCRAMBLERGMISLAVE_aliasSMN; CCD11KPXCDDPCSCFGx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; CCD11KPXCDDPCSCFG=50A0_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODGMICONTAINER0KPXSCRAMBLERGMIMASTER_aliasSMN; GMICNTR0KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; GMICNTR0KPX=1890_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODGMICONTAINER10KPXSCRAMBLERGMIMASTER_aliasSMN; GMICNTR10KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; GMICNTR10KPX=19C0_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODGMICONTAINER11KPXSCRAMBLERGMIMASTER_aliasSMN; GMICNTR11KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; GMICNTR11KPX=19D0_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODGMICONTAINER1KPXSCRAMBLERGMIMASTER_aliasSMN; GMICNTR1KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; GMICNTR1KPX=18A0_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODGMICONTAINER2KPXSCRAMBLERGMIMASTER_aliasSMN; GMICNTR2KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; GMICNTR2KPX=18B0_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODGMICONTAINER3KPXSCRAMBLERGMIMASTER_aliasSMN; GMICNTR3KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; GMICNTR3KPX=18C0_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODGMICONTAINER4KPXSCRAMBLERGMIMASTER_aliasSMN; GMICNTR4KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; GMICNTR4KPX=18D0_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODGMICONTAINER5KPXSCRAMBLERGMIMASTER_aliasSMN; GMICNTR5KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; GMICNTR5KPX=1950_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODGMICONTAINER6KPXSCRAMBLERGMIMASTER_aliasSMN; GMICNTR6KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; GMICNTR6KPX=1960_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODGMICONTAINER7KPXSCRAMBLERGMIMASTER_aliasSMN; GMICNTR7KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; GMICNTR7KPX=1970_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODGMICONTAINER8KPXSCRAMBLERGMIMASTER_aliasSMN; GMICNTR8KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; GMICNTR8KPX=1980_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODGMICONTAINER9KPXSCRAMBLERGMIMASTER_aliasSMN; GMICNTR9KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; GMICNTR9KPX=1990_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODSERDESAG3KPX7SCRAMBLERSEDES_aliasSMN; SERDESAG3KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; SERDESAG3KPX=1860_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODSERDESAP0KPX7SCRAMBLERSEDES_aliasSMN; SERDESAP0KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; SERDESAP0KPX=17F0_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODSERDESBG0KPX4SCRAMBLERSEDES_aliasSMN; SERDESBG0KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; SERDESBG0KPX=1830_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODSERDESBG1KPX4SCRAMBLERSEDES_aliasSMN; SERDESBG1KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; SERDESBG1KPX=1840_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODSERDESBG2KPX4SCRAMBLERSEDES_aliasSMN; SERDESBG2KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; SERDESBG2KPX=1850_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODSERDESBP1KPX4SCRAMBLERSEDES_aliasSMN; SERDESBP1KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; SERDESBP1KPX=1800_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODSERDESBP2KPX4SCRAMBLERSEDES_aliasSMN; SERDESBP2KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; SERDESBP2KPX=1810_0000h
_blk[LANEBROADCAST,LANE[31:0]]_instIODSERDESBP3KPX4SCRAMBLERSEDES_aliasSMN; SERDESBP3KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; SERDESBP3KPX=1820_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instIODWAFLCONTAINERP4KPX8SCRAMBLERWAFL_aliasSMN; WAFLCNTRP4KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; WAFLCNTRP4KPX=1870_0000h	
_blk[LANEBROADCAST,LANE[31:0]]_instIODWAFLCONTAINERP5KPX9SCRAMBLERWAFL_aliasSMN; WAFLCNTRP5KPXx[00014FC0,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]0]; WAFLCNTRP5KPX=1880_0000h	
Bits	Description
31:1	Reserved.
0	Lane_Soft_Reset. Read-write. Reset: 0. Lane Soft Reset - when set to 1 directs SCRAMBLER to assert PHY lane reset.

CCD00KPX0CCDPCSCFGx00014004...CCD11KPX1CCDPCSCFGx00014FC4 (PCS::DXIO::SCRAMBLER_DYN_CLK)

Read-write. Reset: 013F_013Fh.

Control dynamic clock of PHY Clock.

_ccd0_blk[LANEROADCAST,LANE[31:0]]_instCCD00CONTAINER12_aliasSMN;
CCD00KPX0CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD00KPX0CCDPCSCFG=3090_0000h

_ccd0_blk[LANEROADCAST,LANE[31:0]]_instCCD00CONTAINER13_aliasSMN;
CCD00KPX1CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd1_blk[LANEROADCAST,LANE[31:0]]_instCCD01CONTAINER12_aliasSMN;
CCD01KPX0CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_blk[LANEROADCAST,LANE[31:0]]_instCCD01CONTAINER13_aliasSMN;
CCD01KPX1CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_blk[LANEROADCAST,LANE[31:0]]_instCCD02CONTAINER12_aliasSMN;
CCD02KPX0CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_blk[LANEROADCAST,LANE[31:0]]_instCCD02CONTAINER13_aliasSMN;
CCD02KPX1CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_blk[LANEROADCAST,LANE[31:0]]_instCCD03CONTAINER12_aliasSMN;
CCD03KPX0CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_blk[LANEROADCAST,LANE[31:0]]_instCCD03CONTAINER13_aliasSMN;
CCD03KPX1CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_blk[LANEROADCAST,LANE[31:0]]_instCCD04CONTAINER12_aliasSMN;
CCD04KPX0CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_blk[LANEROADCAST,LANE[31:0]]_instCCD04CONTAINER13_aliasSMN;
CCD04KPX1CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_blk[LANEROADCAST,LANE[31:0]]_instCCD05CONTAINER12_aliasSMN;
CCD05KPX0CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_blk[LANEROADCAST,LANE[31:0]]_instCCD05CONTAINER13_aliasSMN;
CCD05KPX1CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_blk[LANEROADCAST,LANE[31:0]]_instCCD06CONTAINER12_aliasSMN;
CCD06KPX0CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_blk[LANEROADCAST,LANE[31:0]]_instCCD06CONTAINER13_aliasSMN;
CCD06KPX1CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_blk[LANEROADCAST,LANE[31:0]]_instCCD07CONTAINER12_aliasSMN;
CCD07KPX0CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_blk[LANEROADCAST,LANE[31:0]]_instCCD07CONTAINER13_aliasSMN;
CCD07KPX1CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_blk[LANEROADCAST,LANE[31:0]]_instCCD08CONTAINER12_aliasSMN;
CCD08KPX0CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_blk[LANEROADCAST,LANE[31:0]]_instCCD08CONTAINER13_aliasSMN;
CCD08KPX1CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_blk[LANEROADCAST,LANE[31:0]]_instCCD09CONTAINER12_aliasSMN;
CCD09KPX0CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_blk[LANEROADCAST,LANE[31:0]]_instCCD09CONTAINER13_aliasSMN;
CCD09KPX1CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_blk[LANEROADCAST,LANE[31:0]]_instCCD10CONTAINER12_aliasSMN;
CCD10KPX0CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];
CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_blk[LANEBROADCAST,LANE[31:0]]_instCCD10CONTAINER13_aliasSMN; CCD10KPX1CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4]; CCD10KPX1CCDPCSCFG=4EA0_0000h	
_ccd11_blk[LANEBROADCAST,LANE[31:0]]_instCCD11CONTAINER12_aliasSMN; CCD11KPX0CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4]; CCD11KPX0CCDPCSCFG=5090_0000h	
_ccd11_blk[LANEBROADCAST,LANE[31:0]]_instCCD11CONTAINER13_aliasSMN; CCD11KPX1CCDPCSCFGx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4]; CCD11KPX1CCDPCSCFG=50A0_0000h	
Bits	Description
31:25	Reserved.
24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable upi2 dynamic clock gating when set to 0; allow dynamic clock gating to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:9	Reserved.
8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable upi2 dynamic clock gating when set to 0; allow dynamic clock gating to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1
7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

CCD00KPX0CCDPCSCFGx00014008...CCD11KPX1CCDPCSCFGx00014FC8 (PCS::DXIO::SCRAMBLER_CONTROL)

Read-write. Reset: 0000_0395h.

SCRAMBLER Control

_ccd0_blk[LANEROADCAST,LANE[31:0]]_instCCD00CONTAINER12_aliasSMN;
CCD00KPX0CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD00KPX0CCDPCSCFG=3090_0000h

_ccd0_blk[LANEROADCAST,LANE[31:0]]_instCCD00CONTAINER13_aliasSMN;
CCD00KPX1CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD00KPX1CCDPCSCFG=30A0_0000h

_ccd1_blk[LANEROADCAST,LANE[31:0]]_instCCD01CONTAINER12_aliasSMN;
CCD01KPX0CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD01KPX0CCDPCSCFG=3290_0000h

_ccd1_blk[LANEROADCAST,LANE[31:0]]_instCCD01CONTAINER13_aliasSMN;
CCD01KPX1CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD01KPX1CCDPCSCFG=32A0_0000h

_ccd2_blk[LANEROADCAST,LANE[31:0]]_instCCD02CONTAINER12_aliasSMN;
CCD02KPX0CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD02KPX0CCDPCSCFG=3490_0000h

_ccd2_blk[LANEROADCAST,LANE[31:0]]_instCCD02CONTAINER13_aliasSMN;
CCD02KPX1CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD02KPX1CCDPCSCFG=34A0_0000h

_ccd3_blk[LANEROADCAST,LANE[31:0]]_instCCD03CONTAINER12_aliasSMN;
CCD03KPX0CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD03KPX0CCDPCSCFG=3690_0000h

_ccd3_blk[LANEROADCAST,LANE[31:0]]_instCCD03CONTAINER13_aliasSMN;
CCD03KPX1CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD03KPX1CCDPCSCFG=36A0_0000h

_ccd4_blk[LANEROADCAST,LANE[31:0]]_instCCD04CONTAINER12_aliasSMN;
CCD04KPX0CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD04KPX0CCDPCSCFG=3890_0000h

_ccd4_blk[LANEROADCAST,LANE[31:0]]_instCCD04CONTAINER13_aliasSMN;
CCD04KPX1CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD04KPX1CCDPCSCFG=38A0_0000h

_ccd5_blk[LANEROADCAST,LANE[31:0]]_instCCD05CONTAINER12_aliasSMN;
CCD05KPX0CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD05KPX0CCDPCSCFG=3A90_0000h

_ccd5_blk[LANEROADCAST,LANE[31:0]]_instCCD05CONTAINER13_aliasSMN;
CCD05KPX1CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD05KPX1CCDPCSCFG=3AA0_0000h

_ccd6_blk[LANEROADCAST,LANE[31:0]]_instCCD06CONTAINER12_aliasSMN;
CCD06KPX0CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD06KPX0CCDPCSCFG=3C90_0000h

_ccd6_blk[LANEROADCAST,LANE[31:0]]_instCCD06CONTAINER13_aliasSMN;
CCD06KPX1CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD06KPX1CCDPCSCFG=3CA0_0000h

_ccd7_blk[LANEROADCAST,LANE[31:0]]_instCCD07CONTAINER12_aliasSMN;
CCD07KPX0CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD07KPX0CCDPCSCFG=3E90_0000h

_ccd7_blk[LANEROADCAST,LANE[31:0]]_instCCD07CONTAINER13_aliasSMN;
CCD07KPX1CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD07KPX1CCDPCSCFG=3EA0_0000h

_ccd8_blk[LANEROADCAST,LANE[31:0]]_instCCD08CONTAINER12_aliasSMN;
CCD08KPX0CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD08KPX0CCDPCSCFG=4A90_0000h

_ccd8_blk[LANEROADCAST,LANE[31:0]]_instCCD08CONTAINER13_aliasSMN;
CCD08KPX1CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD08KPX1CCDPCSCFG=4AA0_0000h

_ccd9_blk[LANEROADCAST,LANE[31:0]]_instCCD09CONTAINER12_aliasSMN;
CCD09KPX0CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD09KPX0CCDPCSCFG=4C90_0000h

_ccd9_blk[LANEROADCAST,LANE[31:0]]_instCCD09CONTAINER13_aliasSMN;
CCD09KPX1CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD09KPX1CCDPCSCFG=4CA0_0000h

_ccd10_blk[LANEROADCAST,LANE[31:0]]_instCCD10CONTAINER12_aliasSMN;
CCD10KPX0CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
CCD10KPX0CCDPCSCFG=4E90_0000h

_ccd10_blk[LANEBROADCAST,LANE[31:0]]_instCCD10CONTAINER13_aliasSMN; CCD10KPX1CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8]; CCD10KPX1CCDPCSCFG=4EA0_0000h	
_ccd11_blk[LANEBROADCAST,LANE[31:0]]_instCCD11CONTAINER12_aliasSMN; CCD11KPX0CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8]; CCD11KPX0CCDPCSCFG=5090_0000h	
_ccd11_blk[LANEBROADCAST,LANE[31:0]]_instCCD11CONTAINER13_aliasSMN; CCD11KPX1CCDPCSCFGx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8]; CCD11KPX1CCDPCSCFG=50A0_0000h	
Bits	Description
31:10	Reserved.
9	pipelineOutData . Read-write. Reset: 1. when set to 1, output data from scrambler will be pipelined
8	dataValidClkGateEn . Read-write. Reset: 1. when set to 1, clock will be gated when data valid is low and KPX_RSMU_MGCG_ENABLE is also set to 1
7	bypassClkGateEn . Read-write. Reset: 1. when set to 1, clock will be gated when bypass is selected and KPX_RSMU_MGCG_ENABLE is also set to 1
6:3	deScrEnSKPnum . Read-write. Reset: 2h. num of SKP received before enable near PHY descrambler.DVRange(2-f)
2	bypassMode . Read-write. Reset: 1. Set to 0 to bypass encoding/decoding
1	bypassSymAlign . Read-write. Reset: 0. Set to 1 to bypass the symbol alignment.
0	Scrambler_Bypass_Enable . Read-write. Reset: 1. Set to 1 to bypass the scrambler.

**CCD00KPX0CCDPCSCFGx00015000...WAFLCNTRP5KPXx00015780
(PCS::DXIO::SCRAMBLER_CONTEXT_CONTENT0)**

Read-write. Reset: 0012_0660h.

SCRAMBLER Context Content 0

_ccd0_blkCONTEXT0_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015000; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT1_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015080; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT2_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015100; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT3_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015180; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT4_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015200; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT5_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015280; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT6_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015300; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT7_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015380; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT8_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015400; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT9_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015480; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT10_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015500; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT11_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015580; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT12_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015600; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT13_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015680; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT14_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015700; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT15_inst[CCD00GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00015780; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkCONTEXT0_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015000; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT1_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015080; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT2_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015100; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT3_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015180; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT4_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015200; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT5_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015280; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT6_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015300; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT7_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015380; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT8_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015400; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT9_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015480; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT10_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015500; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT11_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015580; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT12_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015600; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT13_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015680; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT14_inst[CCD01GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00015700; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

[illegible]

[illegible]

[illegible]

_ccd10_blkCONTEXT7_inst[CCD10GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00015380; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT8_inst[CCD10GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00015400; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT9_inst[CCD10GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00015480; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT10_inst[CCD10GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00015500; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT11_inst[CCD10GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00015580; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT12_inst[CCD10GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00015600; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT13_inst[CCD10GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00015680; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT14_inst[CCD10GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00015700; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT15_inst[CCD10GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00015780; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkCONTEXT0_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015000; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT1_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015080; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT2_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015100; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT3_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015180; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT4_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015200; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT5_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015280; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT6_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015300; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT7_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015380; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT8_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015400; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT9_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015480; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT10_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015500; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT11_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015580; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT12_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015600; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT13_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015680; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT14_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015700; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT15_inst[CCD11GMICONTAINER[13:12]KPXSCRAMBLERGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00015780; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_blkCONTEXT0_inst[IODGMICONTAINER[11:0]KPXSCRAMBLERGMIMASTER,IODWAFLCONTAINERP5KPX9SCRAMBLERWAFL,IODWAFLCONTAINERP4KPX8SCRAMBLERWAFL,IODSERDESAG3KPX7SCRAMBLERSEDES,IODSERDESBG[2:0]KPX4SCRAMBLERSEDES,IODSERDESBP[3:1]KPX4SCRAMBLERSEDES,IODSERDESAP0KPX7SCRAMBLERSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00015000; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_blkCONTEXT1_inst[IODGMICONTAINER[11:0]KPXSCRAMBLERGMIMASTER,IODWAFLCONTAINERP5KPX9SCRAMBLERWAFL,IODWAFLCONTAINERP4KPX8SCRAMBLERWAFL,IODSERDESAG3KPX7SCRAMBLERSEDES,IODSERDESBG[2:0]KPX4SCRAMBLERSEDES,IODSERDESBP[3:1]KPX4SCRAMBLERSEDES,IODSERDESAP0KPX7SCRAMBLERSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00015080; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_blkCONTEXT2_inst[IODGMICONTAINER[11:0]KPXSCRAMBLERGMIMASTER,IODWAFLCONTAINERP5KPX9SCRAMBLERWAFL,IODWAFLCONTAINERP4KPX8SCRAMBLERWAFL,IODSERDESAG3KPX7SCRAMBLERSEDES,IODSERDESBG[2:0]KPX4SCRAMBLERSEDES,IODSERDESBP[3:1]KPX4SCRAMBLERSEDES,IODSERDESAP0KPX7SCRAMBLERSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00015100; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

[illegible]

```
_blkCONTEXT15_inst[IODGMICONTAINER[11:0]KPXSCRAMBLERGMIMASTER,IODWAFLCONTAINERP5KPX9SCRAMBLERWAFL,IODWAFLCONTAI
NERP4KPX8SCRAMBLERWAFL,IODSERDESAG3KPX7SCRAMBLERSERDES,IODSERDESBG[2:0]KPX4SCRAMBLERSERDES,IODSERDESBP[3:1]KPX
4SCRAMBLERSERDES,IODSERDESAP0KPX7SCRAMBLERSERDES]_aliasSMN;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00015780;
GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5
]0_0000,1[8D:7F]0_0000]h
```

Bits	Description
31:24	Reserved.
23	lfds_way . Read-write. Reset: 0. 0 - test_flyover_en, 1 - beacon_en.
22:20	rx_width . Read-write. Reset: 1h. rx_width
19:17	tx_width . Read-write. Reset: 1h. tx_width
16:14	usrclk1_clk_sel . Read-write. Reset: 0h. usrclk1_clk_sel
13	usrclk1_pll_sel . Read-write. Reset: 0. usrclk1_pll_sel
12:10	usrclk0_clk_sel . Read-write. Reset: 1h. usrclk0_clk_sel
9	usrclk0_pll_sel . Read-write. Reset: 1. usrclk0_pll_sel
8:6	fifoDclk_clk_sel . Read-write. Reset: 1h. fifoDclk_clk_sel
5	fifoDclk_pll_sel . Read-write. Reset: 1. fifoDclk_pll_sel
4:0	context_id . Read-write. Reset: 00h. context_id

CCD00KPX0CCDPCSCFGx00016000...WAFLCNTRP5KPXx00017F80 (PCS::DXIO::KPNP_LANE_TEMP)

Read-only. Reset: 0000_A000h.

KPNP Hardware Sub-component Version Register

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016000; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016080; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016100; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016180; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016200; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016280; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016300; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016380; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016400; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016480; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016500; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016580; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016600; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016680; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016700; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016780; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017F80; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016000; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016080; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016100; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016180; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016200; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016280; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016300; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016380; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016400; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016480; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016500; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016580; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016600; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016680; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE14_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016700; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016580; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016600; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016680; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016700; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016780; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00017F80; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
Bits	Description
31:20	Reserved.
19:13	hw_major_version_number . Read-only. Reset: 05h. Hardware Major Version Number - identifies the major IP version of the KPNP LCU hardware sub-component (of the DXIO IP group) to software. This value should remain stable across all silicon revisions of the product on which this IP is deployed.
12:6	hw_minor_version_number . Read-only. Reset: 00h. Hardware Minor Version Number - identifies the minor IP version of the KPNP LCU hardware sub-component (of the DXIO IP group) to software. This value should remain stable across all silicon revisions of the product on which this IP is deployed.
5:0	hw_revision . Read-only. Reset: 00h. Hardware Revision - identifies the hardware revision of the KPNP LCU hardware sub-component (of the DXIO IP group) to software. This value must be 00h in the initial silicon revision and should be incremented, as required, on subsequent silicon revisions.

CCD00KPX0CCDPCSCFGx00016004...WAFLCNTRP5KPXx00017F84 (PCS::DXIO::KPNP_LANE_CMD_RO)

Read-only. Reset: 0000_0000h.

kpnnp lane command Read-Only register

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016004; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016084; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016104; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016184; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016204; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016284; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016304; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016384; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016404; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016484; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016504; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016584; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016604; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016684; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016704; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016784; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017F84; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016004; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016084; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016104; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016184; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016204; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016284; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016304; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016384; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016404; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016484; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016504; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016584; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016604; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016684; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE14_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016704; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx00016584; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx00016604; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx00016684; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx00016704; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx00016784; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx00017F84; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:26	Reserved.
25	lane_rx_context. Read-only. Reset: 0. Indicates the last programme Rx context on PHY Interface for TXRX_PS command.
24	lane_tx_context. Read-only. Reset: 0. Indicates the last programme Tx context on PHY Interface for TXRX_PS command.
23:16	lane_usrclk_context. Read-only. Reset: 00h. Reflects the last programmed context on PHY Interface for USRCLK command.
15:8	lane_ctrl_context. Read-only. Reset: 00h. Reflects the last programmed context (Tx or Rx) on PHY Interface for TXRX_PS command.
7:3	Reserved.
2	lane_cmdReq. Read-only. Reset: 0. Reflects the cmdReady to the PHY Interface.
1	lane_cmdNotReady. Read-only. Reset: 0. Reflects the NOT cmdReady from the PHY Interface. Useful for broadcast read across all the lanes.
0	lane_cmdReady. Read-only. Reset: 0. Reflects the cmdReady from the PHY Interface.

CCD00KPX0CCDPCSCFGx00016008...WAFLCNTRP5KPXx00017F88 (PCS::DXIO::KPNP_LANE_RESET)

Read-write. Reset: 0000_0001h.

KPNP Lane Soft Reset Register

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016008; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016088; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016108; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016188; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016208; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016288; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016308; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016388; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016408; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016488; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016508; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016588; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016608; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016688; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016708; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016788; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017F88; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016008; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016088; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016108; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016188; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016208; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016288; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016308; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016388; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016408; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016488; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016508; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016588; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016608; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016688; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE14_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016708; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

[illegible]

180

[illegible]

[illegible]

[illegible]

_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPMPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016588; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPMPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016608; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPMPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016688; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPMPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016708; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPMPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016788; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPMPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00017F88; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:2	Reserved.
1	Ignore_PCS_Lane_Reset. Read-write. Reset: 0. Debug feature to let the PHY ignore the PCS Lane Reset.
0	Lane_Soft_Reset. Read-write. Reset: 1. Lane Soft Reset - when set to 1 directs KPNP to assert PHY lane reset.

**CCD00KPX0CCDPCSCFGx0001600C...WAFLCNTRP5KPXx00017F8C
(PCS::DXIO::KPNP_INVERT_TX_POLARITY)**

Read-write. Reset: 0000_0000h.

Invert Tx Polarity

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001600C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001608C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001610C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001618C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001620C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001628C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001630C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001638C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001640C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001648C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001650C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001658C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001660C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001668C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001670C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001678C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017F8C;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001600C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001608C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001610C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001618C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001620C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001628C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001630C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001638C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001640C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001648C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001650C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001658C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001660C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001668C;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

_blkLANE10_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001650C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001658C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001660C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001668C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001670C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001678C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00017F8C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:1	Reserved.
0	INVERT_TX_POLARITY . Read-write. Reset: 0. Invert Tx Polarity. Will be hand instantiated XORed, as such, set to 1 to enable

**CCD00KPX0CCDPCSCFGx00016010...WAFLCNTRP5KPXx00017F90
(PCS::DXIO::KPNP_PS_BUSY_LOOKUP)**

Read-write. Reset: 0000_003Fh.

KPNP Power State Busy Lookup Table

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016010; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016090; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016110; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016190; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016210; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016290; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016310; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016390; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016410; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016490; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016510; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016590; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016610; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016690; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016710; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016790; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017F90; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016010; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016090; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016110; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016190; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016210; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016290; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016310; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016390; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016410; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016490; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016510; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016590; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016610; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016690; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

_blkLANE10_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016510; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016590; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016610; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016690; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016710; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016790; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00017F90; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:16	Reserved.
15	PS15_BUSY . Read-write. Reset: 0. Power State 15 - 1 means busy (ie. disable clock gating/slow down).
14	PS14_BUSY . Read-write. Reset: 0. Power State 14 - 1 means busy (ie. disable clock gating/slow down).
13	PS13_BUSY . Read-write. Reset: 0. Power State 13 - 1 means busy (ie. disable clock gating/slow down).
12	PS12_BUSY . Read-write. Reset: 0. Power State 12 - 1 means busy (ie. disable clock gating/slow down).
11	PS11_BUSY . Read-write. Reset: 0. Power State 11 - 1 means busy (ie. disable clock gating/slow down).
10	PS10_BUSY . Read-write. Reset: 0. Power State 10 - 1 means busy (ie. disable clock gating/slow down).
9	PS9_BUSY . Read-write. Reset: 0. Power State 9 - 1 means busy (ie. disable clock gating/slow down).
8	PS8_BUSY . Read-write. Reset: 0. Power State 8 - 1 means busy (ie. disable clock gating/slow down).
7	PS7_BUSY . Read-write. Reset: 0. Power State 7 - 1 means busy (ie. disable clock gating/slow down).
6	PS6_BUSY . Read-write. Reset: 0. Power State 6 - 1 means busy (ie. disable clock gating/slow down).
5	PS5_BUSY . Read-write. Reset: 1. Power State 5 - 1 means busy (ie. disable clock gating/slow down).
4	PS4_BUSY . Read-write. Reset: 1. Power State 4 - 1 means busy (ie. disable clock gating/slow down).
3	PS3_BUSY . Read-write. Reset: 1. Power State 3 - 1 means busy (ie. disable clock gating/slow down).
2	PS2_BUSY . Read-write. Reset: 1. Power State 2 - 1 means busy (ie. disable clock gating/slow down).
1	PS1_BUSY . Read-write. Reset: 1. Power State 1 - 1 means busy (ie. disable clock gating/slow down).
0	PS0_BUSY . Read-write. Reset: 1. Power State 0 - 1 means busy (ie. disable clock gating/slow down).

**CCD00KPX0CCDPCSCFGx00016014...WAFLCNTRP5KPXx00017F94
(PCS::DXIO::KPNP_PS_PHY_CLK_ENABLE_LOOKUP)**

Read-write. Reset: 0000_FFFFh.

KPNP Power State PHY Clock Enable Lookup Table

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016014; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016094; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016114; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016194; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016214; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016294; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016314; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016394; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016414; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016494; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016514; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016594; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016614; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016694; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016714; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016794; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017F94; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016014; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016094; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016114; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016194; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016214; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016294; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016314; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016394; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016414; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016494; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016514; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016594; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016614; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016694; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

202

_blkLANE10_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016514; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016594; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016614; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016694; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016714; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016794; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPMPGIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00017F94; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
Bits	Description
31:16	Reserved.
15	PS15_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 15 - 1 means busy (ie. disable clock gating/slow down).
14	PS14_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 14 - 1 means busy (ie. disable clock gating/slow down).
13	PS13_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 13 - 1 means busy (ie. disable clock gating/slow down).
12	PS12_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 12 - 1 means busy (ie. disable clock gating/slow down).
11	PS11_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 11 - 1 means busy (ie. disable clock gating/slow down).
10	PS10_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 10 - 1 means busy (ie. disable clock gating/slow down).
9	PS9_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 9 - 1 means busy (ie. disable clock gating/slow down).
8	PS8_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 8 - 1 means busy (ie. disable clock gating/slow down).
7	PS7_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 7 - 1 means busy (ie. disable clock gating/slow down).

6	PS6_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 6 - 1 means busy (ie. disable clock gating/slow down).
5	PS5_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 5 - 1 means busy (ie. disable clock gating/slow down).
4	PS4_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 4 - 1 means busy (ie. disable clock gating/slow down).
3	PS3_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 3 - 1 means busy (ie. disable clock gating/slow down).
2	PS2_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 2 - 1 means busy (ie. disable clock gating/slow down).
1	PS1_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 1 - 1 means busy (ie. disable clock gating/slow down).
0	PS0_PHY_CLK_ENABLE . Read-write. Reset: 1. Power State 0 - 1 means busy (ie. disable clock gating/slow down).

CCD00KPX0CCDPCSCFGx00016018...WAFLCNTRP5KPXx00017F98 (PCS::DXIO::KPNP_RX_LOS)

Read-write. Reset: 0000_0000h.

KPNP Lane Control Register for Rx LOS.

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016018; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016098; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016118; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016198; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016218; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016298; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016318; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016398; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016418; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016498; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016518; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016598; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016618; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016698; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016718; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016798; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017F98; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016018; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016098; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016118; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016198; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016218; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016298; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016318; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016398; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016418; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016498; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016518; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016598; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016618; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016698; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE14_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016718; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

215

_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPMPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016598; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPMPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016618; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPMPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016698; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPMPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016718; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPMPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00016798; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPMPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00017F98; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:2	Reserved.
1	rx_los_ovrd_val. Read-write. Reset: 0. Override Value for Rx LOS.
0	rx_los_ovrd_en. Read-write. Reset: 0. Override Enable for Rx LOS.

CCD00KPX0CCDPCSCFGx0001601C...GMICNTR9KPXx00017F9C (PCS::DXIO::KPNP_LANE_CONTROL)

Reset: 0000_0000h.

Lane Control

_ccd0_blkLANE0_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001601C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001609C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001611C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001619C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001621C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001629C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001631C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001639C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001641C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001649C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001651C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001659C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001661C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001669C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001671C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001679C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017F9C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001601C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001609C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001611C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001619C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001621C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001629C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001631C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001639C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001641C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001649C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001651C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001659C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001661C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001669C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE14_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001671C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE15_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001679C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANEBROADCAST_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00017F9C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd2_blkLANE0_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001601C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE1_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001609C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE2_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001611C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE3_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001619C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE4_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001621C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE5_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001629C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE6_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001631C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE7_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001639C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE8_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001641C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE9_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001649C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE10_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001651C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE11_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001659C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE12_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001661C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE13_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001669C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE14_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001671C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE15_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001679C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANEBROADCAST_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00017F9C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd3_blkLANE0_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001601C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE1_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001609C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE2_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001611C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE3_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001619C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE4_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001621C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE5_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001629C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE6_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001631C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE7_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001639C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE8_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001641C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE9_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001649C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE10_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001651C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE11_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001659C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE12_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001661C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE13_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001669C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE14_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001671C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h

_ccd3_blkLANE15_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001679C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANEBROADCAST_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00017F9C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd4_blkLANE0_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001601C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE1_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001609C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE2_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001611C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE3_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001619C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE4_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001621C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE5_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001629C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE6_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001631C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE7_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001639C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE8_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001641C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE9_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001649C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE10_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001651C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE11_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001659C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE12_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001661C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE13_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001669C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE14_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001671C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE15_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001679C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANEBROADCAST_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00017F9C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd5_blkLANE0_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001601C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE1_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001609C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE2_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001611C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE3_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001619C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE4_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001621C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE5_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001629C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE6_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001631C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE7_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001639C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE8_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001641C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE9_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001649C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE10_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001651C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE11_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001659C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE12_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001661C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE13_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001669C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE14_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001671C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h

_ccd5_blkLANE15_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001679C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANEBROADCAST_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00017F9C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd6_blkLANE0_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001601C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE1_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001609C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE2_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001611C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE3_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001619C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE4_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001621C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE5_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001629C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE6_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001631C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE7_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001639C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE8_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001641C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE9_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001649C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE10_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001651C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE11_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001659C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE12_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001661C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE13_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001669C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE14_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001671C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE15_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001679C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANEBROADCAST_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00017F9C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd7_blkLANE0_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001601C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE1_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001609C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE2_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001611C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE3_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001619C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE4_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001621C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE5_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001629C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE6_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001631C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE7_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001639C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE8_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001641C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE9_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001649C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE10_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001651C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE11_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001659C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE12_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001661C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE13_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001669C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE14_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001671C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h

_ccd7_blkLANE15_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001679C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANEBROADCAST_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00017F9C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd8_blkLANE0_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001601C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE1_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001609C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE2_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001611C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE3_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001619C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE4_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001621C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE5_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001629C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE6_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001631C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE7_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001639C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE8_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001641C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE9_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001649C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE10_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001651C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE11_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001659C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE12_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001661C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE13_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001669C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE14_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001671C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE15_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001679C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANEBROADCAST_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00017F9C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd9_blkLANE0_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001601C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE1_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001609C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE2_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001611C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE3_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001619C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE4_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001621C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE5_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001629C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE6_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001631C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE7_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001639C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE8_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001641C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE9_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001649C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE10_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001651C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE11_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001659C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE12_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001661C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE13_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001669C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE14_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001671C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h

_ccd9_blkLANE15_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001679C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANEBROADCAST_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00017F9C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd10_blkLANE0_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001601C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE1_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001609C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE2_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001611C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE3_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001619C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE4_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001621C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE5_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001629C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE6_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001631C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE7_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001639C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE8_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001641C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE9_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001649C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE10_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001651C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE11_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001659C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE12_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001661C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE13_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001669C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE14_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001671C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE15_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001679C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANEBROADCAST_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00017F9C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkLANE0_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001601C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE1_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001609C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE2_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001611C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE3_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001619C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE4_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001621C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE5_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001629C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE6_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001631C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE7_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001639C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE8_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001641C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE9_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001649C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE10_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001651C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE11_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001659C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE12_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001661C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE13_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001669C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE14_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001671C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h

_ccd11_blkLANE15_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001679C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkLANEBROADCAST_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00017F9C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER0MASTER_aliasSMN; GMICNTR0KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; GMICNTR0KPX=1890_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER10MASTER_aliasSMN; GMICNTR10KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; GMICNTR10KPX=19C0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER11MASTER_aliasSMN; GMICNTR11KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; GMICNTR11KPX=19D0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER1MASTER_aliasSMN; GMICNTR1KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; GMICNTR1KPX=18A0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER2MASTER_aliasSMN; GMICNTR2KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; GMICNTR2KPX=18B0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER3MASTER_aliasSMN; GMICNTR3KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; GMICNTR3KPX=18C0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER4MASTER_aliasSMN; GMICNTR4KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; GMICNTR4KPX=18D0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER5MASTER_aliasSMN; GMICNTR5KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; GMICNTR5KPX=1950_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER6MASTER_aliasSMN; GMICNTR6KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; GMICNTR6KPX=1960_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER7MASTER_aliasSMN; GMICNTR7KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; GMICNTR7KPX=1970_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER8MASTER_aliasSMN; GMICNTR8KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; GMICNTR8KPX=1980_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER9MASTER_aliasSMN; GMICNTR9KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; GMICNTR9KPX=1990_0000h	
Bits	Description
31:28	Reserved.
27	tx_master_mpllb_state. Read-only. Reset: 0. tx_master_mpllb_state to phy
26	tx_master_mplla_state. Read-only. Reset: 0. tx_master_mplla_state to phy
25	rx_ack. Read-only. Reset: 0. rx_ack from phy
24	tx_ack. Read-only. Reset: 0. tx_ack from phy
23	rx_req. Read-only. Reset: 0. rx_req to phy
22	tx_req. Read-only. Reset: 0. tx_req to phy
21	rx_loopback_sel. Read-write. Reset: 0. rx_loopback_sel
20	rx_recal_skip_en. Read-write. Reset: 0. rx_recal_skip_en
19	rx_recal_force_en. Read-write. Reset: 0. rx_recal_force_en
18	tx_recal_skip_en. Read-write. Reset: 0. tx_recal_skip_en
17	tx_recal_force_en. Read-write. Reset: 0. tx_recal_force_en
16	lane_tx2rx_ser_lb_en. Read-write. Reset: 0. lane_tx2rx_ser_lb_en
15	lane_rx2tx_par_lb_en. Read-write. Reset: 0. lane_rx2tx_par_lb_en
14:10	context_id. Read-write. Reset: 00h. context_id reset selection.
9	tx_pll_en_ovrd_en. Read-write. Reset: 0. Override tx_pll_en enable.
8	tx_pll_en_ovrd_val. Read-write. Reset: 0. Override tx_pll_en value.
7	rx_pstate_ovrd_en. Read-write. Reset: 0. Override rx_pstate enable.
6:5	rx_pstate_ovrd_val. Read-write. Reset: 0h. Override rx_pstate value.
4	tx_pstate_ovrd_en. Read-write. Reset: 0. Override tx_pstate enable.
3:2	tx_pstate_ovrd_val. Read-write. Reset: 0h. Override tx_pstate value.
1	rx_req_force. Read-write. Reset: 0. Force rx_req, self clearing upon execution finished.
0	tx_req_force. Read-write. Reset: 0. Force tx_req, self clearing upon execution finished.

**CCD00KPX0CCDPCSCFGx00016020...WAFLCNTRP5KPXx00017FA0
(PCS::DXIO::KPNP_TX_EQ_CONTEXT0)**

Read-write. Reset: 0000_0000h.

KPNP Lane TX EQ CONTEXT 0_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016020;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000160A0;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016120;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000161A0;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016220;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000162A0;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016320;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000163A0;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016420;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000164A0;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016520;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000165A0;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016620;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000166A0;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016720;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000167A0;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017FA0;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016020;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000160A0;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016120;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000161A0;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016220;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000162A0;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016320;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000163A0;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016420;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000164A0;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016520;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000165A0;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016620;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000166A0;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_blkLANE10_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016520; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000165A0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016620; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000166A0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016720; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000167A0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00017FA0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:24	context_spare_context0 . Read-write. Reset: 00h. context_spare_context0
23	tx_eq_force_context0 . Read-write. Reset: 0. tx_eq_force_context0
22:17	tx_eq_post_context0 . Read-write. Reset: 00h. tx_eq_post_context0
16:11	tx_eq_main_context0 . Read-write. Reset: 00h. tx_eq_main_context0
10:5	tx_eq_pre_context0 . Read-write. Reset: 00h. tx_eq_pre_context0
4:0	context_id_context0 . Read-write. Reset: 00h. context_id_context0

**CCD00KPX0CCDPCSCFGx00016024...WAFLCNTRP5KPXx00017FA4
(PCS::DXIO::KPNP_TX_EQ_CONTEXT1)**

Read-write. Reset: 0000_0000h.

KPNP Lane TX EQ CONTEXT 1

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016024; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000160A4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016124; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000161A4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016224; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000162A4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016324; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000163A4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016424; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000164A4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016524; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000165A4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016624; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000166A4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016724; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000167A4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017FA4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016024; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000160A4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016124; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000161A4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016224; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000162A4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016324; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000163A4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016424; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000164A4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016524; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000165A4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016624; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000166A4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

_blkLANE10_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx00016524; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx000165A4; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx00016624; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx000166A4; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx00016724; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx000167A4; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx00017FA4; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:24	context_spare_context1 . Read-write. Reset: 00h. context_spare_context1
23	tx_eq_force_context1 . Read-write. Reset: 0. tx_eq_force_context1
22:17	tx_eq_post_context1 . Read-write. Reset: 00h. tx_eq_post_context1
16:11	tx_eq_main_context1 . Read-write. Reset: 00h. tx_eq_main_context1
10:5	tx_eq_pre_context1 . Read-write. Reset: 00h. tx_eq_pre_context1
4:0	context_id_context1 . Read-write. Reset: 00h. context_id_context1

**CCD00KPX0CCDPCSCFGx00016028...WAFLCNTRP5KPXx00017FA8
(PCS::DXIO::KPNP_TX_EQ_CONTEXT2)**

Read-write. Reset: 0000_0000h.

KPNP Lane TX EQ CONTEXT 2

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016028; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000160A8; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016128; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000161A8; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016228; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000162A8; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016328; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000163A8; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016428; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000164A8; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016528; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000165A8; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016628; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000166A8; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016728; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000167A8; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017FA8; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016028; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000160A8; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016128; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000161A8; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016228; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000162A8; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016328; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000163A8; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016428; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000164A8; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016528; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000165A8; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016628; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000166A8; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

_blkLANE10_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx00016528; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx000165A8; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx00016628; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx000166A8; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx00016728; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx000167A8; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KX4KPNPSEDES,IODSERDESBP[3:1]KX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx00017FA8; GMICNTR[11:0]KX,WAFICNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:24	context_spare_context2 . Read-write. Reset: 00h. context_spare_context2
23	tx_eq_force_context2 . Read-write. Reset: 0. tx_eq_force_context2
22:17	tx_eq_post_context2 . Read-write. Reset: 00h. tx_eq_post_context2
16:11	tx_eq_main_context2 . Read-write. Reset: 00h. tx_eq_main_context2
10:5	tx_eq_pre_context2 . Read-write. Reset: 00h. tx_eq_pre_context2
4:0	context_id_context2 . Read-write. Reset: 00h. context_id_context2

CCD00KPX0CCDPCSCFGx0001602C...WAFLCNTRP5KPXx00017FAC **(PCS::DXIO::KPNP_TX_EQ_CONTEXT3)**

Read-write. Reset: 0000_0000h.

KPNP Lane TX EQ CONTEXT 3

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001602C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000160AC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001612C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000161AC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001622C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000162AC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001632C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000163AC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001642C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000164AC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001652C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000165AC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001662C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000166AC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001672C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000167AC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017FAC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001602C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000160AC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001612C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000161AC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001622C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000162AC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001632C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000163AC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001642C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000164AC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001652C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000165AC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001662C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000166AC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

_blkLANE10_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001652C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000165AC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001662C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000166AC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001672C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000167AC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00017FAC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:24	context_spare_context3 . Read-write. Reset: 00h. context_spare_context3
23	tx_eq_force_context3 . Read-write. Reset: 0. tx_eq_force_context3
22:17	tx_eq_post_context3 . Read-write. Reset: 00h. tx_eq_post_context3
16:11	tx_eq_main_context3 . Read-write. Reset: 00h. tx_eq_main_context3
10:5	tx_eq_pre_context3 . Read-write. Reset: 00h. tx_eq_pre_context3
4:0	context_id_context3 . Read-write. Reset: 00h. context_id_context3

**CCD00KPX0CCDPCSCFGx00016030...WAFLCNTRP5KPXx00017FB0
(PCS::DXIO::KPNP_TX_EQ_CONTEXT4)**

Read-write. Reset: 0000_0000h.

KPNP Lane TX EQ CONTEXT 4

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016030; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000160B0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016130; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000161B0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016230; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000162B0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016330; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000163B0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016430; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000164B0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016530; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000165B0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016630; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000166B0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016730; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000167B0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017FB0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016030; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000160B0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016130; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000161B0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016230; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000162B0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016330; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000163B0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016430; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000164B0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016530; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000165B0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016630; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000166B0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

[illegible]

[illegible]

_blkLANE10_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016530; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000165B0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016630; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000166B0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016730; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000167B0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00017FB0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:24	context_spare_context4 . Read-write. Reset: 00h. context_spare_context4
23	tx_eq_force_context4 . Read-write. Reset: 0. tx_eq_force_context4
22:17	tx_eq_post_context4 . Read-write. Reset: 00h. tx_eq_post_context4
16:11	tx_eq_main_context4 . Read-write. Reset: 00h. tx_eq_main_context4
10:5	tx_eq_pre_context4 . Read-write. Reset: 00h. tx_eq_pre_context4
4:0	context_id_context4 . Read-write. Reset: 00h. context_id_context4

**CCD00KPX0CCDPCSCFGx00016034...WAFLCNTRP5KPXx00017FB4
(PCS::DXIO::KPNP_TX_EQ_CONTEXT5)**

Read-write. Reset: 0000_0000h.

KPNP Lane TX EQ CONTEXT 5

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016034; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000160B4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016134; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000161B4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016234; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000162B4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016334; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000163B4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016434; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000164B4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016534; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000165B4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016634; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000166B4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016734; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000167B4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017FB4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016034; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000160B4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016134; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000161B4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016234; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000162B4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016334; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000163B4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016434; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000164B4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016534; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000165B4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016634; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000166B4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

_blkLANE10_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016534; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000165B4; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016634; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000166B4; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016734; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000167B4; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00017FB4; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:24	context_spare_context5 . Read-write. Reset: 00h. context_spare_context5
23	tx_eq_force_context5 . Read-write. Reset: 0. tx_eq_force_context5
22:17	tx_eq_post_context5 . Read-write. Reset: 00h. tx_eq_post_context5
16:11	tx_eq_main_context5 . Read-write. Reset: 00h. tx_eq_main_context5
10:5	tx_eq_pre_context5 . Read-write. Reset: 00h. tx_eq_pre_context5
4:0	context_id_context5 . Read-write. Reset: 00h. context_id_context5

**CCD00KPX0CCDPCSCFGx00016038...WAFLCNTRP5KPXx00017FB8
(PCS::DXIO::KPNP_TX_EQ_CONTEXT6)**

Read-write. Reset: 0000_0000h.

KPNP Lane TX EQ CONTEXT 6

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016038;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000160B8;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016138;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000161B8;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016238;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000162B8;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016338;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000163B8;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016438;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000164B8;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016538;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000165B8;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016638;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000166B8;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016738;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000167B8;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017FB8;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016038;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000160B8;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016138;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000161B8;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016238;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000162B8;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016338;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000163B8;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016438;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000164B8;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016538;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000165B8;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016638;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000166B8;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

274

[illegible]

[illegible]

[illegible]

[illegible]

_blkLANE10_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016538; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000165B8; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016638; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000166B8; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016738; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000167B8; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00017FB8; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:24	context_spare_context6. Read-write. Reset: 00h. context_spare_context6
23	tx_eq_force_context6. Read-write. Reset: 0. tx_eq_force_context6
22:17	tx_eq_post_context6. Read-write. Reset: 00h. tx_eq_post_context6
16:11	tx_eq_main_context6. Read-write. Reset: 00h. tx_eq_main_context6
10:5	tx_eq_pre_context6. Read-write. Reset: 00h. tx_eq_pre_context6
4:0	context_id_context6. Read-write. Reset: 00h. context_id_context6

**CCD00KPX0CCDPCSCFGx0001603C...WAFLCNTRP5KPXx00017FBC
(PCS::DXIO::KPNP_TX_EQ_CONTEXT7)**

Read-write. Reset: 0000_0000h.

KPNP Lane TX EQ CONTEXT 7

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001603C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000160BC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001613C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000161BC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001623C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000162BC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001633C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000163BC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001643C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000164BC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001653C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000165BC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001663C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000166BC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001673C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000167BC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017FBC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001603C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000160BC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001613C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000161BC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001623C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000162BC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001633C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000163BC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001643C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000164BC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001653C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000165BC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001663C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000166BC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

282

283

[illegible]

285

[illegible]

[illegible]

_blkLANE10_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001653C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001653C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001663C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000166BC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001673C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx000167BC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00017FBC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:24	context_spare_context7 . Read-write. Reset: 00h. context_spare_context7
23	tx_eq_force_context7 . Read-write. Reset: 0. tx_eq_force_context7
22:17	tx_eq_post_context7 . Read-write. Reset: 00h. tx_eq_post_context7
16:11	tx_eq_main_context7 . Read-write. Reset: 00h. tx_eq_main_context7
10:5	tx_eq_pre_context7 . Read-write. Reset: 00h. tx_eq_pre_context7
4:0	context_id_context7 . Read-write. Reset: 00h. context_id_context7

**CCD00KPX0CCDPCSCFGx00016040...WAFLCNTRP5KPXx00017FC0
(PCS::DXIO::KPNP_LANE_CONTEXT_ACTION)**

Read-write. Reset: 0000_0000h.

KPNP Per-Lane Context Action bits

_ccd0_blkLANE0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016040; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000160C0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016140; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000161C0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016240; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000162C0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016340; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000163C0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016440; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000164C0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016540; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000165C0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016640; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000166C0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016740; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANE15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000167C0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkLANEBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017FC0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkLANE0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016040; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000160C0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016140; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000161C0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016240; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000162C0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016340; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000163C0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016440; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000164C0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016540; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000165C0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016640; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000166C0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

290

[illegible]

_blkLANE10_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016540; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE11_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000165C0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE12_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016640; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE13_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000166C0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE14_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00016740; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANE15_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx000167C0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkLANEBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx00017FC0; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:8	Reserved.
7:0	lane_action_bit_enable. Read-write. Reset: 00h. Mapping is 1-to-1 with each action bit to enable them on a per-lane basis.

**CCD00KPX0CCDPCSCFGx00016044...GMICNTR9KPXx00017FC4
(PCS::DXIO::KPNP_LANE_CONTEXT_ACTION_BIT0)**

Read-write. Reset: 0000_FFFCh.

KPNP Per-Lane Context for Action Bit 0

_ccd0_blkLANE0_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016044;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE1_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000160C4;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE2_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016144;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE3_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000161C4;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE4_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016244;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE5_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000162C4;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE6_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016344;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE7_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000163C4;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE8_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016444;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE9_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000164C4;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE10_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016544;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE11_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000165C4;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE12_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016644;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE13_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000166C4;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE14_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00016744;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANE15_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx000167C4;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkLANEBROADCAST_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00017FC4;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd1_blkLANE0_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016044;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE1_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000160C4;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE2_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016144;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE3_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000161C4;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE4_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016244;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE5_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000162C4;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE6_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016344;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE7_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000163C4;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE8_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016444;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE9_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000164C4;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE10_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016544;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE11_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000165C4;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE12_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016644;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE13_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000166C4;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkLANE14_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00016744; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANE15_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx000167C4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkLANEBROADCAST_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00017FC4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd2_blkLANE0_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00016044; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE1_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx000160C4; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE2_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00016144; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE3_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx000161C4; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE4_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00016244; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE5_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx000162C4; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE6_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00016344; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE7_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx000163C4; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE8_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00016444; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE9_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx000164C4; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE10_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00016544; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE11_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx000165C4; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE12_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00016644; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE13_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx000166C4; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE14_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00016744; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANE15_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx000167C4; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkLANEBROADCAST_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx00017FC4; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd3_blkLANE0_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00016044; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE1_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx000160C4; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE2_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00016144; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE3_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx000161C4; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE4_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00016244; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE5_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx000162C4; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE6_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00016344; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE7_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx000163C4; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE8_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00016444; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE9_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx000164C4; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE10_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00016544; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE11_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx000165C4; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE12_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00016644; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE13_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx000166C4; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h

_ccd3_blkLANE14_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00016744; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANE15_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx000167C4; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkLANEBROADCAST_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx00017FC4; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd4_blkLANE0_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00016044; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE1_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx000160C4; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE2_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00016144; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE3_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx000161C4; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE4_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00016244; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE5_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx000162C4; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE6_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00016344; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE7_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx000163C4; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE8_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00016444; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE9_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx000164C4; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE10_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00016544; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE11_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx000165C4; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE12_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00016644; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE13_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx000166C4; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE14_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00016744; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANE15_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx000167C4; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkLANEBROADCAST_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx00017FC4; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd5_blkLANE0_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00016044; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE1_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx000160C4; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE2_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00016144; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE3_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx000161C4; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE4_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00016244; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE5_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx000162C4; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE6_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00016344; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE7_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx000163C4; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE8_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00016444; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE9_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx000164C4; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE10_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00016544; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE11_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx000165C4; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE12_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00016644; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE13_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx000166C4; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h

_ccd5_blkLANE14_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00016744; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANE15_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx000167C4; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkLANEBROADCAST_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx00017FC4; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd6_blkLANE0_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00016044; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE1_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx000160C4; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE2_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00016144; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE3_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx000161C4; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE4_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00016244; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE5_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx000162C4; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE6_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00016344; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE7_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx000163C4; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE8_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00016444; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE9_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx000164C4; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE10_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00016544; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE11_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx000165C4; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE12_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00016644; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE13_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx000166C4; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE14_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00016744; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANE15_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx000167C4; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkLANEBROADCAST_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx00017FC4; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd7_blkLANE0_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00016044; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE1_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx000160C4; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE2_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00016144; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE3_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx000161C4; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE4_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00016244; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE5_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx000162C4; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE6_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00016344; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE7_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx000163C4; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE8_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00016444; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE9_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx000164C4; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE10_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00016544; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE11_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx000165C4; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE12_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00016644; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE13_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx000166C4; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h

_ccd7_blkLANE14_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00016744; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANE15_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx000167C4; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkLANEBROADCAST_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx00017FC4; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd8_blkLANE0_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00016044; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE1_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx000160C4; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE2_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00016144; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE3_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx000161C4; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE4_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00016244; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE5_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx000162C4; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE6_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00016344; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE7_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx000163C4; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE8_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00016444; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE9_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx000164C4; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE10_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00016544; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE11_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx000165C4; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE12_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00016644; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE13_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx000166C4; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE14_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00016744; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANE15_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx000167C4; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkLANEBROADCAST_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx00017FC4; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd9_blkLANE0_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00016044; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE1_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx000160C4; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE2_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00016144; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE3_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx000161C4; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE4_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00016244; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE5_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx000162C4; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE6_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00016344; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE7_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx000163C4; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE8_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00016444; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE9_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx000164C4; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE10_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00016544; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE11_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx000165C4; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE12_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00016644; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE13_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx000166C4; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h

_ccd9_blkLANE14_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00016744; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANE15_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx000167C4; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkLANEBROADCAST_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx00017FC4; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd10_blkLANE0_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00016044; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE1_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx000160C4; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE2_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00016144; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE3_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx000161C4; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE4_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00016244; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE5_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx000162C4; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE6_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00016344; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE7_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx000163C4; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE8_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00016444; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE9_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx000164C4; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE10_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00016544; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE11_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx000165C4; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE12_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00016644; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE13_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx000166C4; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE14_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00016744; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANE15_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx000167C4; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkLANEBROADCAST_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00017FC4; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkLANE0_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00016044; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE1_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx000160C4; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE2_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00016144; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE3_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx000161C4; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE4_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00016244; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE5_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx000162C4; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE6_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00016344; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE7_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx000163C4; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE8_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00016444; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE9_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx000164C4; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE10_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00016544; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE11_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx000165C4; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE12_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00016644; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkLANE13_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx000166C4; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h

_ccd11_blkLANE14_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00016744; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkLANE15_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx000167C4; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkLANEBROADCAST_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00017FC4; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER0MASTER_aliasSMN; GMICNTR0KPXx[00017FC4,0001_6[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; GMICNTR0KPX=1890_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER10MASTER_aliasSMN; GMICNTR10KPXx[00017FC4,0001_6[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; GMICNTR10KPX=19C0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER11MASTER_aliasSMN; GMICNTR11KPXx[00017FC4,0001_6[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; GMICNTR11KPX=19D0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER1MASTER_aliasSMN; GMICNTR1KPXx[00017FC4,0001_6[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; GMICNTR1KPX=18A0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER2MASTER_aliasSMN; GMICNTR2KPXx[00017FC4,0001_6[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; GMICNTR2KPX=18B0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER3MASTER_aliasSMN; GMICNTR3KPXx[00017FC4,0001_6[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; GMICNTR3KPX=18C0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER4MASTER_aliasSMN; GMICNTR4KPXx[00017FC4,0001_6[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; GMICNTR4KPX=18D0_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER5MASTER_aliasSMN; GMICNTR5KPXx[00017FC4,0001_6[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; GMICNTR5KPX=1950_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER6MASTER_aliasSMN; GMICNTR6KPXx[00017FC4,0001_6[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; GMICNTR6KPX=1960_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER7MASTER_aliasSMN; GMICNTR7KPXx[00017FC4,0001_6[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; GMICNTR7KPX=1970_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER8MASTER_aliasSMN; GMICNTR8KPXx[00017FC4,0001_6[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; GMICNTR8KPX=1980_0000h	
_blk[LANEBROADCAST,LANE[15:0]]_instIODCONTAINER9MASTER_aliasSMN; GMICNTR9KPXx[00017FC4,0001_6[7C,74,6C,64,5C,54,4C,44,3C,34,2C,24,1C,14,0C,04]4]; GMICNTR9KPX=1990_0000h	
Bits	Description
31:16	Reserved.
15	PS15_APB_SLOW . Read-write. Reset: 1. Power State 15 - 1 means enable APB slowdown.
14	PS14_APB_SLOW . Read-write. Reset: 1. Power State 14 - 1 means enable APB slowdown.
13	PS13_APB_SLOW . Read-write. Reset: 1. Power State 13 - 1 means enable APB slowdown.
12	PS12_APB_SLOW . Read-write. Reset: 1. Power State 12 - 1 means enable APB slowdown.
11	PS11_APB_SLOW . Read-write. Reset: 1. Power State 11 - 1 means enable APB slowdown.
10	PS10_APB_SLOW . Read-write. Reset: 1. Power State 10 - 1 means enable APB slowdown.
9	PS9_APB_SLOW . Read-write. Reset: 1. Power State 9 - 1 means enable APB slowdown.
8	PS8_APB_SLOW . Read-write. Reset: 1. Power State 8 - 1 means enable APB slowdown.
7	PS7_APB_SLOW . Read-write. Reset: 1. Power State 7 - 1 means enable APB slowdown.
6	PS6_APB_SLOW . Read-write. Reset: 1. Power State 6 - 1 means enable APB slowdown.
5	PS5_APB_SLOW . Read-write. Reset: 1. Power State 5 - 1 means enable APB slowdown.
4	PS4_APB_SLOW . Read-write. Reset: 1. Power State 4 - 1 means enable APB slowdown.
3	PS3_APB_SLOW . Read-write. Reset: 1. Power State 3 - 1 means enable APB slowdown.
2	PS2_APB_SLOW . Read-write. Reset: 1. Power State 2 - 1 means enable APB slowdown.
1	PS1_APB_SLOW . Read-write. Reset: 0. Power State 1 - 1 means enable APB slowdown.
0	PS0_APB_SLOW . Read-write. Reset: 0. Power State 0 - 1 means enable APB slowdown.

**CCD00KPX0CCDPCSCFGx00018000...WAFLCNTRP5KPXx00018F00
(PCS::DXIO::KPNP_CONTEXT_CONTENT0)**

Read-write. Reset: 0000_0000h.

KPNP Context Content 0

_ccd0_blkCONTEXT0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018000; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018100; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018200; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018300; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018400; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018500; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018600; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018700; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018800; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018900; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018A00; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018B00; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018C00; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018D00; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018E00; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018F00; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkCONTEXT0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018000; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018100; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018200; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018300; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018400; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018500; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018600; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018700; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018800; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018900; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018A00; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018B00; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018C00; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018D00; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT14_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018E00; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

305

[illegible]

[illegible]

[illegible]

_ccd10_blkCONTEXT7_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018700; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT8_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018800; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT9_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018900; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT10_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018A00; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT11_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018B00; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT12_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018C00; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT13_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018D00; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT14_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018E00; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT15_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018F00; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkCONTEXT0_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018000; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT1_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018100; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT2_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018200; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT3_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018300; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT4_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018400; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT5_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018500; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT6_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018600; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT7_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018700; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT8_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018800; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT9_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018900; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT10_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018A00; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT11_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018B00; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT12_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018C00; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT13_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018D00; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT14_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018E00; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT15_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018F00; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_blkCONTEXT0_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAF,IODWAFLCONTAINERP4KPX8KPNPWAF,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00018000; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_blkCONTEXT1_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAF,IODWAFLCONTAINERP4KPX8KPNPWAF,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00018100; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_blkCONTEXT2_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAF,IODWAFLCONTAINERP4KPX8KPNPWAF,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00018200; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

[illegible]

_blkCONTEXT15_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFL,IODWAFLCONTAINERP4KX8KPNPWAFL,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx00018F00;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:5	Reserved.
4:0	context_id . Read-write. Reset: 00h. context_id

**CCD00KPX0CCDPCSCFGx00018020...WAFLCNTRP5KPXx00018F20
(PCS::DXIO::KPNP_CONTEXT_CONTENT8)**

Read-write. Reset: 0000_0000h.

KPNP Context Content 8

_ccd0_blkCONTEXT0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018020; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018120; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018220; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018320; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018420; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018520; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018620; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018720; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018820; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018920; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018A20; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018B20; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018C20; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018D20; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018E20; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018F20; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkCONTEXT0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018020; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018120; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018220; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018320; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018420; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018520; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018620; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018720; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018820; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018920; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018A20; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018B20; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018C20; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018D20; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT14_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018E20; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

[illegible]

[illegible]

[illegible]

_ccd10_blkCONTEXT7_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018720; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT8_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018820; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT9_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018920; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT10_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018A20; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT11_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018B20; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT12_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018C20; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT13_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018D20; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT14_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018E20; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT15_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018F20; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkCONTEXT0_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018020; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT1_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018120; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT2_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018220; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT3_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018320; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT4_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018420; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT5_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018520; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT6_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018620; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT7_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018720; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT8_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018820; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT9_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018920; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT10_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018A20; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT11_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018B20; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT12_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018C20; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT13_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018D20; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT14_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018E20; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT15_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018F20; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_blkCONTEXT0_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAF,IODWAFLCONTAINERP4KPX8KPNPWAF,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00018020; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_blkCONTEXT1_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAF,IODWAFLCONTAINERP4KPX8KPNPWAF,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00018120; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_blkCONTEXT2_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAF,IODWAFLCONTAINERP4KPX8KPNPWAF,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00018220; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

[illegible]

_blkCONTEXT15_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFL,IODWAFLCONTAINERP4KPX8KPNPWAFL,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00018F20;
 GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

Bits	Description
31:0	context_spare. Read-write. Reset: 0000_0000h. context_spare

**CCD00KPX0CCDPCSCFGx00018024...WAFLCNTRP5KPXx00018F24
(PCS::DXIO::KPNP_CONTEXT_CONTENT9)**

Read-write. Reset: 0000_0000h.

KPNP Context Content 9

_ccd0_blkCONTEXT0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018024; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018124; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018224; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018324; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT4_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018424; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT5_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018524; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT6_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018624; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT7_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018724; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT8_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018824; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT9_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018924; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT10_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018A24; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT11_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018B24; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT12_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018C24; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT13_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018D24; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT14_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018E24; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkCONTEXT15_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx00018F24; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkCONTEXT0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018024; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018124; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018224; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018324; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT4_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018424; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT5_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018524; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT6_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018624; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT7_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018724; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT8_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018824; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT9_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018924; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT10_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018A24; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT11_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018B24; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT12_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018C24; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT13_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018D24; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkCONTEXT14_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx00018E24; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

[illegible]

[illegible]

[illegible]

[illegible]

_ccd10_blkCONTEXT7_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018724; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT8_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018824; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT9_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018924; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT10_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018A24; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT11_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018B24; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT12_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018C24; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT13_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018D24; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT14_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018E24; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkCONTEXT15_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx00018F24; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkCONTEXT0_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018024; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT1_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018124; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT2_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018224; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT3_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018324; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT4_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018424; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT5_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018524; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT6_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018624; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT7_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018724; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT8_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018824; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT9_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018924; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT10_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018A24; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT11_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018B24; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT12_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018C24; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT13_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018D24; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT14_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018E24; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkCONTEXT15_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx00018F24; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_blkCONTEXT0_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00018024; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_blkCONTEXT1_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00018124; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_blkCONTEXT2_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00018224; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

[illegible]

_blkCONTEXT15_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFL,IODWAFLCONTAINERP4KX8KPNPWAFL,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KX4KPNPSERDES,IODSERDESBP[3:1]KX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KPx00018F24; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
Bits	Description
31:24	action_bit_enable. Read-write. Reset: 00h. Enable the actions bits of the context command. Current mapping is 1-to-1 with the action bit. If this changes, the description will be changed. If set to 0, then it's don't care.
23:16	pre_post_valid_select. Read-write. Reset: 00h. When actions bit is enabled, will look at pre or post valid select. 0 means prevalid. 1 means postvalid.
15:8	Reserved.
7:0	action_bit_lookup. Read-write. Reset: 00h. Description: Lookup actions bits. Current implementation is one bit per action. However at some point, we may use encoded actions and the description will be updated to reflect it. 7:1 - Reserved 0 - RefClk Slowdown to 200 MHz. The polarity will indicate keep at 400MHz (0) or slow down to 200MHz (1).

_ccd10_blkPHY0_inst[CCD10CONTAINER[13:12]]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A004; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_blkPHY1_inst[CCD10CONTAINER[13:12]]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A084; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_blkPHY2_inst[CCD10CONTAINER[13:12]]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A104; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_blkPHY3_inst[CCD10CONTAINER[13:12]]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A184; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_blkPHYBROADCAST_inst[CCD10CONTAINER[13:12]]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001AF84; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd11_blkPHY0_inst[CCD11CONTAINER[13:12]]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A004; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkPHY1_inst[CCD11CONTAINER[13:12]]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A084; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkPHY2_inst[CCD11CONTAINER[13:12]]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A104; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkPHY3_inst[CCD11CONTAINER[13:12]]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A184; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkPHYBROADCAST_inst[CCD11CONTAINER[13:12]]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001AF84; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
Bits	Description
31:25	Reserved.
24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable dynamic clock gating when set to 0; allow dynamic clk gating to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:9	Reserved.
8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable dynamic clock gating when set to 0; allow dynamic clk gating to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1
7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

CCD00KPX0CCDPCSCFGx0001A008...WAFLCNTRP5KPXx0001AF88
(PCS::DXIO::KPNP_LANE_RESET_DELAY)

Read-write. Reset: 0000_0110h.

Delay the lane reset (set on a per-PHY basis).

_ccd0_blkPHY0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A008; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A088; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A108; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A188; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHYBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001AF88; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkPHY0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A008; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A088; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A108; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A188; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHYBROADCAST_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001AF88; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd2_blkPHY0_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A008; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY1_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A088; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY2_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A108; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY3_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A188; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHYBROADCAST_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001AF88; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd3_blkPHY0_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A008; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY1_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A088; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY2_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A108; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY3_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A188; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHYBROADCAST_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001AF88; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd4_blkPHY0_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A008; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY1_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A088; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY2_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A108; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY3_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A188; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHYBROADCAST_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001AF88; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd5_blkPHY0_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A008; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY1_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A088; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY2_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A108; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY3_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A188; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHYBROADCAST_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001AF88; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd6_blkPHY0_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A008; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h

_ccd6_blkPHY1_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A088; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY2_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A108; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY3_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A188; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHYBROADCAST_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001AF88; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd7_blkPHY0_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A008; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY1_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A088; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY2_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A108; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY3_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A188; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHYBROADCAST_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001AF88; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd8_blkPHY0_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A008; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY1_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A088; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY2_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A108; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY3_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A188; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHYBROADCAST_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001AF88; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd9_blkPHY0_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A008; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY1_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A088; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY2_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A108; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY3_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A188; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHYBROADCAST_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001AF88; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd10_blkPHY0_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A008; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY1_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A088; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY2_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A108; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY3_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A188; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHYBROADCAST_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001AF88; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkPHY0_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A008; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY1_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A088; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY2_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A108; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY3_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A188; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHYBROADCAST_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001AF88; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_blkPHY0_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFL,IODWAFLCONTAINERP4KPX8KPNPWAFL,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX0KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A008; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

_blkPHY1_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPx9KPNPWAFL,IODWAFLCONTAINERP4KPx8KPNPWAFL,IODSERDESAG3KPx7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPx7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPx,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx0001A088; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPx,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
_blkPHY2_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPx9KPNPWAFL,IODWAFLCONTAINERP4KPx8KPNPWAFL,IODSERDESAG3KPx7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPx7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPx,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx0001A108; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPx,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
_blkPHY3_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPx9KPNPWAFL,IODWAFLCONTAINERP4KPx8KPNPWAFL,IODSERDESAG3KPx7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPx7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPx,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx0001A188; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPx,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
_blkPHYBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPx9KPNPWAFL,IODWAFLCONTAINERP4KPx8KPNPWAFL,IODSERDESAG3KPx7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPx7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPx,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx0001AF88; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPx,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
Bits	Description
31:9	Reserved.
8	LANE_RESET_DELAY_EN . Read-write. Reset: 1. Enable the Delay the lane reset feature.
7:0	LANE_RESET_DELAY . Read-write. Reset: 10h. Will delay the lane reset to PHY by this many refClk clocks +3 for lane reset synchronization.

CCD00KPX0CCDPCSCFGx0001A010...WAFLCNTRP5KPXx0001AF90 **(PCS::DXIO::KPNP_LRCM_CONTROL0)**

Read-write. Reset: 00FF_00FFh.

LRCM Control on a per-PHY basis.

_ccd0_blkPHY0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A010; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A090; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A110; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A190; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHYBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001AF90; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkPHY0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A010; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A090; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A110; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A190; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHYBROADCAST_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001AF90; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd2_blkPHY0_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A010; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY1_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A090; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY2_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A110; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY3_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A190; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHYBROADCAST_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001AF90; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd3_blkPHY0_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A010; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY1_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A090; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY2_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A110; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY3_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A190; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHYBROADCAST_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001AF90; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd4_blkPHY0_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A010; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY1_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A090; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY2_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A110; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY3_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A190; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHYBROADCAST_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001AF90; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd5_blkPHY0_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A010; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY1_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A090; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY2_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A110; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY3_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A190; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHYBROADCAST_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001AF90; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd6_blkPHY0_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A010; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h

_ccd6_blkPHY1_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A090; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY2_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A110; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY3_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A190; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHYBROADCAST_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001AF90; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd7_blkPHY0_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A010; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY1_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A090; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY2_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A110; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY3_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A190; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHYBROADCAST_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001AF90; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd8_blkPHY0_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A010; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY1_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A090; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY2_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A110; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY3_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A190; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHYBROADCAST_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001AF90; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd9_blkPHY0_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A010; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY1_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A090; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY2_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A110; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY3_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A190; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHYBROADCAST_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001AF90; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd10_blkPHY0_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A010; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY1_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A090; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY2_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A110; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY3_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A190; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHYBROADCAST_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001AF90; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkPHY0_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A010; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY1_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A090; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY2_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A110; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY3_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A190; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHYBROADCAST_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001AF90; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_blkPHY0_inst[IODGMICONTAINER[11:0]KPXKNPBGMMMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFL,IODWAFLCONTAINERP4KPX8KPNPWAFL,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A010; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

_blkPHY1_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001A090; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
_blkPHY2_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001A110; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
_blkPHY3_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001A190; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
_blkPHYBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KXx0001AF90; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]J0_0000,1[8D:7F]J0_0000]h	
Bits	Description
31:16	REFCLK_REQ_OVERRIDE_EN . Read-write. Reset: 00FFh. Enable the RefClk Request Override. Per-lane (up to 16 lanes).
15:0	REFCLK_REQ_OVERRIDE_VAL . Read-write. Reset: 00FFh. Value for RefClk Request Override. Per-lane (up to 16 lanes).

CCD00KPX0CCDPCSCFGx0001A014...WAFLCNTRP5KPXx0001AF94 **(PCS::DXIO::KPNP_LRCM_CONTROL1)**

LRCM Control on a per-PHY basis.

_ccd0_blkPHY0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A014; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A094; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A114; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A194; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHYBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001AF94; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkPHY0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A014; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A094; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A114; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A194; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHYBROADCAST_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001AF94; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd2_blkPHY0_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A014; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY1_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A094; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY2_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A114; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY3_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A194; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHYBROADCAST_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001AF94; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd3_blkPHY0_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A014; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY1_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A094; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY2_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A114; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY3_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A194; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHYBROADCAST_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001AF94; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd4_blkPHY0_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A014; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY1_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A094; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY2_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A114; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY3_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A194; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHYBROADCAST_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001AF94; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd5_blkPHY0_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A014; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY1_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A094; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY2_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A114; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY3_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A194; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHYBROADCAST_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001AF94; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd6_blkPHY0_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A014; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY1_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A094; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h

_ccd6_blkPHY2_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A114; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY3_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A194; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHYBROADCAST_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001AF94; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd7_blkPHY0_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A014; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY1_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A094; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY2_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A114; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY3_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A194; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHYBROADCAST_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001AF94; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd8_blkPHY0_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A014; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY1_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A094; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY2_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A114; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY3_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A194; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHYBROADCAST_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001AF94; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd9_blkPHY0_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A014; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY1_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A094; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY2_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A114; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY3_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A194; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHYBROADCAST_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001AF94; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd10_blkPHY0_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A014; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY1_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A094; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY2_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A114; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY3_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A194; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHYBROADCAST_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001AF94; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkPHY0_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A014; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY1_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A094; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY2_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A114; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY3_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A194; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHYBROADCAST_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001AF94; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_blkPHY0_inst[IODGMICONTAINER[11:0]KPXKNPBGMMMASTER,IODWAFLCONTAINERP5KPX9KPNPWAF,IODWAFLCONTAINERP4KPX8KPNPWAF, FL,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPS ERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A014; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_blkPHY1_inst[IODGMICONTAINER[11:0]KPXKNPBGMMMASTER,IODWAFLCONTAINERP5KPX9KPNPWAF,IODWAFLCONTAINERP4KPX8KPNPWAF, FL,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPS ERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A094; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

_blkPHY2_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KXP9KPNPWAF,IODWAFLCONTAINERP4KXP8KPNPWAF,IODSERDESAG3KXP7KPNPSERDES,IODSERDESBG[2:0]KXP4KPNPSERDES,IODSERDESBP[3:1]KXP4KPNPSERDES,IODSERDESAP0KXP7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KPx0001A114; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkPHY3_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KXP9KPNPWAF,IODWAFLCONTAINERP4KXP8KPNPWAF,IODSERDESAG3KXP7KPNPSERDES,IODSERDESBG[2:0]KXP4KPNPSERDES,IODSERDESBP[3:1]KXP4KPNPSERDES,IODSERDESAP0KXP7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KPx0001A194; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkPHYBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KXP9KPNPWAF,IODWAFLCONTAINERP4KXP8KPNPWAF,IODSERDESAG3KXP7KPNPSERDES,IODSERDESBG[2:0]KXP4KPNPSERDES,IODSERDESBP[3:1]KXP4KPNPSERDES,IODSERDESAP0KXP7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KPx0001AF94; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KPx=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
Bits	Description
31:16	REFCLK_ACK_STATUS. Read-only. Readback RefClk Ack. Per-lane (up to 16 lanes).
15	REFCLK_PHY_ACK_STATUS. Read-only. Readback RefClk Ack. Per-PHY.
14:1	Reserved.
0	VOTER_DISABLE. Read-write. Reset: 0. Disable the LRCM Voter.

Read-write. Reset: 0000 0000h.

[illegible]

_ccd10_blkPHY0_inst[CCD10CONTAINER[13:12]]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A020; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_blkPHY1_inst[CCD10CONTAINER[13:12]]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A0A0; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_blkPHY2_inst[CCD10CONTAINER[13:12]]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A120; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_blkPHY3_inst[CCD10CONTAINER[13:12]]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A1A0; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_blkPHYBROADCAST_inst[CCD10CONTAINER[13:12]]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001AFA0; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd11_blkPHY0_inst[CCD11CONTAINER[13:12]]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A020; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkPHY1_inst[CCD11CONTAINER[13:12]]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A0A0; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkPHY2_inst[CCD11CONTAINER[13:12]]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A120; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkPHY3_inst[CCD11CONTAINER[13:12]]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A1A0; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkPHYBROADCAST_inst[CCD11CONTAINER[13:12]]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001AFA0; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
Bits	Description
31:28	Reserved.
27	mpllb_recal_skip_en. Read-write. Reset: 0. mpll_b_recal_skip_en
26	mpllb_recal_force_en. Read-write. Reset: 0. mpll_b_recal_force_en
25	mpllb_force_disable. Read-write. Reset: 0. mpll_b_force_disable
24	mpllb_force_enable. Read-write. Reset: 0. mpll_b_force_enable
23	mplla_recal_skip_en. Read-write. Reset: 0. mplla_recal_skip_en
22	mplla_recal_force_en. Read-write. Reset: 0. mplla_recal_force_en
21	mplla_force_disable. Read-write. Reset: 0. mplla_force_disable
20	mplla_force_enable. Read-write. Reset: 0. mplla_force_enable
19:16	mpllb_phy_lane. Read-write. Reset: 0h. mpll_b phy lane control select
15:12	mplla_phy_lane. Read-write. Reset: 0h. mplla phy lane control select
11:8	cmn_phy_lane. Read-write. Reset: 0h. cmn phy lane control select
7:4	usrclk1_phy_lane. Read-write. Reset: 0h. usrclk1 phy lane control select
3:0	usrclk0_phy_lane. Read-write. Reset: 0h. usrclk0 phy lane control select

CCD00KPX0CCDPCSCFGx0001A024...GMICNTR9KPXx0001AFA4 (PCS::DXIO::KPNP_PHY_CONTROLX)

Reset: 0000_0000h.

PHY Control

_ccd0_blkPHY0_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A024; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY1_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A0A4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY2_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A124; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY3_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A1A4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHYBROADCAST_inst[CCD00CONTAINER[13:12]SLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001AFA4; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkPHY0_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A024; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY1_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A0A4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY2_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A124; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY3_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A1A4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHYBROADCAST_inst[CCD01CONTAINER[13:12]SLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001AFA4; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd2_blkPHY0_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A024; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY1_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A0A4; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY2_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A124; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY3_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A1A4; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHYBROADCAST_inst[CCD02CONTAINER[13:12]SLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001AFA4; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd3_blkPHY0_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A024; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY1_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A0A4; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY2_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A124; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY3_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A1A4; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHYBROADCAST_inst[CCD03CONTAINER[13:12]SLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001AFA4; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd4_blkPHY0_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A024; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY1_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A0A4; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY2_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A124; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY3_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A1A4; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHYBROADCAST_inst[CCD04CONTAINER[13:12]SLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001AFA4; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd5_blkPHY0_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A024; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY1_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A0A4; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY2_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A124; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY3_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A1A4; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHYBROADCAST_inst[CCD05CONTAINER[13:12]SLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001AFA4; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd6_blkPHY0_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A024; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY1_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A0A4; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h

_ccd6_blkPHY2_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A124; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h	
_ccd6_blkPHY3_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A1A4; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h	
_ccd6_blkPHYBROADCAST_inst[CCD06CONTAINER[13:12]SLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001AFA4; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h	
_ccd7_blkPHY0_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A024; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h	
_ccd7_blkPHY1_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A0A4; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h	
_ccd7_blkPHY2_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A124; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h	
_ccd7_blkPHY3_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A1A4; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h	
_ccd7_blkPHYBROADCAST_inst[CCD07CONTAINER[13:12]SLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001AFA4; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h	
_ccd8_blkPHY0_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A024; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h	
_ccd8_blkPHY1_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A0A4; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h	
_ccd8_blkPHY2_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A124; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h	
_ccd8_blkPHY3_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A1A4; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h	
_ccd8_blkPHYBROADCAST_inst[CCD08CONTAINER[13:12]SLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001AFA4; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h	
_ccd9_blkPHY0_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A024; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h	
_ccd9_blkPHY1_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A0A4; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h	
_ccd9_blkPHY2_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A124; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h	
_ccd9_blkPHY3_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A1A4; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h	
_ccd9_blkPHYBROADCAST_inst[CCD09CONTAINER[13:12]SLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001AFA4; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h	
_ccd10_blkPHY0_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A024; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_blkPHY1_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A0A4; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_blkPHY2_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A124; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_blkPHY3_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A1A4; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd10_blkPHYBROADCAST_inst[CCD10CONTAINER[13:12]SLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001AFA4; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h	
_ccd11_blkPHY0_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A024; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkPHY1_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A0A4; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkPHY2_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A124; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkPHY3_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A1A4; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_ccd11_blkPHYBROADCAST_inst[CCD11CONTAINER[13:12]SLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001AFA4; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h	
_blkPHY0_inst[IODCONTAINER[11:0]MASTER]_aliasSMN; GMICNTR[11:0]KPXx0001A024; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h	
_blkPHY1_inst[IODCONTAINER[11:0]MASTER]_aliasSMN; GMICNTR[11:0]KPXx0001A0A4; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h	
_blkPHY2_inst[IODCONTAINER[11:0]MASTER]_aliasSMN; GMICNTR[11:0]KPXx0001A124; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h	
_blkPHY3_inst[IODCONTAINER[11:0]MASTER]_aliasSMN; GMICNTR[11:0]KPXx0001A1A4; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h	
_blkPHYBROADCAST_inst[IODCONTAINER[11:0]MASTER]_aliasSMN; GMICNTR[11:0]KPXx0001AFA4; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h	
Bits	Description
31	fw_clk_dyn. Read-write. Reset: 0. fw_clk_dyn

30	mpllb_force_ack. Read-only. Reset: 0. mpll_force_ack
29	mpllb_force_en. Read-only. Reset: 0. mpll_force_en
28	mpllb_state. Read-only. Reset: 0. mpll_state
27	mplla_force_ack. Read-only. Reset: 0. mplla_force_ack
26	mplla_force_en. Read-only. Reset: 0. mplla_force_en
25	mplla_state. Read-only. Reset: 0. mplla_state
24:23	dtb_out. Read-only. Reset: 0h. dtb_out
22	ref_clkdet_result. Read-only. Reset: 0. ref_clkdet_result
21	sram_init_done. Read-only. Reset: 0. sram_init_done
20	sram_ext_ld_done. Read-write. Reset: 0. sram_ext_ld_done
19:18	sram_bypass_mode. Read-write. Reset: 0h. sram_bypass_mode
17:16	sram_bootload_bypass_mode. Read-write. Reset: 0h. sram_bootload_bypass_mode
15:14	nominal_vph_sel. Read-write. Reset: 0h. nominal_vph_sel
13:12	nominal_vp_sel. Read-write. Reset: 0h. nominal_vp_sel
11	hdmimode_enable. Read-write. Reset: 0. hdmimode_enable
10	apb0_if_sel. Read-write. Reset: 0. apb0_if_sel
9:8	apb0_if_mode. Read-write. Reset: 0h. apb0_if_mode
7	ref_alt_clk_lp_sel. Read-write. Reset: 0. ref_alt_clk_lp_sel
6	ref_clkdet_en. Read-write. Reset: 0. ref_clkdet_en
5	ref_repeat_clk_en. Read-write. Reset: 0. ref_repeat_clk_en
4:1	ref_range. Read-write. Reset: 0h. ref_range
0	ref_use_pad. Read-write. Reset: 0. ref_use_pad

CCD00KPX0CCDPCSCFGx0001A048...WAFLCNTRP5KPXx0001AFC8 **(PCS::DXIO::KPNP_PMA_CONTROL2)**

Read-write. Reset: 0000_0004h.

KPNP PMA Control2 register allows software to control staggering of PMA lanes' transmitter and receiver power state transitions in order to minimize instantaneous di/dt and ripple effects on voltage rails when various components are turned on/off at the same time. Staggering is performed within each PMA instance.

_ccd0_blkPHY0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A048;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkPHY1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A0C8;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkPHY2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A148;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkPHY3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A1C8;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd0_blkPHYBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001AFC8;
CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h

_ccd1_blkPHY0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A048;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkPHY1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A0C8;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkPHY2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A148;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkPHY3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A1C8;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd1_blkPHYBROADCAST_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001AFC8;
CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h

_ccd2_blkPHY0_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A048;
CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h

_ccd2_blkPHY1_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A0C8;
CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h

_ccd2_blkPHY2_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A148;
CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h

_ccd2_blkPHY3_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A1C8;
CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h

_ccd2_blkPHYBROADCAST_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001AFC8;
CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h

_ccd3_blkPHY0_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A048;
CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h

_ccd3_blkPHY1_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A0C8;
CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h

_ccd3_blkPHY2_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A148;
CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h

_ccd3_blkPHY3_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A1C8;
CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h

_ccd3_blkPHYBROADCAST_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001AFC8;
CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h

_ccd4_blkPHY0_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A048;
CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h

_ccd4_blkPHY1_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A0C8;
CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h

_ccd4_blkPHY2_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A148;
CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h

_ccd4_blkPHY3_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A1C8;
CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h

_ccd4_blkPHYBROADCAST_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001AFC8;
CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h

_ccd5_blkPHY0_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A048;
CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h

_ccd5_blkPHY1_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A0C8;
CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h

_ccd5_blkPHY2_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A148;
CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h

_ccd5_blkPHY3_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A1C8;
CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h

_ccd5_blkPHYBROADCAST_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001AFC8;
CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h

_ccd6_blkPHY0_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A048; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY1_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A0C8; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY2_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A148; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY3_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A1C8; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHYBROADCAST_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001AFC8; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd7_blkPHY0_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A048; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY1_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A0C8; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY2_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A148; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY3_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A1C8; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHYBROADCAST_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001AFC8; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd8_blkPHY0_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A048; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY1_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A0C8; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY2_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A148; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY3_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A1C8; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHYBROADCAST_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001AFC8; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd9_blkPHY0_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A048; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY1_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A0C8; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY2_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A148; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY3_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A1C8; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHYBROADCAST_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001AFC8; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd10_blkPHY0_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A048; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY1_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A0C8; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY2_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A148; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY3_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A1C8; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHYBROADCAST_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001AFC8; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkPHY0_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A048; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY1_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A0C8; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY2_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A148; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY3_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A1C8; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHYBROADCAST_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001AFC8; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_blkPHY0_inst[IODGMICONTAINER[11:0]KPXKNPBGMMMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFL,IODWAFLCONTAINERP4KPX8KPNPWAFL,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A048; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

_blkPHY1_inst[IODGMICONTAINER[11:0]KPXKNPGMIMASTER,IODWAFLCONTAINERP5KXP9KPNPWAFI,IODWAFLCONTAINERP4KXP8KPNPWAFI,IODSERDESAG3KXP7KPNPSERDES,IODSERDESBG[2:0]KXP4KPNPSERDES,IODSERDESBP[3:1]KXP4KPNPSERDES,IODSERDESAP0KXP7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KXPx0001A0C8; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KXP=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkPHY2_inst[IODGMICONTAINER[11:0]KPXKNPGMIMASTER,IODWAFLCONTAINERP5KXP9KPNPWAFI,IODWAFLCONTAINERP4KXP8KPNPWAFI,IODSERDESAG3KXP7KPNPSERDES,IODSERDESBG[2:0]KXP4KPNPSERDES,IODSERDESBP[3:1]KXP4KPNPSERDES,IODSERDESAP0KXP7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KXPx0001A148; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KXP=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkPHY3_inst[IODGMICONTAINER[11:0]KPXKNPGMIMASTER,IODWAFLCONTAINERP5KXP9KPNPWAFI,IODWAFLCONTAINERP4KXP8KPNPWAFI,IODSERDESAG3KXP7KPNPSERDES,IODSERDESBG[2:0]KXP4KPNPSERDES,IODSERDESBP[3:1]KXP4KPNPSERDES,IODSERDESAP0KXP7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KXPx0001A1C8; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KXP=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkPHYBROADCAST_inst[IODGMICONTAINER[11:0]KPXKNPGMIMASTER,IODWAFLCONTAINERP5KXP9KPNPWAFI,IODWAFLCONTAINERP4KXP8KPNPWAFI,IODSERDESAG3KXP7KPNPSERDES,IODSERDESBG[2:0]KXP4KPNPSERDES,IODSERDESBP[3:1]KXP4KPNPSERDES,IODSERDESAP0KXP7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KXPx0001AFC8; GMICNTR[11:0]KXP,WAFLCNTRP[5:4]KXP,SERDESAG3KXP,SERDESBG[2:0]KXP0,SERDESBP[3:1]KXP0,SERDESAP0KXP=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
Bits	Description
31:5	Reserved.
4:2	Staggering Time Resolution. Read-write. Reset: 1h. Description: this register field controls the duration of time allocated to stage the lanes power states requests by staggering. 0:1 Reference Clock (10ns); 1:2 Reference Clocks (20ns); 2:4 Reference Clocks (40ns); 4:7: RFU
1	Staggering Mode. Read-write. Reset: 0. Description: controls staggering mode. 0: Stagger both Tx and Rx power states request for each lane with the time step defined in Staggering Time Resolution field; 1: Disable staggering of Tx and Rx power states request within a lane.
0	Staggering Disable. Read-write. Reset: 0. disable staggering of PMA's lanes power states. When set to 1, the DPIK logic to stagger PMA's transmitter and receiver power states requests is ignored and incoming power state requests are passed as received.

**CCD00KPX0CCDPCSCFGx0001A04C...WAFLCNTRP5KPXx0001AFCC
(PCS::DXIO::KPNP_PMA_REFCLK_SHUTDOWN_CONTROL)**

KPNP_PMA_REFCLK_SHUTDOWN_CONTROL
_ccd0_blkPHY0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A04C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A0CC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A14C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A1CC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHYBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001AFCC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkPHY0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A04C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A0CC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A14C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A1CC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHYBROADCAST_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001AFCC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd2_blkPHY0_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A04C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY1_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A0CC; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY2_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A14C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY3_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A1CC; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHYBROADCAST_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001AFCC; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd3_blkPHY0_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A04C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY1_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A0CC; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY2_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A14C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY3_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A1CC; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHYBROADCAST_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001AFCC; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd4_blkPHY0_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A04C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY1_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A0CC; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY2_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A14C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY3_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A1CC; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHYBROADCAST_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001AFCC; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd5_blkPHY0_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A04C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY1_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A0CC; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY2_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A14C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY3_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A1CC; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHYBROADCAST_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001AFCC; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd6_blkPHY0_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A04C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY1_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A0CC; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h

_ccd6_blkPHY2_inst[CCD06GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A14C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY3_inst[CCD06GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A1CC; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHYBROADCAST_inst[CCD06GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001AFCC; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd7_blkPHY0_inst[CCD07GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A04C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY1_inst[CCD07GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A0CC; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY2_inst[CCD07GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A14C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY3_inst[CCD07GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A1CC; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHYBROADCAST_inst[CCD07GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001AFCC; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd8_blkPHY0_inst[CCD08GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A04C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY1_inst[CCD08GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A0CC; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY2_inst[CCD08GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A14C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY3_inst[CCD08GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A1CC; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHYBROADCAST_inst[CCD08GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001AFCC; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd9_blkPHY0_inst[CCD09GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A04C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY1_inst[CCD09GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A0CC; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY2_inst[CCD09GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A14C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY3_inst[CCD09GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A1CC; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHYBROADCAST_inst[CCD09GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001AFCC; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd10_blkPHY0_inst[CCD10GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A04C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY1_inst[CCD10GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A0CC; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY2_inst[CCD10GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A14C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY3_inst[CCD10GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A1CC; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHYBROADCAST_inst[CCD10GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001AFCC; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkPHY0_inst[CCD11GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A04C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY1_inst[CCD11GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A0CC; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY2_inst[CCD11GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A14C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY3_inst[CCD11GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A1CC; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHYBROADCAST_inst[CCD11GMICONTAINER[13:12]KPXKNPBGIMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001AFCC; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_blkPHY0_inst[IODGMICONTAINER[11:0]KPXKNPBGIMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAF,IODWAFLCONTAINERP4KPX8KPNPWAF,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A04C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_blkPHY1_inst[IODGMICONTAINER[11:0]KPXKNPBGIMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAF,IODWAFLCONTAINERP4KPX8KPNPWAF,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A0CC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

_blkPHY2_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A14C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkPHY3_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A1CC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkPHYBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001AFCC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:29	Reserved.
28	Handshaking_Mode. Read-write. Reset: 0. Handshaking_Mode
27:25	Reserved.
24	Clock_Gating_Enable. Read-write. Reset: 0. Clock_Gating_Enable
23	Reserved.
22:20	Operation_Mode. Read-write. Reset: 0h. Operation_Mode
19	Power_Gating_Enable. AccessType: _aliasSMN: Reserved AccessType: _blkPHY0_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNGMIMASTER]_aliasSMN: Read-write AccessType: _blkPHY0_inst[IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES,IODSERDESAG3KPX7KPNPSERDES]_aliasSMN: Reserved AccessType: _blk[PHYBROADCAST,PHY[3:0]]_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNGMIMASTER]_aliasSMN _ccd0_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd1_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd2_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD02GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd3_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD03GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd4_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD04GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd5_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD05GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd6_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD06GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd7_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD07GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd8_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD08GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd9_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD09GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd10_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD10GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd11_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD11GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN Read-write AccessType: _inst[SERDESBP[3:1],SERDESBG[2:0],SERDESAP0,SERDESAG3]_aliasSMN: Reserved Reset: _blk[PHYBROADCAST,PHY[3:0]]_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNGMIMASTER]_aliasSMN _ccd0_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD00GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd1_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD01GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd2_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD02GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd3_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD03GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd4_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD04GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd5_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD05GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd6_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD06GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd7_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD07GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd8_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD08GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd9_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD09GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd10_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD10GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN _ccd11_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD11GMICONTAINER[13:12]KPXKPNGMISLAVE]_aliasSMN 0
18	Allow_Power_Gating_L1_2_Only. Read-write. Reset: 1. Allow_Power_Gating_L1_2_Only
17	Disable_Refclk. Read-write. Reset: 0. Disable_Refclk
16	Force_Refclk. Read-write. Reset: 1. Force_Refclk

15:8	Wake_Up_Latency_Timer_Setting. Read-write. Reset: 80h. Wake_Up_Latency_Timer_Setting
7:0	Hysteresis_Timer_Setting. Read-write. Reset: 80h. Hysteresis_Timer_Setting

**CCD00KPX0CCDPCSCFGx0001A050...WAFLCNTRP5KPXx0001AFD4
(PCS::DXIO::KPNP_PMA_REFCLK_SHUTDOWN_CONTROL2)**

Read-write. Reset: 0001_8080h.

KPNP_PMA_REFCLK_SHUTDOWN_CONTROL2

_ccd0_blkPHY0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A050; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A0D0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A150; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A1D0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHYBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001AFD0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkPHY0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A050; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A0D0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A150; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A1D0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHYBROADCAST_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001AFD0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd2_blkPHY0_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A050; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY1_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A0D0; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY2_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A150; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY3_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A1D0; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHYBROADCAST_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001AFD0; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd3_blkPHY0_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A050; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY1_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A0D0; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY2_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A150; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY3_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A1D0; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHYBROADCAST_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001AFD0; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd4_blkPHY0_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A050; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY1_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A0D0; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY2_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A150; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY3_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A1D0; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHYBROADCAST_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001AFD0; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd5_blkPHY0_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A050; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY1_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A0D0; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY2_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A150; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY3_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A1D0; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHYBROADCAST_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001AFD0; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd6_blkPHY0_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A050; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h

_ccd6_blkPHY1_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A0D0; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY2_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A150; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY3_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A1D0; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHYBROADCAST_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001AFD0; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd7_blkPHY0_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A050; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY1_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A0D0; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY2_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A150; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY3_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A1D0; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHYBROADCAST_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001AFD0; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd8_blkPHY0_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A050; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY1_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A0D0; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY2_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A150; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY3_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A1D0; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHYBROADCAST_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001AFD0; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd9_blkPHY0_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A050; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY1_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A0D0; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY2_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A150; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY3_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A1D0; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHYBROADCAST_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001AFD0; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd10_blkPHY0_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A050; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY1_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A0D0; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY2_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A150; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY3_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A1D0; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHYBROADCAST_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001AFD0; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkPHY0_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A050; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY1_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A0D0; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY2_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A150; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY3_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A1D0; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHYBROADCAST_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001AFD0; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_blkPHY0_inst[IODGMICONTAINER[11:0]KPXKNPBGMMIMASTER]_aliasSMN; GMICNTR[11:0]KPXx0001A050; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h
_blkPHY1_inst[IODGMICONTAINER[11:0]KPXKNPBGMMIMASTER]_aliasSMN; GMICNTR[11:0]KPXx0001A0D0; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h
_blkPHY2_inst[IODGMICONTAINER[11:0]KPXKNPBGMMIMASTER]_aliasSMN; GMICNTR[11:0]KPXx0001A150; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h
_blkPHY3_inst[IODGMICONTAINER[11:0]KPXKNPBGMMIMASTER]_aliasSMN; GMICNTR[11:0]KPXx0001A1D0; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h
_blkPHYBROADCAST_inst[IODGMICONTAINER[11:0]KPXKNPBGMMIMASTER]_aliasSMN; GMICNTR[11:0]KPXx0001AFD0; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blkPHY0_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI, IODWAFLCONTAINERP4KPX8KPNPWAFI, IODSERDESAG3KPX7KPNPSERDES, IODSERDESAG3KPX4KPNPSERDES, IODSERDESBP[3:1]KPX4KPNPSERDES, IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001A054; WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h	
_blkPHY1_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI, IODWAFLCONTAINERP4KPX8KPNPWAFI, IODSERDESAG3KPX7KPNPSERDES, IODSERDESAG3KPX4KPNPSERDES, IODSERDESBP[3:1]KPX4KPNPSERDES, IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001A0D4; WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h	
_blkPHY2_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI, IODWAFLCONTAINERP4KPX8KPNPWAFI, IODSERDESAG3KPX7KPNPSERDES, IODSERDESAG3KPX4KPNPSERDES, IODSERDESBP[3:1]KPX4KPNPSERDES, IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001A154; WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h	
_blkPHY3_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI, IODWAFLCONTAINERP4KPX8KPNPWAFI, IODSERDESAG3KPX7KPNPSERDES, IODSERDESAG3KPX4KPNPSERDES, IODSERDESBP[3:1]KPX4KPNPSERDES, IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001A1D4; WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h	
_blkPHYBROADCAST_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI, IODWAFLCONTAINERP4KPX8KPNPWAFI, IODSERDESAG3KPX7KPNPSERDES, IODSERDESAG3KPX4KPNPSERDES, IODSERDESBP[3:1]KPX4KPNPSERDES, IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001AFD4; WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h	
Bits	Description
31:29	Reserved.
28	Handshaking_Mode . Read-write. Reset: 0. Handshaking_Mode
27:25	Reserved.
24	Clock_Gating_Enable . Read-write. Reset: 0. Clock_Gating_Enable
23:18	Reserved.
17	Disable_Refclk . Read-write. Reset: 0. Disable_Refclk
16	Force_Refclk . Read-write. Reset: 1. Force_Refclk
15:8	Wake_Up_Latency_Timer_Setting . Read-write. Reset: 80h. Wake_Up_Latency_Timer_Setting
7:0	Hysteresis_Timer_Setting . Read-write. Reset: 80h. Hysteresis

CCD00KPX0CCDPCSCFGx0001A060...WAFLCNTRP5KPXx0001AFE0 **(PCS::DXIO::KPNP_PHY_SOFT_RESET)**

Read-write. Reset: 0000_0003h.

KPNP PHY Control Registers

_ccd0_blkPHY0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A060; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A0E0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A160; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A1E0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHYBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001AFE0; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkPHY0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A060; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A0E0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A160; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A1E0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHYBROADCAST_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001AFE0; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd2_blkPHY0_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A060; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY1_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A0E0; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY2_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A160; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY3_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A1E0; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHYBROADCAST_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001AFE0; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd3_blkPHY0_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A060; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY1_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A0E0; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY2_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A160; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY3_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A1E0; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHYBROADCAST_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001AFE0; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd4_blkPHY0_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A060; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY1_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A0E0; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY2_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A160; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY3_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A1E0; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHYBROADCAST_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001AFE0; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd5_blkPHY0_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A060; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY1_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A0E0; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY2_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A160; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY3_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A1E0; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHYBROADCAST_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001AFE0; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd6_blkPHY0_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A060; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h

_ccd6_blkPHY1_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A0E0; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY2_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A160; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY3_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A1E0; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHYBROADCAST_inst[CCD06GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001AFE0; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd7_blkPHY0_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A060; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY1_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A0E0; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY2_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A160; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY3_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A1E0; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHYBROADCAST_inst[CCD07GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001AFE0; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd8_blkPHY0_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A060; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY1_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A0E0; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY2_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A160; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY3_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A1E0; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHYBROADCAST_inst[CCD08GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001AFE0; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd9_blkPHY0_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A060; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY1_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A0E0; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY2_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A160; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY3_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A1E0; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHYBROADCAST_inst[CCD09GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001AFE0; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd10_blkPHY0_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A060; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY1_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A0E0; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY2_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A160; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY3_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A1E0; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHYBROADCAST_inst[CCD10GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001AFE0; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkPHY0_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A060; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY1_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A0E0; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY2_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A160; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY3_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A1E0; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHYBROADCAST_inst[CCD11GMICONTAINER[13:12]KPXKNPBGMSLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001AFE0; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_blkPHY0_inst[IODGMICONTAINER[11:0]KPXKNPBGMMMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFL,IODWAFLCONTAINERP4KPX8KPNPWAFL,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A060; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

_blkPHY1_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KX4KPNPSERDES,IODSERDESBP[3:1]KX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx0001A0E0; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkPHY2_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KX4KPNPSERDES,IODSERDESBP[3:1]KX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx0001A160; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkPHY3_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KX4KPNPSERDES,IODSERDESBP[3:1]KX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx0001A1E0; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
_blkPHYBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KX9KPNPWAFI,IODWAFLCONTAINERP4KX8KPNPWAFI,IODSERDESAG3KX7KPNPSERDES,IODSERDESBG[2:0]KX4KPNPSERDES,IODSERDESBP[3:1]KX4KPNPSERDES,IODSERDESAP0KX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KXx0001AFE0; GMICNTR[11:0]KX,WAFLCNTRP[5:4]KX,SERDESAG3KX,SERDESBG[2:0]KX0,SERDESBP[3:1]KX0,SERDESAP0KX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h	
Bits	Description
31:3	Reserved.
2	RefClk_Select. Read-write. Reset: 0. 0= PCIe refclk. 1=XGMI refclk. Per PHY RefClk Select register that will go to SOC.
1	POWER_OK. Read-write. Reset: 1. PHY POWER OK - Register Control. Default to 1.
0	Phy_Soft_Reset. Read-write. Reset: 1. PHY Soft Reset

CCD00KPX0CCDPCSCFGx0001A06C...WAFLCNTRP5KPXx0001AFEC (PCS::DXIO::KPNP_PHY_SRAM_CONTROL)

PHY external SRAM control register. Used by SMU/[PSP](#) to patch PHY FW

_ccd0_blkPHY0_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A06C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY1_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A0EC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY2_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A16C; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHY3_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001A1EC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd0_blkPHYBROADCAST_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD00KPX[1:0]CCDPCSCFGx0001AFEC; CCD00KPX[1:0]CCDPCSCFG=30[A:9]0_0000h
_ccd1_blkPHY0_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A06C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY1_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A0EC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY2_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A16C; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHY3_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001A1EC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd1_blkPHYBROADCAST_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD01KPX[1:0]CCDPCSCFGx0001AFEC; CCD01KPX[1:0]CCDPCSCFG=32[A:9]0_0000h
_ccd2_blkPHY0_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A06C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY1_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A0EC; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY2_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A16C; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHY3_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001A1EC; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd2_blkPHYBROADCAST_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD02KPX[1:0]CCDPCSCFGx0001AFEC; CCD02KPX[1:0]CCDPCSCFG=34[A:9]0_0000h
_ccd3_blkPHY0_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A06C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY1_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A0EC; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY2_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A16C; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHY3_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001A1EC; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd3_blkPHYBROADCAST_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD03KPX[1:0]CCDPCSCFGx0001AFEC; CCD03KPX[1:0]CCDPCSCFG=36[A:9]0_0000h
_ccd4_blkPHY0_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A06C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY1_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A0EC; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY2_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A16C; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHY3_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001A1EC; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd4_blkPHYBROADCAST_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD04KPX[1:0]CCDPCSCFGx0001AFEC; CCD04KPX[1:0]CCDPCSCFG=38[A:9]0_0000h
_ccd5_blkPHY0_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A06C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY1_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A0EC; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY2_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A16C; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHY3_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001A1EC; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd5_blkPHYBROADCAST_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD05KPX[1:0]CCDPCSCFGx0001AFEC; CCD05KPX[1:0]CCDPCSCFG=3A[A:9]0_0000h
_ccd6_blkPHY0_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A06C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY1_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A0EC; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h

_ccd6_blkPHY2_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A16C; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHY3_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001A1EC; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd6_blkPHYBROADCAST_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD06KPX[1:0]CCDPCSCFGx0001AFEC; CCD06KPX[1:0]CCDPCSCFG=3C[A:9]0_0000h
_ccd7_blkPHY0_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A06C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY1_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A0EC; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY2_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A16C; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHY3_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001A1EC; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd7_blkPHYBROADCAST_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD07KPX[1:0]CCDPCSCFGx0001AFEC; CCD07KPX[1:0]CCDPCSCFG=3E[A:9]0_0000h
_ccd8_blkPHY0_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A06C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY1_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A0EC; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY2_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A16C; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHY3_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001A1EC; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd8_blkPHYBROADCAST_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD08KPX[1:0]CCDPCSCFGx0001AFEC; CCD08KPX[1:0]CCDPCSCFG=4A[A:9]0_0000h
_ccd9_blkPHY0_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A06C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY1_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A0EC; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY2_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A16C; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHY3_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001A1EC; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd9_blkPHYBROADCAST_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD09KPX[1:0]CCDPCSCFGx0001AFEC; CCD09KPX[1:0]CCDPCSCFG=4C[A:9]0_0000h
_ccd10_blkPHY0_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A06C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY1_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A0EC; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY2_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A16C; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHY3_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001A1EC; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd10_blkPHYBROADCAST_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD10KPX[1:0]CCDPCSCFGx0001AFEC; CCD10KPX[1:0]CCDPCSCFG=4E[A:9]0_0000h
_ccd11_blkPHY0_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A06C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY1_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A0EC; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY2_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A16C; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHY3_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001A1EC; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_ccd11_blkPHYBROADCAST_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN; CCD11KPX[1:0]CCDPCSCFGx0001AFEC; CCD11KPX[1:0]CCDPCSCFG=50[A:9]0_0000h
_blkPHY0_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAF,IODWAFLCONTAINERP4KPX8KPNPWAF,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A06C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h
_blkPHY1_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAF,IODWAFLCONTAINERP4KPX8KPNPWAF,IODSERDESAG3KPX7KPNPSERDES,IODSERDESBG[2:0]KPX4KPNPSERDES,IODSERDESBP[3:1]KPX4KPNPSERDES,IODSERDESAP0KPX7KPNPSERDES]_aliasSMN; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A0EC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=[19D00000,19C00000,19[9:5]0_0000,1[8D:7F]0_0000]h

_blkPHY2_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX0,SEDESAP0KPXx0001A16C; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SEDESAG3KPX,SEDESAG[2:0]KPX0,SEDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkPHY3_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX0,SEDESAP0KPXx0001A1EC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SEDESAG3KPX,SEDESAG[2:0]KPX0,SEDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
_blkPHYBROADCAST_inst[IODGMICONTAINER[11:0]KPXKPNPGMIMASTER,IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESAG3KPX7KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESBP[3:1]KPX0,SEDESAP0KPXx0001AFEC; GMICNTR[11:0]KPX,WAFLCNTRP[5:4]KPX,SEDESAG3KPX,SEDESAG[2:0]KPX0,SEDESAP0KPX=[19D00000,19C00000,19[9:5]j0_0000,1[8D:7F]j0_0000]h	
Bits	Description
31:16	rombist_misr_out. ROMBIST signature
	AccessType: _blkPHY0_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHY0_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHY1_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHY1_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHY2_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHY2_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHY3_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHY3_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHYBROADCAST_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHYBROADCAST_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _ccd0_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd1_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd2_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd3_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd4_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd5_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd6_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd7_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd8_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd9_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd10_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd11_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	Reserved
	Reset: _blk[PHYBROADCAST,PHY[3:0]]_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: 0000h
15	rombist_error. 0: ROMBIST passed with no errors; 1: ROMBIST failed - errors detected
	AccessType: _blkPHY0_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHY0_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHY1_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHY1_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHY2_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved

	AccessType: _blkPHY2_inst[IODWAFLCONTAINERP5KPX9KPNPWAF, IODWAFLCONTAINERP4KPX8KPNPWAF, IODSERDESBP[3:1]KPX4KPNPSEDES, IODSERDESBG[2:0]KPX4KPNPSEDES, IODSERDESAP0KPX7KPNPSEDES, IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHY3_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHY3_inst[IODWAFLCONTAINERP5KPX9KPNPWAF, IODWAFLCONTAINERP4KPX8KPNPWAF, IODSERDESBP[3:1]KPX4KPNPSEDES, IODSERDESBG[2:0]KPX4KPNPSEDES, IODSERDESAP0KPX7KPNPSEDES, IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHYBROADCAST_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHYBROADCAST_inst[IODWAFLCONTAINERP5KPX9KPNPWAF, IODWAFLCONTAINERP4KPX8KPNPWAF, IODSERDESBP[3:1]KPX4KPNPSEDES, IODSERDESBG[2:0]KPX4KPNPSEDES, IODSERDESAP0KPX7KPNPSEDES, IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _ccd0_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd1_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd2_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd3_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd4_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd5_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd6_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd7_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd8_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd9_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd10_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd11_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	Reserved
	Reset: _blk[PHYBROADCAST,PHY[3:0]]_inst[IODWAFLCONTAINERP5KPX9KPNPWAF, IODWAFLCONTAINERP4KPX8KPNPWAF, IODSERDESBP[3:1]KPX4KPNPSEDES, IODSERDESBG[2:0]KPX4KPNPSEDES, IODSERDESAP0KPX7KPNPSEDES, IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: 0
14:10	Reserved.
9	SD_EN . 0: PHY SRAM shut down is not enabled (i.e. mission mode); 1: PHY SRAM shut down is enabled
	AccessType: _aliasSMN: Reserved
	AccessType: _blkPHY0_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Read-write
	AccessType: _blkPHY0_inst[IODWAFLCONTAINERP4KPX8KPNPWAF, IODSERDESBP[3:1]KPX4KPNPSEDES, IODSERDESBG[2:0]KPX4KPNPSEDES, IODSERDESAP0KPX7KPNPSEDES, IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Reserved
	AccessType: _blk[PHYBROADCAST,PHY[3:1]]_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN
	_ccd0_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd1_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd2_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd3_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd4_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd5_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd6_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd7_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd8_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd9_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd10_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd11_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	Read-write
	AccessType: _inst[SERDESBP[3:1],SERDESBG[2:0],SERDESAP0,SERDESAG3]_aliasSMN: Reserved
	Reset: _blk[PHYBROADCAST,PHY[3:0]]_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN
	_ccd0_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd1_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd2_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd3_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd4_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd5_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd6_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd7_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd8_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd9_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd10_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd11_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN

8	DS_EN . 0: PHY SRAM deep sleep is disabled; 1: PHY SRAM deep sleep is enabled
	AccessType: _aliasSMN: Reserved
	AccessType: _blkPHY0_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Read-write
	AccessType: _blkPHY0_inst[IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Reserved
	AccessType: _blk[PHYBROADCAST,PHY[3:0]]_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN
	_ccd0_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd1_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd2_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd3_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd4_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd5_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd6_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd7_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd8_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd9_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd10_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd11_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	Read-write
	AccessType: _inst[SERDESBP[3:1],SERDESBG[2:0],SERDESAP0,SERDESAG3]_aliasSMN: Reserved
	Reset: _blk[PHYBROADCAST,PHY[3:0]]_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN
	_ccd0_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd1_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd2_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd3_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd4_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd5_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd6_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd7_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd8_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd9_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd10_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd11_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	0
7:3	Reserved.
2	sram_init_done . 0: PHY SRAM has not been initialize with ROM values; 1: PHY SRAM has been initialize with ROM values
	AccessType: _blkPHY0_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHY0_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHY1_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHY1_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHY2_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHY2_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHY3_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHY3_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHYBROADCAST_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHYBROADCAST_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHY3_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHY3_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _blkPHYBROADCAST_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
	AccessType: _blkPHYBROADCAST_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-only
	AccessType: _ccd0_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd1_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd2_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd3_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd4_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd5_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN

	<u>_ccd6_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd7_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd8_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd9_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd10_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd11_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	Reserved
	Reset: <u>_blk[PHYBROADCAST,PHY[3:0]]_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: 0</u>
	1 sram_ext_ld_done. 0: PHY SRAM has not been loaded by external agent; 1: PHY SRAM has been loaded by external agent
	AccessType: <u>_blkPHY0_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved</u>
	AccessType: <u>_blkPHY0_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-write</u>
	AccessType: <u>_blkPHY1_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved</u>
	AccessType: <u>_blkPHY1_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-write</u>
	AccessType: <u>_blkPHY2_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved</u>
	AccessType: <u>_blkPHY2_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-write</u>
	AccessType: <u>_blkPHY3_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved</u>
	AccessType: <u>_blkPHY3_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-write</u>
	AccessType: <u>_blkPHYBROADCAST_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved</u>
	AccessType: <u>_blkPHYBROADCAST_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-write</u>
	Reset: <u>_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd1_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd2_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd3_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd4_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd5_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd6_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd7_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd8_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd9_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd10_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	<u>_ccd11_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN</u>
	Reserved
	Reset: <u>_blk[PHYBROADCAST,PHY[3:0]]_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: 0</u>
0	sram_bypass. 0: PHY lane FSM execute FW from SRAM; 1: PHY lane FSM execute FW from ROM
	AccessType: <u>_blkPHY0_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved</u>
	AccessType: <u>_blkPHY0_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-write</u>
	AccessType: <u>_blkPHY1_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved</u>
	AccessType: <u>_blkPHY1_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-write</u>
	AccessType: <u>_blkPHY2_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved</u>
	AccessType: <u>_blkPHY2_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-write</u>
	AccessType: <u>_blkPHY3_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved</u>

AccessType:	_blkPHY3_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-write
AccessType:	_blkPHYBROADCAST_inst[IODGMICONTAINER[9:1,11,10:10,0]KPXKPNPGMIMASTER]_aliasSMN: Reserved
AccessType:	_blkPHYBROADCAST_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: Read-write
AccessType:	_ccd0_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD00GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd1_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD01GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd2_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD02GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd3_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD03GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd4_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD04GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd5_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD05GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd6_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD06GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd7_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD07GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd8_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD08GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd9_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD09GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd10_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD10GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	_ccd11_blk[PHYBROADCAST,PHY[3:0]]_inst[CCD11GMICONTAINER[13:12]KPXKPNPGMISLAVE]_aliasSMN
	Reserved
Reset:	_blk[PHYBROADCAST,PHY[3:0]]_inst[IODWAFLCONTAINERP5KPX9KPNPWAFI,IODWAFLCONTAINERP4KPX8KPNPWAFI,IODSERDESBP[3:1]KPX4KPNPSEDES,IODSERDESBG[2:0]KPX4KPNPSEDES,IODSERDESAP0KPX7KPNPSEDES,IODSERDESAG3KPX7KPNPSEDES]_aliasSMN: 0

CCD00PCS0CCDPCSCFGx00008000...CCD11PCS1CCDPCSCFGx00008000 (PCS::DXIO::DXIO_HWID)

Read-only. Reset: 0620_A000h.

The DXIO Hardware Discovery ID Register (DXIO_HWID) register may be interrogated by system software in order to determine the presence, type, and source of a protocol [PCS](#), and the associated DXIO discovery data-structures. Where the presence of a PCS component is determined, this register contains information that informs software of the specific version and revision of the component, nominally expressed as: HwMajVer.HwMinVer.HwRev

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx00008000;

CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx00008000;

CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

Bits	Description
31:26	PCS_Vendor_ID. Read-only. Reset: 01h. Description: identifies the vendor of the PCS solution. Currently, the following PCS vendor values are defined: 01h : Advanced Micro Devices (AMD) 10h : Vendor1 all other values are reserved.
25:20	Protocol_PCS. Read-only. Reset: 22h. Description: identifies the SERDES protocol of the PCS instance associated with this register. Currently, the following PCS protocol values are defined: 01h : PCI Express® 02h : USB 03h : SATA 08h : Digital Display 10h : Ethernet 20h : GOP 22h : GMI all other values are reserved.
19:13	Hardware_Major_Version_Number. Read-only. Reset: 05h. identifies the major IP version of the hardware component to software. This value should remain stable across all silicon revisions of the product on which this IP is deployed
12:6	Hardware_Minor_Version_Number. Read-only. Reset: 00h. identifies the minor IP version of the hardware component to software. This value should remain stable across all silicon revisions of the product on which this IP is deployed
5:0	Hardware_Revision. Read-only. Reset: 00h. identifies the hardware revision of the hardware component to software. This value must be 00h on the initial silicon revision and should be incremented, as required, on subsequent silicon revisions

CCD00PCS0CCDPCSCFGx00008004...GMICNTR9PCSx00008004 (PCS::DXIO::PCS_UPDATE_SETTINGS)

Read-write.

[PCS](#) register to update CDC cross-over

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx00008004;

CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx00008004;

CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_inst[GMICONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]PCSx00008004; GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h

Bits	Description
31:1	Reserved.
0	PCS_Update_Settings. Read-write.

CCD00PCS0CCDPCSCFGx00008008...WAFLCNTRP5WAFL1x00008008 **(PCS::DXIO::DXIO_LINKAGE_LANEGRP)**

Read-only.

identifies the number of lane-groups that are associated with the discovered protocol [PCS](#), and where the associated mapping capabilities registers are located.

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx00008008;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx00008008;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008008;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:28	Reserved.
27:20	Presence. Read-only. implemented as a bit-vector, this field identifies how many lane-groups (from 1 to 8) are associated with the discovered PCS. For each lane-group supported, the corresponding bit shall be set to 1b, indicating which sub-apertures have further DXIO components mapped underneath them. Gathering information on the lane-groups is necessary in order to correctly identify the addressing that is required to program lower-layer components on behalf of each lane. Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN _inst[GMICONTAINER[11:00]]_aliasSMN 03h Reset: _instSERDESAG3PCS21PCIEPCIE_aliasSMN: 1Fh Reset: _inst[SERDESAG3PCS[37,24]SATASATA]_aliasSMN: 01h Reset: _inst[SERDESAP0PCS21PCIEPCIE,SERDESAG3PCS7XGMIGOP]_aliasSMN: 1Fh Reset: _inst[SERDESAP0PCS[37,24]SATASATA]_aliasSMN: 01h Reset: _inst[SERDESBP3PCS4XGMIGOP,SERDESBP3PCS18PCIEPCIE,SERDESBP2PCS4XGMIGOP,SERDESBP2PCS18PCIEPCIE,SERDESBP1PCS4XGMIGOP,SERDESBP1PCS18PCIEPCIE,SERDESBG2PCS4XGMIGOP,SERDESBG2PCS18PCIEPCIE,SERDESBG1PCS4XGMIGOP,SERDESBG1PCS18PCIEPCIE,SERDESBG0PCS4XGMIGOP,SERDESBG0PCS18PCIEPCIE,SERDESAP0PCS7XGMIGOP]_aliasSMN: 1Fh Reset: _inst[WAFL[1:0]]_aliasSMN: 01h Reset: _inst[WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE]_aliasSMN: 1Fh
19:6	Index_Offset. Read-only. Reset: 0000h. in the event that each PHY register space must be accessed through a register-indirect mechanism (refer to the description of the PhyIndirect field in this register), this field identifies the address offset within the overall 1MB aperture, at which the index register can be located. When the PHY register space is direct-mapped into the allocated region, this field shall return 0000h
5:2	Lane_Group_Aperture_Size. Read-only. Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN _inst[GMICONTAINER[11:00]]_aliasSMN Ch Reset: _inst[WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,WAFL[1:0],SERDESBP3PCS4XGMIGOP,SERDESBP3PCS18PCIEPCIE,SERDESBP2PCS4XGMIGOP,SERDESBP2PCS18PCIEPCIE,SERDESBP1PCS4XGMIGOP,SERDESBP1PCS18PCIEPCIE,SERDESBG2PCS4XGMIGOP,SERDESBG2PCS18PCIEPCIE,SERDESBG1PCS4XGMIGOP,SERDESBG1PCS18PCIEPCIE,SERDESBG0PCS4XGMIGOP,SERDESBG0PCS18PCIEPCIE,SERDESAP0PCS7XGMIGOP,SERDESAP0PCS[37,24]SATASATA,SERDESAP0PCS21PCIEPCIE,SERDESAG3PCS7XGMIGOP,SERDESAG3PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE]_aliasSMN: Ah Description: indicates the size of the aperture allocated to each lane-group instance. The size of the aperture, in bytes, can be determined according to the following equation: $\text{apertureSize} = 2^{(\text{LaneGrpApertureSize}+7)}$ The aperture size determined through this field establishes the address granularity with which the lane-group apertures are allocated, consecutively, within the overall 1MB aperture, starting at 00000h. As a formula, the start of each of the lane-group apertures is given by the following equation: $\text{LaneGroupOffsetN} = N * (2^{(\text{LaneGrpApertureSize}+7)})$
1	Reserved.

0	Lane_Group_Indirect_Accesses. Read-only. Reset: 0. when set to 1b, indicates that the PHYs must be accessed through a register-indirect mechanism. The IndexOffset field in this register serves as a pointer to the collection of index registers (one per present lane-group) that identify the paging used when a transaction is directed to the corresponding per-lane-group aperture.
---	---

CCD00PCS0CCDPSCCFGx0000800C...WAFLCNTRP5WAFL1x0000800C (PCS::DXIO::DXIO_LINKAGE_KPDMX)

Read-only. Reset: 0000_0000h.

identifies both the maximum degree of per-lane demuxing that is supported as well as the offset at which the KPDMX functional registers can be located (if implemented).

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]PCS0CCDPSCCFGx0000800C;
CCD[11:00]PCS0CCDPSCCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]PCS1CCDPSCCFGx0000800C;
CCD[11:00]PCS1CCDPSCCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_inst[SERDESAG3PCS37SATA_SATA,GMICONTAINER[11:0],SERDESAG3PCS24SATA_SATA,SERDESAP0PCS[37,24]SATA_SATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000800C;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:28	Reserved.
27:20	Presence. Read-only. Reset: 00h. implemented as a bit-vector, this field identifies how many ways the lanes can be demuxed (also used to infer the collection of aperture IDs associated with this PCS). For each demux-way supported, the corresponding bit shall be set to 1b. Gathering information on the degree of demuxing is necessary in order to correctly identify the addressing that is required to program lower-layer components on behalf of each lane.
19:6	Base_Offset. Read-only. Reset: 0000h.
5:2	Reserved.
1	Overlay. Read-only. Reset: 0. when set to 1b, indicates that the KPDMX registers are located (aliased) within each lane-group aperture (i.e. at the byte address LaneGroupOffsetN + (64*BaseOffset) relative to the overall 1MB PCS aperture). When set to 0b, indicates that the KPDMX registers are only located at the byte address (64*BaseOffset) relative to the overall 1MB PCS aperture.
0	Reserved.

CCD00PCS0CCDPSCCFGx00008010...WAFLCNTRP5WAFL1x00008010 **(PCS::DXIO::DXIO_LINKAGE_KPMX)**

Read-only.

identifies the offset at which the KPMX functional registers can be located (if implemented).

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]PCS0CCDPSCCFGx00008010;
 CCD[11:00]PCS0CCDPSCCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]PCS1CCDPSCCFGx00008010;
 CCD[11:00]PCS1CCDPSCCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_inst[SERDESAG3PCS37SATA0,GMICONTAINER[11:0],SERDESAG3PCS24SATA0,SERDESAP0PCS[37,24]SATA0,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_aliasSMN;

SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008010;

SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
------	-------------

31:20	Reserved.
-------	-----------

19:6	Base_Offset. Read-only. specifies the offset at which the KPMX functional registers are located, if implemented. Depending on the value of the Overlay field in this register, the offset may be relative to either the overall 1MB aperture, or to the start of each individual lane-group aperture.
------	--

Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN

_inst[GMICONTAINER[11:00]]_aliasSMN

0000h

Reset:

_inst[WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,WAFL[1:0],SERDESBP3PCS4XGMIGOP,SERDESBP3PCS18PCIEPCIE,SERDESBP2PCS4XGMIGOP,SERDESBP2PCS18PCIEPCIE,SERDESBP1PCS4XGMIGOP,SERDESBP1PCS18PCIEPCIE,SERDESBG2PCS4XGMIGOP,SERDESBG2PCS18PCIEPCIE,SERDESBG1PCS4XGMIGOP,SERDESBG1PCS18PCIEPCIE,SERDESBG0PCS4XGMIGOP,SERDESBG0PCS18PCIEPCIE,SERDESAP0PCS7XGMIGOP,SERDESAP0PCS[37,24]SATA0,SERDESAP0PCS21PCIEPCIE,SERDESAG3PCS7XGMIGOP,SERDESAG3PCS[37,24]SATA0,SERDESAG3PCS21PCIEPCIE]_aliasSMN: 0050h

5:2	Frame_Size. Read-only. specifies the size of the register frame / footprint of each KPMX register set. As an equation, the frame size can be expressed, in bytes, as: $KPMXframeSize = 2^{(FrameSize+7)}$
-----	--

Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN

_inst[GMICONTAINER[11:00]]_aliasSMN

0h

Reset:

_inst[WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,WAFL[1:0],SERDESBP3PCS4XGMIGOP,SERDESBP3PCS18PCIEPCIE,SERDESBP2PCS4XGMIGOP,SERDESBP2PCS18PCIEPCIE,SERDESBP1PCS4XGMIGOP,SERDESBP1PCS18PCIEPCIE,SERDESBG2PCS4XGMIGOP,SERDESBG2PCS18PCIEPCIE,SERDESBG1PCS4XGMIGOP,SERDESBG1PCS18PCIEPCIE,SERDESBG0PCS4XGMIGOP,SERDESBG0PCS18PCIEPCIE,SERDESAP0PCS7XGMIGOP,SERDESAP0PCS[37,24]SATA0,SERDESAP0PCS21PCIEPCIE,SERDESAG3PCS7XGMIGOP,SERDESAG3PCS[37,24]SATA0,SERDESAG3PCS21PCIEPCIE]_aliasSMN: 2h

1	Overlay. Read-only. when set to 1b, indicates that the KPMX registers are located (aliased) within each lane-group aperture (i.e. at the byte address LaneGroupOffsetN + (64*BaseOffset) relative to the overall 1MB PCS aperture). When set to 0b, indicates that all lane-group KPMX registers are consolidated in one location within the overall 1MB PCS aperture such that each of the lane-group KPMX register sets is located at the following byte address:(64*BaseOffset) + (N*KPMXframeSize)
---	---

Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN

_inst[GMICONTAINER[11:00]]_aliasSMN

0

Reset:

_inst[WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,WAFL[1:0],SERDESBP3PCS4XGMIGOP,SERDESBP3PCS18PCIEPCIE,SERDESBP2PCS4XGMIGOP,SERDESBP2PCS18PCIEPCIE,SERDESBP1PCS4XGMIGOP,SERDESBP1PCS18PCIEPCIE,SERDESBG2PCS4XGMIGOP,SERDESBG2PCS18PCIEPCIE,SERDESBG1PCS4XGMIGOP,SERDESBG1PCS18PCIEPCIE,SERDESBG0PCS4XGMIGOP,SERDESBG0PCS18PCIEPCIE,SERDESAP0PCS7XGMIGOP,SERDESAP0PCS[37,24]SATA0,SERDESAP0PCS21PCIEPCIE,SERDESAG3PCS7XGMIGOP,SERDESAG3PCS[37,24]SATA0,SERDESAG3PCS21PCIEPCIE]_aliasSMN: 1

0	Reserved.
---	-----------

CCD00PCS0CCDPSCCFGx00008014...WAFLCNTRP5WAFL1x00008014 **(PCS::DXIO::DXIO_LINKAGE_KPFIFO)**

Read-only.

identifies the offset at which the KPFIFO functional registers can be located (if implemented).

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]PCS0CCDPSCCFGx00008014;
 CCD[11:00]PCS0CCDPSCCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]PCS1CCDPSCCFGx00008014;
 CCD[11:00]PCS1CCDPSCCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_inst[SERDESAG3PCS37SATA0,GMICONTAINER[11:0],SERDESAG3PCS24SATA0,SERDESAP0PCS[37,24]SATA0,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_aliasSMN;

SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008014;

SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B0000,19A0000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
------	-------------

31:20	Reserved.
-------	-----------

19:6	Base_Offset. Read-only. specifies the offset at which the KPFIFO functional registers are located, if implemented. Depending on the value of the Overlay field in this register, the offset may be relative to either the overall 1MB aperture, or to the start of each individual lane-group aperture.
------	--

Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN

_inst[GMICONTAINER[11:00]]_aliasSMN

0000h

Reset:

_inst[WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,WAFL[1:0],SERDESBP3PCS4XGMIGOP,SERDESBP3PCS18PCIEPCIE,SERDESBP2PCS4XGMIGOP,SERDESBP2PCS18PCIEPCIE,SERDESBP1PCS4XGMIGOP,SERDESBP1PCS18PCIEPCIE,SERDESBG2PCS4XGMIGOP,SERDESBG2PCS18PCIEPCIE,SERDESBG1PCS4XGMIGOP,SERDESBG1PCS18PCIEPCIE,SERDESBG0PCS4XGMIGOP,SERDESBG0PCS18PCIEPCIE,SERDESAP0PCS7XGMIGOP,SERDESAP0PCS[37,24]SATA0,SERDESAP0PCS21PCIEPCIE,SERDESAG3PCS7XGMIGOP,SERDESAG3PCS[37,24]SATA0,SERDESAG3PCS21PCIEPCIE]_aliasSMN: 0058h

5:2	Frame_Size. Read-only. specifies the size of the register frame / footprint of each KPFIFO register set. As an equation, the frame size can be expressed, in bytes, as: $KPFIFOframeSize = 2^{(FrameSize+7)}$
-----	--

Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN

_inst[GMICONTAINER[11:00]]_aliasSMN

0h

Reset:

_inst[WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,WAFL[1:0],SERDESBP3PCS4XGMIGOP,SERDESBP3PCS18PCIEPCIE,SERDESBP2PCS4XGMIGOP,SERDESBP2PCS18PCIEPCIE,SERDESBP1PCS4XGMIGOP,SERDESBP1PCS18PCIEPCIE,SERDESBG2PCS4XGMIGOP,SERDESBG2PCS18PCIEPCIE,SERDESBG1PCS4XGMIGOP,SERDESBG1PCS18PCIEPCIE,SERDESBG0PCS4XGMIGOP,SERDESBG0PCS18PCIEPCIE,SERDESAP0PCS7XGMIGOP,SERDESAP0PCS[37,24]SATA0,SERDESAP0PCS21PCIEPCIE,SERDESAG3PCS7XGMIGOP,SERDESAG3PCS[37,24]SATA0,SERDESAG3PCS21PCIEPCIE]_aliasSMN: 1h

1	Overlay. Read-only. when set to 1b, indicates that the KPFIFO registers are located (aliased) within each lane-group aperture (i.e. at the byte address LaneGroupOffsetN + (64*BaseOffset) relative to the overall 1MB PCS aperture). When set to 0b, indicates that all lane-group KPFIFO registers are consolidated in one location within the overall 1MB PCS aperture such that each of the N lane-group KPFIFO register sets is located at the following byte address: (64*BaseOffset) + (N*KPFIFOframeSize)
---	--

Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN

_inst[GMICONTAINER[11:00]]_aliasSMN

0

Reset:

_inst[WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,WAFL[1:0],SERDESBP3PCS4XGMIGOP,SERDESBP3PCS18PCIEPCIE,SERDESBP2PCS4XGMIGOP,SERDESBP2PCS18PCIEPCIE,SERDESBP1PCS4XGMIGOP,SERDESBP1PCS18PCIEPCIE,SERDESBG2PCS4XGMIGOP,SERDESBG2PCS18PCIEPCIE,SERDESBG1PCS4XGMIGOP,SERDESBG1PCS18PCIEPCIE,SERDESBG0PCS4XGMIGOP,SERDESBG0PCS18PCIEPCIE,SERDESAP0PCS7XGMIGOP,SERDESAP0PCS[37,24]SATA0,SERDESAP0PCS21PCIEPCIE,SERDESAG3PCS7XGMIGOP,SERDESAG3PCS[37,24]SATA0,SERDESAG3PCS21PCIEPCIE]_aliasSMN: 1

0	Reserved.
---	-----------

CCD00PCS0CCDPSCCFGx00008018...WAFLCNTRP5WAFL1x00008018
(PCS::DXIO::DXIO_LINKAGE_KPNP)

Read-only.	
identifies the offset at which the KPNP (near-pad logic) functional registers can be located (if implemented).	
_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]PCS0CCDPSCCFGx00008018; CCD[11:00]PCS0CCDPSCCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h	
_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]PCS1CCDPSCCFGx00008018; CCD[11:00]PCS1CCDPSCCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h	
_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008018; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:20	Reserved.
19:6	Base_Offset. Read-only. specifies the offset at which the KPNP functional registers are located, if implemented. Depending on the value of the Overlay field in this register, the offset may be relative to either the overall 1MB aperture, or to the start of each individual lane-group aperture. Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN _inst[GMICONTAINER[11:00]]_aliasSMN 1420h Reset: _inst[WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,WAFL[1:0],SERDESBP3PCS4XGMIGOP,SERDESBP3PCS18PCIEPCIE,SERDESBP2PCS4XGMIGOP,SERDESBP2PCS18PCIEPCIE,SERDESBP1PCS4XGMIGOP,SERDESBP1PCS18PCIEPCIE,SERDESBG2PCS4XGMIGOP,SERDESBG2PCS18PCIEPCIE,SERDESBG1PCS4XGMIGOP,SERDESBG1PCS18PCIEPCIE,SERDESBG0PCS4XGMIGOP,SERDESBG0PCS18PCIEPCIE,SERDESAP0PCS7XGMIGOP,SERDESAP0PCS[37,24]SATASATA,SERDESAP0PCS21PCIEPCIE,SERDESAG3PCS7XGMIGOP,SERDESAG3PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE]_aliasSMN: 0060h
5:2	Frame_Size. Read-only. Reset: 0h. specifies the size of the register frame / footprint of each KPNP register set. As an equation, the frame size can be expressed, in bytes, as: $KPNPframeSize = 2^{(FrameSize+7)}$
1	Overlay. Read-only. Reset: 1. when set to 1b, indicates that the KPNP registers are located (aliased) within each lane-group aperture (i.e. at the byte address LaneGroupOffsetN + (64*BaseOffset) relative to the overall 1MB PCS aperture). When set to 0b, indicates that all lane-group KPNP registers are consolidated in one location within the overall 1MB PCS aperture such that each of the N lane-group KPNP register sets is located at the following byte address: (64*BaseOffset) + (N*KPNPframeSize)
0	Reserved.

CCD00PCS0CCDPCSCFGx00008020...WAFLCNTRP5WAFL1x0000803C **(PCS::DXIO::PCS_LANEGRP_MAPPING)**

Read-only.

identify how each of the [PCS](#) lane-groups are connected to their immediate downstream component (KPDMX, KPMX, KPFIFO/PHY, as determined through the feature and capability discovery scan). This mapping information includes an indication of the connected subset of lanes within the lane-group, as well as any lateral shift in their connection to the downstream component.

_ccd[11:0]_instGMICONTAINER12_n0_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx00008020; CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd[11:0]_instGMICONTAINER12_n1_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx00008024; CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd[11:0]_instGMICONTAINER12_n2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx00008028; CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd[11:0]_instGMICONTAINER12_n3_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000802C; CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd[11:0]_instGMICONTAINER12_n4_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx00008030; CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd[11:0]_instGMICONTAINER12_n5_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx00008034; CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd[11:0]_instGMICONTAINER12_n6_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx00008038; CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd[11:0]_instGMICONTAINER12_n7_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000803C; CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd[11:0]_instGMICONTAINER13_n0_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx00008020; CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd[11:0]_instGMICONTAINER13_n1_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx00008024; CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd[11:0]_instGMICONTAINER13_n2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx00008028; CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd[11:0]_instGMICONTAINER13_n3_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000802C; CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd[11:0]_instGMICONTAINER13_n4_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx00008030; CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd[11:0]_instGMICONTAINER13_n5_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx00008034; CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd[11:0]_instGMICONTAINER13_n6_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx00008038; CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd[11:0]_instGMICONTAINER13_n7_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000803C; CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_n0_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008020; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h
_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_n1_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008024; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_n2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_n3_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_n4_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_n5_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_n6_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_n7_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:16	Lane_Connections. Read-only. implemented as a bit-vector where each bit represents one lane of the lane-group (with the LSB representing the lowest logical lane number), this field identifies which lanes of the lane-group are connected to a downstream component. When all M lanes are connected, the M LSB bits of this field shall all be set to 1b, and all other bits set to 0b. When a partial connection is made, a subset of the M LSB bits of this field shall be set to 1b to reflect those logical lanes within the group that are connected. All other bits in this field shall be set to 0b. Reset: _ccd0_instGMICONTAINER12_n[1:0]_aliasSMN: 01FFh Reset: _ccd0_instGMICONTAINER12_n[7:2]_aliasSMN: 0000h

Reset: _ccd0_instGMICONTAINER13_n[1:0]_aliasSMN: 01FFh
Reset: _ccd0_instGMICONTAINER13_n[7:2]_aliasSMN: 0000h
Reset: _ccd1_instGMICONTAINER12_n[1:0]_aliasSMN: 01FFh
Reset: _ccd1_instGMICONTAINER12_n[7:2]_aliasSMN: 0000h
Reset: _ccd1_instGMICONTAINER13_n[1:0]_aliasSMN: 01FFh
Reset: _ccd1_instGMICONTAINER13_n[7:2]_aliasSMN: 0000h
Reset: _ccd2_instGMICONTAINER12_n[1:0]_aliasSMN: 01FFh
Reset: _ccd2_instGMICONTAINER12_n[7:2]_aliasSMN: 0000h
Reset: _ccd2_instGMICONTAINER13_n[1:0]_aliasSMN: 01FFh
Reset: _ccd2_instGMICONTAINER13_n[7:2]_aliasSMN: 0000h
Reset: _ccd3_instGMICONTAINER12_n[1:0]_aliasSMN: 01FFh
Reset: _ccd3_instGMICONTAINER12_n[7:2]_aliasSMN: 0000h
Reset: _ccd3_instGMICONTAINER13_n[1:0]_aliasSMN: 01FFh
Reset: _ccd3_instGMICONTAINER13_n[7:2]_aliasSMN: 0000h
Reset: _ccd4_instGMICONTAINER12_n[1:0]_aliasSMN: 01FFh
Reset: _ccd4_instGMICONTAINER12_n[7:2]_aliasSMN: 0000h
Reset: _ccd4_instGMICONTAINER13_n[1:0]_aliasSMN: 01FFh
Reset: _ccd4_instGMICONTAINER13_n[7:2]_aliasSMN: 0000h
Reset: _ccd5_instGMICONTAINER12_n[1:0]_aliasSMN: 01FFh
Reset: _ccd5_instGMICONTAINER12_n[7:2]_aliasSMN: 0000h
Reset: _ccd5_instGMICONTAINER13_n[1:0]_aliasSMN: 01FFh
Reset: _ccd5_instGMICONTAINER13_n[7:2]_aliasSMN: 0000h
Reset: _ccd6_instGMICONTAINER12_n[1:0]_aliasSMN: 01FFh
Reset: _ccd6_instGMICONTAINER12_n[7:2]_aliasSMN: 0000h
Reset: _ccd6_instGMICONTAINER13_n[1:0]_aliasSMN: 01FFh
Reset: _ccd6_instGMICONTAINER13_n[7:2]_aliasSMN: 0000h
Reset: _ccd7_instGMICONTAINER12_n[1:0]_aliasSMN: 01FFh
Reset: _ccd7_instGMICONTAINER12_n[7:2]_aliasSMN: 0000h
Reset: _ccd7_instGMICONTAINER13_n[1:0]_aliasSMN: 01FFh
Reset: _ccd7_instGMICONTAINER13_n[7:2]_aliasSMN: 0000h
Reset: _ccd8_instGMICONTAINER12_n[1:0]_aliasSMN: 01FFh
Reset: _ccd8_instGMICONTAINER12_n[7:2]_aliasSMN: 0000h
Reset: _ccd8_instGMICONTAINER13_n[1:0]_aliasSMN: 01FFh
Reset: _ccd8_instGMICONTAINER13_n[7:2]_aliasSMN: 0000h
Reset: _ccd9_instGMICONTAINER12_n[1:0]_aliasSMN: 01FFh
Reset: _ccd9_instGMICONTAINER12_n[7:2]_aliasSMN: 0000h
Reset: _ccd9_instGMICONTAINER13_n[1:0]_aliasSMN: 01FFh
Reset: _ccd9_instGMICONTAINER13_n[7:2]_aliasSMN: 0000h
Reset: _ccd10_instGMICONTAINER12_n[1:0]_aliasSMN: 01FFh
Reset: _ccd10_instGMICONTAINER12_n[7:2]_aliasSMN: 0000h
Reset: _ccd10_instGMICONTAINER13_n[1:0]_aliasSMN: 01FFh
Reset: _ccd10_instGMICONTAINER13_n[7:2]_aliasSMN: 0000h
Reset: _ccd11_instGMICONTAINER12_n[1:0]_aliasSMN: 01FFh
Reset: _ccd11_instGMICONTAINER12_n[7:2]_aliasSMN: 0000h
Reset: _ccd11_instGMICONTAINER13_n[1:0]_aliasSMN: 01FFh
Reset: _ccd11_instGMICONTAINER13_n[7:2]_aliasSMN: 0000h
Reset: _instGMICONTAINER0_n[1:0]_aliasSMN: 01FFh
Reset: _instGMICONTAINER0_n[7:2]_aliasSMN: 0000h
Reset: _instGMICONTAINER1_n[1:0]_aliasSMN: 01FFh
Reset: _instGMICONTAINER1_n[7:2]_aliasSMN: 0000h
Reset: _instGMICONTAINER2_n[1:0]_aliasSMN: 01FFh
Reset: _instGMICONTAINER2_n[7:2]_aliasSMN: 0000h
Reset: _instGMICONTAINER3_n[1:0]_aliasSMN: 01FFh
Reset: _instGMICONTAINER3_n[7:2]_aliasSMN: 0000h
Reset: _instGMICONTAINER4_n[1:0]_aliasSMN: 01FFh
Reset: _instGMICONTAINER4_n[7:2]_aliasSMN: 0000h
Reset: _instGMICONTAINER5_n[1:0]_aliasSMN: 01FFh
Reset: _instGMICONTAINER5_n[7:2]_aliasSMN: 0000h
Reset: _instGMICONTAINER6_n[1:0]_aliasSMN: 01FFh
Reset: _instGMICONTAINER6_n[7:2]_aliasSMN: 0000h
Reset: _instGMICONTAINER7_n[1:0]_aliasSMN: 01FFh
Reset: _instGMICONTAINER7_n[7:2]_aliasSMN: 0000h
Reset: _instGMICONTAINER8_n[1:0]_aliasSMN: 01FFh
Reset: _instGMICONTAINER8_n[7:2]_aliasSMN: 0000h
Reset: _instGMICONTAINER9_n[1:0]_aliasSMN: 01FFh

Reset: _instGMICONTAINER9_n[7:2]_aliasSMN: 0000h
Reset: _instGMICONTAINER10_n[1:0]_aliasSMN: 01FFh
Reset: _instGMICONTAINER10_n[7:2]_aliasSMN: 0000h
Reset: _instGMICONTAINER11_n[1:0]_aliasSMN: 01FFh
Reset: _instGMICONTAINER11_n[7:2]_aliasSMN: 0000h
Reset: _instSERDESAG3PCS21PCIEPCIE_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESAG3PCS21PCIEPCIE_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESAG3PCS21PCIEPCIE_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESAG3PCS24SATASATA_n0_aliasSMN: 0003h
Reset: _instSERDESAG3PCS24SATASATA_n[7:1]_aliasSMN: 0000h
Reset: _instSERDESAG3PCS37SATASATA_n0_aliasSMN: 0003h
Reset: _instSERDESAG3PCS37SATASATA_n[7:1]_aliasSMN: 0000h
Reset: _instSERDESAG3PCS7XGMIGOP_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESAG3PCS7XGMIGOP_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESAG3PCS7XGMIGOP_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESAP0PCS21PCIEPCIE_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESAP0PCS21PCIEPCIE_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESAP0PCS21PCIEPCIE_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESAP0PCS24SATASATA_n0_aliasSMN: 0003h
Reset: _instSERDESAP0PCS24SATASATA_n[7:1]_aliasSMN: 0000h
Reset: _instSERDESAP0PCS37SATASATA_n0_aliasSMN: 0003h
Reset: _instSERDESAP0PCS37SATASATA_n[7:1]_aliasSMN: 0000h
Reset: _instSERDESAP0PCS7XGMIGOP_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESAP0PCS7XGMIGOP_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESAP0PCS7XGMIGOP_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESBG0PCS18PCIEPCIE_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESBG0PCS18PCIEPCIE_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESBG0PCS18PCIEPCIE_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESBG0PCS4XGMIGOP_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESBG0PCS4XGMIGOP_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESBG0PCS4XGMIGOP_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESBG1PCS18PCIEPCIE_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESBG1PCS18PCIEPCIE_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESBG1PCS18PCIEPCIE_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESBG1PCS4XGMIGOP_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESBG1PCS4XGMIGOP_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESBG1PCS4XGMIGOP_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESBG2PCS18PCIEPCIE_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESBG2PCS18PCIEPCIE_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESBG2PCS18PCIEPCIE_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESBG2PCS4XGMIGOP_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESBG2PCS4XGMIGOP_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESBG2PCS4XGMIGOP_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESBP1PCS18PCIEPCIE_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESBP1PCS18PCIEPCIE_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESBP1PCS18PCIEPCIE_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESBP1PCS4XGMIGOP_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESBP1PCS4XGMIGOP_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESBP1PCS4XGMIGOP_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESBP2PCS18PCIEPCIE_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESBP2PCS18PCIEPCIE_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESBP2PCS18PCIEPCIE_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESBP2PCS4XGMIGOP_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESBP2PCS4XGMIGOP_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESBP2PCS4XGMIGOP_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESBP3PCS18PCIEPCIE_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESBP3PCS18PCIEPCIE_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESBP3PCS18PCIEPCIE_n[7:5]_aliasSMN: 0000h
Reset: _instSERDESBP3PCS4XGMIGOP_n[1:0]_aliasSMN: 0003h
Reset: _instSERDESBP3PCS4XGMIGOP_n[4:2]_aliasSMN: 000Fh
Reset: _instSERDESBP3PCS4XGMIGOP_n[7:5]_aliasSMN: 0000h
Reset: _instWAFLO_n0_aliasSMN: 0001h
Reset: _instWAFLO_n[7:1]_aliasSMN: 0000h
Reset: _instWAFLO_n0_aliasSMN: 0001h
Reset: _instWAFLO_n[7:1]_aliasSMN: 0000h

	Reset: _instWAFLCONTAINERP4PCS16PCIEPCIE_n[1:0]_aliasSMN: 0003h
	Reset: _instWAFLCONTAINERP4PCS16PCIEPCIE_n[4:2]_aliasSMN: 000Fh
	Reset: _instWAFLCONTAINERP4PCS16PCIEPCIE_n[7:5]_aliasSMN: 0000h
	Reset: _instWAFLCONTAINERP5PCS17PCIEPCIE_n[1:0]_aliasSMN: 0003h
	Reset: _instWAFLCONTAINERP5PCS17PCIEPCIE_n[4:2]_aliasSMN: 000Fh
	Reset: _instWAFLCONTAINERP5PCS17PCIEPCIE_n[7:5]_aliasSMN: 0000h
15:9	Reserved.
8:5	Target_Mux_Position. Read-only. identifies the port number of the mux to which its predecessor is connected. Currently, the following ports are defined: 0h : GOP ; 1h : PCI Express ; 2h : SATA ; 3h : Ethernet; all other values are reserved. Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_n[7:0]_aliasSMN _inst[GMICONTAINER[11:00]]_n[7:0]_aliasSMN 0h Reset: _instSERDESAG3PCS21PCIEPCIE_n[7:0]_aliasSMN: 1h Reset: _inst[SERDESAG3PCS[37,24]SATASATA]_n[7:0]_aliasSMN: 2h Reset: _instSERDESAG3PCS7XGMIGOP_n[7:0]_aliasSMN: 0h Reset: _instSERDESAP0PCS21PCIEPCIE_n[7:0]_aliasSMN: 1h Reset: _inst[SERDESAP0PCS[37,24]SATASATA]_n[7:0]_aliasSMN: 2h Reset: _instSERDESAP0PCS7XGMIGOP_n[7:0]_aliasSMN: 0h Reset: _instSERDESBG0PCS18PCIEPCIE_n[7:0]_aliasSMN: 1h Reset: _instSERDESBG0PCS4XGMIGOP_n[7:0]_aliasSMN: 0h Reset: _instSERDESBG1PCS18PCIEPCIE_n[7:0]_aliasSMN: 1h Reset: _instSERDESBG1PCS4XGMIGOP_n[7:0]_aliasSMN: 0h Reset: _instSERDESBG2PCS18PCIEPCIE_n[7:0]_aliasSMN: 1h Reset: _instSERDESBG2PCS4XGMIGOP_n[7:0]_aliasSMN: 0h Reset: _instSERDESBP1PCS18PCIEPCIE_n[7:0]_aliasSMN: 1h Reset: _instSERDESBP1PCS4XGMIGOP_n[7:0]_aliasSMN: 0h Reset: _instSERDESBP2PCS18PCIEPCIE_n[7:0]_aliasSMN: 1h Reset: _instSERDESBP2PCS4XGMIGOP_n[7:0]_aliasSMN: 0h Reset: _instSERDESBP3PCS18PCIEPCIE_n[7:0]_aliasSMN: 1h Reset: _inst[WAFLE[1:0],SERDESBP3PCS4XGMIGOP]_n[7:0]_aliasSMN: 0h Reset: _inst[WAFLECONTAINERP5PCS17PCIEPCIE,WAFLECONTAINERP4PCS16PCIEPCIE]_n[7:0]_aliasSMN: 1h
4:0	Lane_Shift. Read-only. Reset: 00h. implemented as a signed integer value, this field specifies whether the lanes that are identified as connected (see description for the LaneConnections field of this register) are shifted (and if so, in what direction) in their connection relative to the downstream component. For example, if LaneConnection[1] is set to 1b, and LaneShift is set to 01h, this indicates that lane 1 of the associated PCS lane-group is connected to lane 2 of the lane-group port of the downstream component. Alternately, if LaneShift were set to 1Fh, this would indicate that lane 1 of the associated PCS lane-group is connected to lane 0 of the lane-group port of the downstream component.

CCD00PCS0CCDPSCCFGx00008050...WAFLCNTRP5WAFL1x00008050 **(PCS::DXIO::MAC_CAPABILITIES1)**

Read-only.

provides key, top-level information about the scale and capabilities of the associated protocol MAC.

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]PCS0CCDPSCCFGx00008050;
 CCD[11:00]PCS0CCDPSCCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]PCS1CCDPSCCFGx00008050;
 CCD[11:00]PCS1CCDPSCCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_inst[SERDESAG3PCS37SATA_SATA,GMICONTAINER[11:0],SERDESAG3PCS24SATA_SATA,SERDESAP0PCS[37,24]SATA_SATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_aliasSMN;

SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008050;

SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B0000,19A0000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
------	-------------

31:14	Reserved.
-------	-----------

13:8	Number_of_Engines. Read-only. indicates the number of independent links (link control engines) that are supported by the corresponding MAC
------	---

Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN

_inst[GMICONTAINER[11:00]]_aliasSMN

01h

Reset: _instSERDESAG3PCS21PCIEPCIE_aliasSMN: 08h

Reset: _inst[SERDESAG3PCS[37,24]SATA_SATA]_aliasSMN: 02h

Reset: _instSERDESAG3PCS7XGMIGOP_aliasSMN: 01h

Reset: _instSERDESAP0PCS21PCIEPCIE_aliasSMN: 08h

Reset: _inst[SERDESAP0PCS[37,24]SATA_SATA]_aliasSMN: 02h

Reset: _instSERDESAP0PCS7XGMIGOP_aliasSMN: 01h

Reset: _instSERDESBG0PCS18PCIEPCIE_aliasSMN: 08h

Reset: _instSERDESBG0PCS4XGMIGOP_aliasSMN: 01h

Reset: _instSERDESBG1PCS18PCIEPCIE_aliasSMN: 08h

Reset: _instSERDESBG1PCS4XGMIGOP_aliasSMN: 01h

Reset: _instSERDESBG2PCS18PCIEPCIE_aliasSMN: 08h

Reset: _instSERDESBG2PCS4XGMIGOP_aliasSMN: 01h

Reset: _instSERDESBP1PCS18PCIEPCIE_aliasSMN: 08h

Reset: _instSERDESBP1PCS4XGMIGOP_aliasSMN: 01h

Reset: _instSERDESBP2PCS18PCIEPCIE_aliasSMN: 08h

Reset: _instSERDESBP2PCS4XGMIGOP_aliasSMN: 01h

Reset: _instSERDESBP3PCS18PCIEPCIE_aliasSMN: 08h

Reset: _inst[WAFL[1:0],SERDESBP3PCS4XGMIGOP]_aliasSMN: 01h

Reset: _inst[WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE]_aliasSMN: 08h

7:6	Reserved.
-----	-----------

5:0	Number_of_Lanes. Read-only. indicates the total number of logical lanes that the MAC (and its connectivity to the PCS) can support across all link control engines.
-----	--

Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN

_inst[GMICONTAINER[11:00]]_aliasSMN

28h

Reset: _instSERDESAG3PCS21PCIEPCIE_aliasSMN: 10h

Reset: _inst[SERDESAG3PCS[37,24]SATA_SATA]_aliasSMN: 02h

Reset: _inst[SERDESAP0PCS21PCIEPCIE,SERDESAG3PCS7XGMIGOP]_aliasSMN: 10h

Reset: _inst[SERDESAP0PCS[37,24]SATA_SATA]_aliasSMN: 02h

Reset: _inst[SERDESBP3PCS4XGMIGOP,SERDESBP3PCS18PCIEPCIE,SERDESBP2PCS4XGMIGOP,SERDESBP2PCS18PCIEPCIE,SERDESBP1PCS4XGMIGOP,SERDESBP1PCS18PCIEPCIE,SERDESBG2PCS4XGMIGOP,SERDESBG2PCS18PCIEPCIE,SERDESBG1PCS4XGMIGOP,SERDESBG1PCS18PCIEPCIE,SERDESBG0PCS4XGMIGOP,SERDESBG0PCS18PCIEPCIE,SERDESAP0PCS7XGMIGOP]_aliasSMN: 10h

Reset: _inst[WAFL[1:0]]_aliasSMN: 01h

Reset: _inst[WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE]_aliasSMN: 10h

CCD00PCS0CCDPCSCFGx00008054... WAFLCNTRP5WAFL1x00008054 (PCS::DXIO::MAC_CAPABILITIES2)

Read-only. Reset: 0000_0000h.

register is reserved for future expansion of the MAC capability information.

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx00008054;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx00008054;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_aliasSMN;

SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008054;

SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
------	-------------

31:0	Reserved.
------	-----------

CCD00PCS0CCDPCSCFGx00008058... WAFLCNTRP5WAFL1x00008058 (PCS::DXIO::PCS_CAPABILITIES)

Read-only.

register provides key, top-level information about the scale and capabilities of the associated protocol [PCS](#).

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx00008058;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx00008058;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_aliasSMN;

SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008058;

SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
------	-------------

31:6	Reserved.
------	-----------

5:0	Number_of_Lanes. Read-only. indicates the total number of lanes that the PCS (and its connectivity to the MAC) can support.
-----	--

Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]]_aliasSMN

_inst[GMICONTAINER[11:00]]_aliasSMN

28h

Reset: _instSERDESAG3PCS21PCIEPCIE_aliasSMN: 10h

Reset: _inst[SERDESAG3PCS[37,24]SATASATA]_aliasSMN: 02h

Reset: _inst[SERDESAP0PCS21PCIEPCIE,SERDESAG3PCS7XGMIGOP]_aliasSMN: 10h

Reset: _inst[SERDESAP0PCS[37,24]SATASATA]_aliasSMN: 02h

Reset:

_inst[SERDESBP3PCS4XGMIGOP,SERDESBP3PCS18PCIEPCIE,SERDESBP2PCS4XGMIGOP,SERDESBP2PCS18PCIEPCIE,SERDESBP1PCS4XGMIGOP,SERDESBP1PCS18PCIEPCIE,SERDESBG2PCS4XGMIGOP,SERDESBG2PCS18PCIEPCIE,SERDESBG1PCS4XGMIGOP,SERDESBG1PCS18PCIEPCIE,SERDESBG0PCS4XGMIGOP,SERDESBG0PCS18PCIEPCIE,SERDESAP0PCS7XGMIGOP]_aliasSMN: 10h

Reset: _inst[WAFL[1:0]]_aliasSMN: 01h

Reset: _inst[WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE]_aliasSMN: 10h

CCD00PCS0CCDPCSCFGx0000805C...WAFLCNTRP5WAFL1x0000805C (PCS::DXIO::PCS_EXTENDED_CAP)

Read-only. Reset: 0000_0000h.

register provides support for an optional linked-list of capability structures in which additional capabilities and functionality can be exposed

_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000805C;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000805C;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000805C;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:20	Reserved.
19:2	Next_Capability_Pointer. Read-only. Reset: 0_0000h. serving as the head of a linked-list of capabilities, a non-zero value in this field specifies the byte offset, within the overall 1MB PCS aperture, at which an extended capability structure is located. A value of zero in this field terminates the linked-list.
1:0	Reserved.

CCD00PCS0CCDPSCCFGx00008060... WAFLCNTRP5WAFL1x00008078 **(PCS::DXIO::PCS_APERTURE_LOC)**

Read-only.

identifies the key attribute of the associated aperture through which the [PCS](#) functional registers can be accessed. This attributes include the size and location of the aperture, and whether the aperture is direct-mapped or uses a register-indirect paging mechanism.

_ccd[11:0]_instGMICONTAINER12_n0_aliasSMN; CCD[11:00]PCS0CCDPSCCFGx00008060;
CCD[11:00]PCS0CCDPSCCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER12_n1_aliasSMN; CCD[11:00]PCS0CCDPSCCFGx00008068;
CCD[11:00]PCS0CCDPSCCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER12_n2_aliasSMN; CCD[11:00]PCS0CCDPSCCFGx00008070;
CCD[11:00]PCS0CCDPSCCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER12_n3_aliasSMN; CCD[11:00]PCS0CCDPSCCFGx00008078;
CCD[11:00]PCS0CCDPSCCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd[11:0]_instGMICONTAINER13_n0_aliasSMN; CCD[11:00]PCS1CCDPSCCFGx00008060;
CCD[11:00]PCS1CCDPSCCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd[11:0]_instGMICONTAINER13_n1_aliasSMN; CCD[11:00]PCS1CCDPSCCFGx00008068;
CCD[11:00]PCS1CCDPSCCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd[11:0]_instGMICONTAINER13_n2_aliasSMN; CCD[11:00]PCS1CCDPSCCFGx00008070;
CCD[11:00]PCS1CCDPSCCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd[11:0]_instGMICONTAINER13_n3_aliasSMN; CCD[11:00]PCS1CCDPSCCFGx00008078;
CCD[11:00]PCS1CCDPSCCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_inst[SERDESAG3PCS37SATA0,GMICONTAINER[11:0],SERDESAG3PCS24SATA0,SERDESAP0PCS[37,24]SATA0,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_n0_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008060;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

_inst[SERDESAG3PCS37SATA0,GMICONTAINER[11:0],SERDESAG3PCS24SATA0,SERDESAP0PCS[37,24]SATA0,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_n1_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008068;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

_inst[SERDESAG3PCS37SATA0,GMICONTAINER[11:0],SERDESAG3PCS24SATA0,SERDESAP0PCS[37,24]SATA0,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_n2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008070;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

_inst[SERDESAG3PCS37SATA0,GMICONTAINER[11:0],SERDESAG3PCS24SATA0,SERDESAP0PCS[37,24]SATA0,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_n3_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00008078;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits **Description**

31:20 Reserved.

19:6 **Aperture_Offset.** Read-only. specifies the offset at which the Nth aperture to the [PCS](#) functional registers is located. Depending on the value of the Overlay field in this register, the offset may be relative to either the overall 1MB aperture, or to the start of each individual lane-group aperture.

Reset: _ccd0_instGMICONTAINER12_n0_aliasSMN: 1440h
Reset: _ccd0_instGMICONTAINER12_n[3:1]_aliasSMN: 0000h
Reset: _ccd0_instGMICONTAINER13_n0_aliasSMN: 1440h
Reset: _ccd0_instGMICONTAINER13_n[3:1]_aliasSMN: 0000h
Reset: _ccd1_instGMICONTAINER12_n0_aliasSMN: 1440h
Reset: _ccd1_instGMICONTAINER12_n[3:1]_aliasSMN: 0000h
Reset: _ccd1_instGMICONTAINER13_n0_aliasSMN: 1440h
Reset: _ccd1_instGMICONTAINER13_n[3:1]_aliasSMN: 0000h
Reset: _ccd2_instGMICONTAINER12_n0_aliasSMN: 1440h
Reset: _ccd2_instGMICONTAINER12_n[3:1]_aliasSMN: 0000h
Reset: _ccd2_instGMICONTAINER13_n0_aliasSMN: 1440h
Reset: _ccd2_instGMICONTAINER13_n[3:1]_aliasSMN: 0000h
Reset: _ccd3_instGMICONTAINER12_n0_aliasSMN: 1440h
Reset: _ccd3_instGMICONTAINER12_n[3:1]_aliasSMN: 0000h
Reset: _ccd3_instGMICONTAINER13_n0_aliasSMN: 1440h
Reset: _ccd3_instGMICONTAINER13_n[3:1]_aliasSMN: 0000h
Reset: _ccd4_instGMICONTAINER12_n0_aliasSMN: 1440h
Reset: _ccd4_instGMICONTAINER12_n[3:1]_aliasSMN: 0000h
Reset: _ccd4_instGMICONTAINER13_n0_aliasSMN: 1440h
Reset: _ccd4_instGMICONTAINER13_n[3:1]_aliasSMN: 0000h
Reset: _ccd5_instGMICONTAINER12_n0_aliasSMN: 1440h
Reset: _ccd5_instGMICONTAINER12_n[3:1]_aliasSMN: 0000h
Reset: _ccd5_instGMICONTAINER13_n0_aliasSMN: 1440h
Reset: _ccd5_instGMICONTAINER13_n[3:1]_aliasSMN: 0000h
Reset: _ccd6_instGMICONTAINER12_n0_aliasSMN: 1440h
Reset: _ccd6_instGMICONTAINER12_n[3:1]_aliasSMN: 0000h
Reset: _ccd6_instGMICONTAINER13_n0_aliasSMN: 1440h
Reset: _ccd6_instGMICONTAINER13_n[3:1]_aliasSMN: 0000h
Reset: _ccd7_instGMICONTAINER12_n0_aliasSMN: 1440h
Reset: _ccd7_instGMICONTAINER12_n[3:1]_aliasSMN: 0000h
Reset: _ccd7_instGMICONTAINER13_n0_aliasSMN: 1440h
Reset: _ccd7_instGMICONTAINER13_n[3:1]_aliasSMN: 0000h
Reset: _ccd8_instGMICONTAINER12_n0_aliasSMN: 1440h
Reset: _ccd8_instGMICONTAINER12_n[3:1]_aliasSMN: 0000h
Reset: _ccd8_instGMICONTAINER13_n0_aliasSMN: 1440h
Reset: _ccd8_instGMICONTAINER13_n[3:1]_aliasSMN: 0000h
Reset: _ccd9_instGMICONTAINER12_n0_aliasSMN: 1440h
Reset: _ccd9_instGMICONTAINER12_n[3:1]_aliasSMN: 0000h
Reset: _ccd9_instGMICONTAINER13_n0_aliasSMN: 1440h
Reset: _ccd9_instGMICONTAINER13_n[3:1]_aliasSMN: 0000h
Reset: _ccd10_instGMICONTAINER12_n0_aliasSMN: 1440h
Reset: _ccd10_instGMICONTAINER12_n[3:1]_aliasSMN: 0000h
Reset: _ccd10_instGMICONTAINER13_n0_aliasSMN: 1440h
Reset: _ccd10_instGMICONTAINER13_n[3:1]_aliasSMN: 0000h
Reset: _ccd11_instGMICONTAINER12_n0_aliasSMN: 1440h
Reset: _ccd11_instGMICONTAINER12_n[3:1]_aliasSMN: 0000h
Reset: _ccd11_instGMICONTAINER13_n0_aliasSMN: 1440h
Reset: _ccd11_instGMICONTAINER13_n[3:1]_aliasSMN: 0000h
Reset: _instGMICONTAINER0_n0_aliasSMN: 1440h
Reset: _instGMICONTAINER0_n[3:1]_aliasSMN: 0000h
Reset: _instGMICONTAINER1_n0_aliasSMN: 1440h
Reset: _instGMICONTAINER1_n[3:1]_aliasSMN: 0000h
Reset: _instGMICONTAINER2_n0_aliasSMN: 1440h
Reset: _instGMICONTAINER2_n[3:1]_aliasSMN: 0000h
Reset: _instGMICONTAINER3_n0_aliasSMN: 1440h
Reset: _instGMICONTAINER3_n[3:1]_aliasSMN: 0000h
Reset: _instGMICONTAINER4_n0_aliasSMN: 1440h
Reset: _instGMICONTAINER4_n[3:1]_aliasSMN: 0000h
Reset: _instGMICONTAINER5_n0_aliasSMN: 1440h
Reset: _instGMICONTAINER5_n[3:1]_aliasSMN: 0000h
Reset: _instGMICONTAINER6_n0_aliasSMN: 1440h
Reset: _instGMICONTAINER6_n[3:1]_aliasSMN: 0000h
Reset: _instGMICONTAINER7_n0_aliasSMN: 1440h
Reset: _instGMICONTAINER7_n[3:1]_aliasSMN: 0000h
Reset: _instGMICONTAINER8_n0_aliasSMN: 1440h

	Reset: _instGMICONTAINER8_n[3:1]_aliasSMN: 0000h
	Reset: _instGMICONTAINER9_n0_aliasSMN: 1440h
	Reset: _instGMICONTAINER9_n[3:1]_aliasSMN: 0000h
	Reset: _instGMICONTAINER10_n0_aliasSMN: 1440h
	Reset: _instGMICONTAINER10_n[3:1]_aliasSMN: 0000h
	Reset: _instGMICONTAINER11_n0_aliasSMN: 1440h
	Reset: _instGMICONTAINER11_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESAG3PCS21PCIEPCIE_n0_aliasSMN: 02C0h
	Reset: _instSERDESAG3PCS21PCIEPCIE_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESAG3PCS24SATASATA_n0_aliasSMN: 02C0h
	Reset: _instSERDESAG3PCS24SATASATA_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESAG3PCS37SATASATA_n0_aliasSMN: 02C0h
	Reset: _instSERDESAG3PCS37SATASATA_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESAG3PCS7XGMIGOP_n0_aliasSMN: 02C0h
	Reset: _instSERDESAG3PCS7XGMIGOP_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESAP0PCS21PCIEPCIE_n0_aliasSMN: 02C0h
	Reset: _instSERDESAP0PCS21PCIEPCIE_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESAP0PCS24SATASATA_n0_aliasSMN: 02C0h
	Reset: _instSERDESAP0PCS24SATASATA_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESAP0PCS37SATASATA_n0_aliasSMN: 02C0h
	Reset: _instSERDESAP0PCS37SATASATA_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESAP0PCS7XGMIGOP_n0_aliasSMN: 02C0h
	Reset: _instSERDESAP0PCS7XGMIGOP_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESBG0PCS18PCIEPCIE_n0_aliasSMN: 02C0h
	Reset: _instSERDESBG0PCS18PCIEPCIE_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESBG0PCS4XGMIGOP_n0_aliasSMN: 02C0h
	Reset: _instSERDESBG0PCS4XGMIGOP_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESBG1PCS18PCIEPCIE_n0_aliasSMN: 02C0h
	Reset: _instSERDESBG1PCS18PCIEPCIE_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESBG1PCS4XGMIGOP_n0_aliasSMN: 02C0h
	Reset: _instSERDESBG1PCS4XGMIGOP_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESBG2PCS18PCIEPCIE_n0_aliasSMN: 02C0h
	Reset: _instSERDESBG2PCS18PCIEPCIE_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESBG2PCS4XGMIGOP_n0_aliasSMN: 02C0h
	Reset: _instSERDESBG2PCS4XGMIGOP_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESBP1PCS18PCIEPCIE_n0_aliasSMN: 02C0h
	Reset: _instSERDESBP1PCS18PCIEPCIE_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESBP1PCS4XGMIGOP_n0_aliasSMN: 02C0h
	Reset: _instSERDESBP1PCS4XGMIGOP_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESBP2PCS18PCIEPCIE_n0_aliasSMN: 02C0h
	Reset: _instSERDESBP2PCS18PCIEPCIE_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESBP2PCS4XGMIGOP_n0_aliasSMN: 02C0h
	Reset: _instSERDESBP2PCS4XGMIGOP_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESBP3PCS18PCIEPCIE_n0_aliasSMN: 02C0h
	Reset: _instSERDESBP3PCS18PCIEPCIE_n[3:1]_aliasSMN: 0000h
	Reset: _instSERDESBP3PCS4XGMIGOP_n0_aliasSMN: 02C0h
	Reset: _instSERDESBP3PCS4XGMIGOP_n[3:1]_aliasSMN: 0000h
	Reset: _instWAFL0_n0_aliasSMN: 02C0h
	Reset: _instWAFL0_n[3:1]_aliasSMN: 0000h
	Reset: _instWAFL1_n0_aliasSMN: 02C0h
	Reset: _instWAFL1_n[3:1]_aliasSMN: 0000h
	Reset: _instWAFLCONTAINERP4PCS16PCIEPCIE_n0_aliasSMN: 02C0h
	Reset: _instWAFLCONTAINERP4PCS16PCIEPCIE_n[3:1]_aliasSMN: 0000h
	Reset: _instWAFLCONTAINERP5PCS17PCIEPCIE_n0_aliasSMN: 02C0h
	Reset: _instWAFLCONTAINERP5PCS17PCIEPCIE_n[3:1]_aliasSMN: 0000h
5:2	PCS_Aperture_Size. Read-only. specifies the size of the aperture allocated for access to the PCS functional register set. As an equation, the PCS aperture size can be expressed, in bytes, as: $\text{ApertureSize} = 2^{(\text{PCSApertureSize}+7)}$
	Reset: _ccd0_instGMICONTAINER12_n0_aliasSMN: 5h
	Reset: _ccd0_instGMICONTAINER12_n[3:1]_aliasSMN: 0h
	Reset: _ccd0_instGMICONTAINER13_n0_aliasSMN: 5h
	Reset: _ccd0_instGMICONTAINER13_n[3:1]_aliasSMN: 0h
	Reset: _ccd1_instGMICONTAINER12_n0_aliasSMN: 5h
	Reset: _ccd1_instGMICONTAINER12_n[3:1]_aliasSMN: 0h

Reset: _ccd1_instGMICONTAINER13_n0_aliasSMN: 5h
Reset: _ccd1_instGMICONTAINER13_n[3:1]_aliasSMN: 0h
Reset: _ccd2_instGMICONTAINER12_n0_aliasSMN: 5h
Reset: _ccd2_instGMICONTAINER12_n[3:1]_aliasSMN: 0h
Reset: _ccd2_instGMICONTAINER13_n0_aliasSMN: 5h
Reset: _ccd2_instGMICONTAINER13_n[3:1]_aliasSMN: 0h
Reset: _ccd3_instGMICONTAINER12_n0_aliasSMN: 5h
Reset: _ccd3_instGMICONTAINER12_n[3:1]_aliasSMN: 0h
Reset: _ccd3_instGMICONTAINER13_n0_aliasSMN: 5h
Reset: _ccd3_instGMICONTAINER13_n[3:1]_aliasSMN: 0h
Reset: _ccd4_instGMICONTAINER12_n0_aliasSMN: 5h
Reset: _ccd4_instGMICONTAINER12_n[3:1]_aliasSMN: 0h
Reset: _ccd4_instGMICONTAINER13_n0_aliasSMN: 5h
Reset: _ccd4_instGMICONTAINER13_n[3:1]_aliasSMN: 0h
Reset: _ccd5_instGMICONTAINER12_n0_aliasSMN: 5h
Reset: _ccd5_instGMICONTAINER12_n[3:1]_aliasSMN: 0h
Reset: _ccd5_instGMICONTAINER13_n0_aliasSMN: 5h
Reset: _ccd5_instGMICONTAINER13_n[3:1]_aliasSMN: 0h
Reset: _ccd6_instGMICONTAINER12_n0_aliasSMN: 5h
Reset: _ccd6_instGMICONTAINER12_n[3:1]_aliasSMN: 0h
Reset: _ccd6_instGMICONTAINER13_n0_aliasSMN: 5h
Reset: _ccd6_instGMICONTAINER13_n[3:1]_aliasSMN: 0h
Reset: _ccd7_instGMICONTAINER12_n0_aliasSMN: 5h
Reset: _ccd7_instGMICONTAINER12_n[3:1]_aliasSMN: 0h
Reset: _ccd7_instGMICONTAINER13_n0_aliasSMN: 5h
Reset: _ccd7_instGMICONTAINER13_n[3:1]_aliasSMN: 0h
Reset: _ccd8_instGMICONTAINER12_n0_aliasSMN: 5h
Reset: _ccd8_instGMICONTAINER12_n[3:1]_aliasSMN: 0h
Reset: _ccd8_instGMICONTAINER13_n0_aliasSMN: 5h
Reset: _ccd8_instGMICONTAINER13_n[3:1]_aliasSMN: 0h
Reset: _ccd9_instGMICONTAINER12_n0_aliasSMN: 5h
Reset: _ccd9_instGMICONTAINER12_n[3:1]_aliasSMN: 0h
Reset: _ccd9_instGMICONTAINER13_n0_aliasSMN: 5h
Reset: _ccd9_instGMICONTAINER13_n[3:1]_aliasSMN: 0h
Reset: _ccd10_instGMICONTAINER12_n0_aliasSMN: 5h
Reset: _ccd10_instGMICONTAINER12_n[3:1]_aliasSMN: 0h
Reset: _ccd10_instGMICONTAINER13_n0_aliasSMN: 5h
Reset: _ccd10_instGMICONTAINER13_n[3:1]_aliasSMN: 0h
Reset: _ccd11_instGMICONTAINER12_n0_aliasSMN: 5h
Reset: _ccd11_instGMICONTAINER12_n[3:1]_aliasSMN: 0h
Reset: _ccd11_instGMICONTAINER13_n0_aliasSMN: 5h
Reset: _ccd11_instGMICONTAINER13_n[3:1]_aliasSMN: 0h
Reset: _instGMICONTAINER0_n0_aliasSMN: 5h
Reset: _instGMICONTAINER0_n[3:1]_aliasSMN: 0h
Reset: _instGMICONTAINER1_n0_aliasSMN: 5h
Reset: _instGMICONTAINER1_n[3:1]_aliasSMN: 0h
Reset: _instGMICONTAINER2_n0_aliasSMN: 5h
Reset: _instGMICONTAINER2_n[3:1]_aliasSMN: 0h
Reset: _instGMICONTAINER3_n0_aliasSMN: 5h
Reset: _instGMICONTAINER3_n[3:1]_aliasSMN: 0h
Reset: _instGMICONTAINER4_n0_aliasSMN: 5h
Reset: _instGMICONTAINER4_n[3:1]_aliasSMN: 0h
Reset: _instGMICONTAINER5_n0_aliasSMN: 5h
Reset: _instGMICONTAINER5_n[3:1]_aliasSMN: 0h
Reset: _instGMICONTAINER6_n0_aliasSMN: 5h
Reset: _instGMICONTAINER6_n[3:1]_aliasSMN: 0h
Reset: _instGMICONTAINER7_n0_aliasSMN: 5h
Reset: _instGMICONTAINER7_n[3:1]_aliasSMN: 0h
Reset: _instGMICONTAINER8_n0_aliasSMN: 5h
Reset: _instGMICONTAINER8_n[3:1]_aliasSMN: 0h
Reset: _instGMICONTAINER9_n0_aliasSMN: 5h
Reset: _instGMICONTAINER9_n[3:1]_aliasSMN: 0h
Reset: _instGMICONTAINER10_n0_aliasSMN: 5h
Reset: _instGMICONTAINER10_n[3:1]_aliasSMN: 0h
Reset: _instGMICONTAINER11_n0_aliasSMN: 5h

	Reset: _instGMICONTAINER11_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESAG3PCS21PCIEPCIE_n0_aliasSMN: 5h
	Reset: _instSERDESAG3PCS21PCIEPCIE_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESAG3PCS24SATASATA_n0_aliasSMN: 5h
	Reset: _instSERDESAG3PCS24SATASATA_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESAG3PCS37SATASATA_n0_aliasSMN: 5h
	Reset: _instSERDESAG3PCS37SATASATA_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESAG3PCS7XGMIGOP_n0_aliasSMN: 5h
	Reset: _instSERDESAG3PCS7XGMIGOP_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESAP0PCS21PCIEPCIE_n0_aliasSMN: 5h
	Reset: _instSERDESAP0PCS21PCIEPCIE_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESAP0PCS24SATASATA_n0_aliasSMN: 5h
	Reset: _instSERDESAP0PCS24SATASATA_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESAP0PCS37SATASATA_n0_aliasSMN: 5h
	Reset: _instSERDESAP0PCS37SATASATA_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESAP0PCS7XGMIGOP_n0_aliasSMN: 5h
	Reset: _instSERDESAP0PCS7XGMIGOP_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESBG0PCS18PCIEPCIE_n0_aliasSMN: 5h
	Reset: _instSERDESBG0PCS18PCIEPCIE_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESBG0PCS4XGMIGOP_n0_aliasSMN: 5h
	Reset: _instSERDESBG0PCS4XGMIGOP_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESBG1PCS18PCIEPCIE_n0_aliasSMN: 5h
	Reset: _instSERDESBG1PCS18PCIEPCIE_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESBG1PCS4XGMIGOP_n0_aliasSMN: 5h
	Reset: _instSERDESBG1PCS4XGMIGOP_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESBG2PCS18PCIEPCIE_n0_aliasSMN: 5h
	Reset: _instSERDESBG2PCS18PCIEPCIE_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESBG2PCS4XGMIGOP_n0_aliasSMN: 5h
	Reset: _instSERDESBG2PCS4XGMIGOP_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESBP1PCS18PCIEPCIE_n0_aliasSMN: 5h
	Reset: _instSERDESBP1PCS18PCIEPCIE_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESBP1PCS4XGMIGOP_n0_aliasSMN: 5h
	Reset: _instSERDESBP1PCS4XGMIGOP_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESBP2PCS18PCIEPCIE_n0_aliasSMN: 5h
	Reset: _instSERDESBP2PCS18PCIEPCIE_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESBP2PCS4XGMIGOP_n0_aliasSMN: 5h
	Reset: _instSERDESBP2PCS4XGMIGOP_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESBP3PCS18PCIEPCIE_n0_aliasSMN: 5h
	Reset: _instSERDESBP3PCS18PCIEPCIE_n[3:1]_aliasSMN: 0h
	Reset: _instSERDESBP3PCS4XGMIGOP_n0_aliasSMN: 5h
	Reset: _instSERDESBP3PCS4XGMIGOP_n[3:1]_aliasSMN: 0h
	Reset: _instWAFL0_n0_aliasSMN: 5h
	Reset: _instWAFL0_n[3:1]_aliasSMN: 0h
	Reset: _instWAFL1_n0_aliasSMN: 5h
	Reset: _instWAFL1_n[3:1]_aliasSMN: 0h
	Reset: _instWAFLCONTAINERP4PCS16PCIEPCIE_n0_aliasSMN: 5h
	Reset: _instWAFLCONTAINERP4PCS16PCIEPCIE_n[3:1]_aliasSMN: 0h
	Reset: _instWAFLCONTAINERP5PCS17PCIEPCIE_n0_aliasSMN: 5h
	Reset: _instWAFLCONTAINERP5PCS17PCIEPCIE_n[3:1]_aliasSMN: 0h
1	Overlay. Read-only. when set to 1b, indicates that the PCS Apertures are located (aliased) within each (Mth) lane-group aperture (relative to the overall MB PCS aperture), and can be expressed as a byte address of the form: LaneGroupOffsetM + (64*ApertureOffset) + (N*ApertureSize) When set to 0b, indicates that all apertures to PCS functional registers are consolidated in one location within the overall 1MB PCS aperture such that each of the N apertures is located at the following byte address:(64*ApertureOffset) + (N*ApertureSize)
	Reset: _ccd0_instGMICONTAINER12_n0_aliasSMN: 1
	Reset: _ccd0_instGMICONTAINER12_n[3:1]_aliasSMN: 0
	Reset: _ccd0_instGMICONTAINER13_n0_aliasSMN: 1
	Reset: _ccd0_instGMICONTAINER13_n[3:1]_aliasSMN: 0
	Reset: _ccd1_instGMICONTAINER12_n0_aliasSMN: 1
	Reset: _ccd1_instGMICONTAINER12_n[3:1]_aliasSMN: 0
	Reset: _ccd1_instGMICONTAINER13_n0_aliasSMN: 1
	Reset: _ccd1_instGMICONTAINER13_n[3:1]_aliasSMN: 0
	Reset: _ccd2_instGMICONTAINER12_n0_aliasSMN: 1

Reset: _ccd2_instGMICONTAINER12_n[3:1]_aliasSMN: 0
Reset: _ccd2_instGMICONTAINER13_n0_aliasSMN: 1
Reset: _ccd2_instGMICONTAINER13_n[3:1]_aliasSMN: 0
Reset: _ccd3_instGMICONTAINER12_n0_aliasSMN: 1
Reset: _ccd3_instGMICONTAINER12_n[3:1]_aliasSMN: 0
Reset: _ccd3_instGMICONTAINER13_n0_aliasSMN: 1
Reset: _ccd3_instGMICONTAINER13_n[3:1]_aliasSMN: 0
Reset: _ccd4_instGMICONTAINER12_n0_aliasSMN: 1
Reset: _ccd4_instGMICONTAINER12_n[3:1]_aliasSMN: 0
Reset: _ccd4_instGMICONTAINER13_n0_aliasSMN: 1
Reset: _ccd4_instGMICONTAINER13_n[3:1]_aliasSMN: 0
Reset: _ccd5_instGMICONTAINER12_n0_aliasSMN: 1
Reset: _ccd5_instGMICONTAINER12_n[3:1]_aliasSMN: 0
Reset: _ccd5_instGMICONTAINER13_n0_aliasSMN: 1
Reset: _ccd5_instGMICONTAINER13_n[3:1]_aliasSMN: 0
Reset: _ccd6_instGMICONTAINER12_n0_aliasSMN: 1
Reset: _ccd6_instGMICONTAINER12_n[3:1]_aliasSMN: 0
Reset: _ccd6_instGMICONTAINER13_n0_aliasSMN: 1
Reset: _ccd6_instGMICONTAINER13_n[3:1]_aliasSMN: 0
Reset: _ccd7_instGMICONTAINER12_n0_aliasSMN: 1
Reset: _ccd7_instGMICONTAINER12_n[3:1]_aliasSMN: 0
Reset: _ccd7_instGMICONTAINER13_n0_aliasSMN: 1
Reset: _ccd7_instGMICONTAINER13_n[3:1]_aliasSMN: 0
Reset: _ccd8_instGMICONTAINER12_n0_aliasSMN: 1
Reset: _ccd8_instGMICONTAINER12_n[3:1]_aliasSMN: 0
Reset: _ccd8_instGMICONTAINER13_n0_aliasSMN: 1
Reset: _ccd8_instGMICONTAINER13_n[3:1]_aliasSMN: 0
Reset: _ccd9_instGMICONTAINER12_n0_aliasSMN: 1
Reset: _ccd9_instGMICONTAINER12_n[3:1]_aliasSMN: 0
Reset: _ccd9_instGMICONTAINER13_n0_aliasSMN: 1
Reset: _ccd9_instGMICONTAINER13_n[3:1]_aliasSMN: 0
Reset: _ccd10_instGMICONTAINER12_n0_aliasSMN: 1
Reset: _ccd10_instGMICONTAINER12_n[3:1]_aliasSMN: 0
Reset: _ccd10_instGMICONTAINER13_n0_aliasSMN: 1
Reset: _ccd10_instGMICONTAINER13_n[3:1]_aliasSMN: 0
Reset: _ccd11_instGMICONTAINER12_n0_aliasSMN: 1
Reset: _ccd11_instGMICONTAINER12_n[3:1]_aliasSMN: 0
Reset: _ccd11_instGMICONTAINER13_n0_aliasSMN: 1
Reset: _ccd11_instGMICONTAINER13_n[3:1]_aliasSMN: 0
Reset: _instGMICONTAINER0_n0_aliasSMN: 1
Reset: _instGMICONTAINER0_n[3:1]_aliasSMN: 0
Reset: _instGMICONTAINER1_n0_aliasSMN: 1
Reset: _instGMICONTAINER1_n[3:1]_aliasSMN: 0
Reset: _instGMICONTAINER2_n0_aliasSMN: 1
Reset: _instGMICONTAINER2_n[3:1]_aliasSMN: 0
Reset: _instGMICONTAINER3_n0_aliasSMN: 1
Reset: _instGMICONTAINER3_n[3:1]_aliasSMN: 0
Reset: _instGMICONTAINER4_n0_aliasSMN: 1
Reset: _instGMICONTAINER4_n[3:1]_aliasSMN: 0
Reset: _instGMICONTAINER5_n0_aliasSMN: 1
Reset: _instGMICONTAINER5_n[3:1]_aliasSMN: 0
Reset: _instGMICONTAINER6_n0_aliasSMN: 1
Reset: _instGMICONTAINER6_n[3:1]_aliasSMN: 0
Reset: _instGMICONTAINER7_n0_aliasSMN: 1
Reset: _instGMICONTAINER7_n[3:1]_aliasSMN: 0
Reset: _instGMICONTAINER8_n0_aliasSMN: 1
Reset: _instGMICONTAINER8_n[3:1]_aliasSMN: 0
Reset: _instGMICONTAINER9_n0_aliasSMN: 1
Reset: _instGMICONTAINER9_n[3:1]_aliasSMN: 0
Reset: _instGMICONTAINER10_n0_aliasSMN: 1
Reset: _instGMICONTAINER10_n[3:1]_aliasSMN: 0
Reset: _instGMICONTAINER11_n0_aliasSMN: 1
Reset: _instGMICONTAINER11_n[3:1]_aliasSMN: 0
Reset: _instSERDESAG3PCS21PCIEPCIE_n0_aliasSMN: 1
Reset: _instSERDESAG3PCS21PCIEPCIE_n[3:1]_aliasSMN: 0

	Reset: _instSERDESAG3PCS24SATASATA_n0_aliasSMN: 1
	Reset: _instSERDESAG3PCS24SATASATA_n[3:1]_aliasSMN: 0
	Reset: _instSERDESAG3PCS37SATASATA_n0_aliasSMN: 1
	Reset: _instSERDESAG3PCS37SATASATA_n[3:1]_aliasSMN: 0
	Reset: _instSERDESAG3PCS7XGMIGOP_n0_aliasSMN: 1
	Reset: _instSERDESAG3PCS7XGMIGOP_n[3:1]_aliasSMN: 0
	Reset: _instSERDESAP0PCS21PCIEPCIE_n0_aliasSMN: 1
	Reset: _instSERDESAP0PCS21PCIEPCIE_n[3:1]_aliasSMN: 0
	Reset: _instSERDESAP0PCS24SATASATA_n0_aliasSMN: 1
	Reset: _instSERDESAP0PCS24SATASATA_n[3:1]_aliasSMN: 0
	Reset: _instSERDESAP0PCS37SATASATA_n0_aliasSMN: 1
	Reset: _instSERDESAP0PCS37SATASATA_n[3:1]_aliasSMN: 0
	Reset: _instSERDESAP0PCS7XGMIGOP_n0_aliasSMN: 1
	Reset: _instSERDESAP0PCS7XGMIGOP_n[3:1]_aliasSMN: 0
	Reset: _instSERDESBG0PCS18PCIEPCIE_n0_aliasSMN: 1
	Reset: _instSERDESBG0PCS18PCIEPCIE_n[3:1]_aliasSMN: 0
	Reset: _instSERDESBG0PCS4XGMIGOP_n0_aliasSMN: 1
	Reset: _instSERDESBG0PCS4XGMIGOP_n[3:1]_aliasSMN: 0
	Reset: _instSERDESBG1PCS18PCIEPCIE_n0_aliasSMN: 1
	Reset: _instSERDESBG1PCS18PCIEPCIE_n[3:1]_aliasSMN: 0
	Reset: _instSERDESBG1PCS4XGMIGOP_n0_aliasSMN: 1
	Reset: _instSERDESBG1PCS4XGMIGOP_n[3:1]_aliasSMN: 0
	Reset: _instSERDESBG2PCS18PCIEPCIE_n0_aliasSMN: 1
	Reset: _instSERDESBG2PCS18PCIEPCIE_n[3:1]_aliasSMN: 0
	Reset: _instSERDESBG2PCS4XGMIGOP_n0_aliasSMN: 1
	Reset: _instSERDESBG2PCS4XGMIGOP_n[3:1]_aliasSMN: 0
	Reset: _instSERDESBP1PCS18PCIEPCIE_n0_aliasSMN: 1
	Reset: _instSERDESBP1PCS18PCIEPCIE_n[3:1]_aliasSMN: 0
	Reset: _instSERDESBP1PCS4XGMIGOP_n0_aliasSMN: 1
	Reset: _instSERDESBP1PCS4XGMIGOP_n[3:1]_aliasSMN: 0
	Reset: _instSERDESBP2PCS18PCIEPCIE_n0_aliasSMN: 1
	Reset: _instSERDESBP2PCS18PCIEPCIE_n[3:1]_aliasSMN: 0
	Reset: _instSERDESBP2PCS4XGMIGOP_n0_aliasSMN: 1
	Reset: _instSERDESBP2PCS4XGMIGOP_n[3:1]_aliasSMN: 0
	Reset: _instSERDESBP3PCS18PCIEPCIE_n0_aliasSMN: 1
	Reset: _instSERDESBP3PCS18PCIEPCIE_n[3:1]_aliasSMN: 0
	Reset: _instSERDESBP3PCS4XGMIGOP_n0_aliasSMN: 1
	Reset: _instSERDESBP3PCS4XGMIGOP_n[3:1]_aliasSMN: 0
	Reset: _instWAFL0_n0_aliasSMN: 1
	Reset: _instWAFL0_n[3:1]_aliasSMN: 0
	Reset: _instWAFL1_n0_aliasSMN: 1
	Reset: _instWAFL1_n[3:1]_aliasSMN: 0
	Reset: _instWAFLCONTAINERP4PCS16PCIEPCIE_n0_aliasSMN: 1
	Reset: _instWAFLCONTAINERP4PCS16PCIEPCIE_n[3:1]_aliasSMN: 0
	Reset: _instWAFLCONTAINERP5PCS17PCIEPCIE_n0_aliasSMN: 1
	Reset: _instWAFLCONTAINERP5PCS17PCIEPCIE_n[3:1]_aliasSMN: 0
0	PCS_Indirect. Read-only. Reset: 0. when set to 1b, indicates that accesses through the PCS functional register aperture uses a register-indirect paging mechanism. When the paging mechanism is in use, the PCS Aperture {N} Index Register (PCS_APERTURE{N}_IDX : offset 064h + 8*N) register is defined to supply the paging address. When set to 0b, indicates that accesses through the PCS functional register aperture is direct-mapped to the PCS functional register set.

CCD00PCS0CCDPSCCFGx000080E8...WAFLCNTRP5WAFL1x000080E8 (PCS::DXIO::PCS_LCU_CNTL)

Read-write. Reset: 0000_0A00h.

PCS LCU Control Register_ccd[11:0]_instGMICONTAINER12_aliasSMN; CCD[11:00]PCS0CCDPSCCFGx000080E8;
CCD[11:00]PCS0CCDPSCCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h_ccd[11:0]_instGMICONTAINER13_aliasSMN; CCD[11:00]PCS1CCDPSCCFGx000080E8;
CCD[11:00]PCS1CCDPSCCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h_inst[SERDESAG3PCS37SATASATA,GMICONTAINER[11:0],SERDESAG3PCS24SATASATA,SERDESAP0PCS[37,24]SATASATA,SERDESAG3PCS21PCIEPCIE,SERDESBG[2:0]PCS18PCIEPCIE,WAFLCONTAINERP5PCS17PCIEPCIE,WAFLCONTAINERP4PCS16PCIEPCIE,SERDESBP[3:1]PCS18PCIEPCIE,SERDESAP0PCS21PCIEPCIE,WAFL[1:0],SERDESAG3PCS7XGMIGOP,SERDESBG[2:0]PCS4XGMIGOP,SERDESBP[3:1]PCS4XGMIGOP,SERDESAP0PCS7XGMIGOP]_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx000080E8;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

Bits	Description
31:30	Reserved.
29:24	SMU_UNIT_ID . Read-write. Reset: 00h. SMU Unit ID
23:16	SMU_INITIATOR_ID . Read-write. Reset: 00h. SMU Initiator ID
15:8	PCS_LCU_DYNAMIC_CLK_TIMER . Read-write. Reset: 0Ah. PCS LCU will gate clock if there is no transaction after waiting for PCS_LCU_DYNAMIC_CLK_TIMER number of clock cycles
7	PCS_LCU_DYNAMIC_CLK_EN . Read-write. Reset: 0. enable pcs lcu dynamic clock when set to 1
6:2	Reserved.
1	PCS_LCU_POWER_GATING . Read-write. Reset: 0. permanently power gate the LCU chain
0	PCS_LCU_PERM_CLKGATE_EN . Read-write. Reset: 0. permanently clock gate the dxiocfg clock

CCD00PCS0CCDPSCCFGx0000A000...CCD11PCS1CCDPSCCFGx0000AF80 **(PCS::DXIO::KPDMX_20_GMI3_CCD_LANE_TEMP)**

Read-only.

spare Register

_ccd0_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD00PCS0CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD00PCS0CCDPSCCFG=3070_0000h

_ccd[11:0]_instGMICONTAINER12KPDMXLANEBROADCAST_aliasSMN; CCD[11:00]PCS0CCDPSCCFGx0000AF80;
 CCD[11:00]PCS0CCDPSCCFG=[[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd0_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD00PCS1CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD00PCS1CCDPSCCFG=3080_0000h

_ccd[11:0]_instGMICONTAINER13KPDMXLANEBROADCAST_aliasSMN; CCD[11:00]PCS1CCDPSCCFGx0000AF80;
 CCD[11:00]PCS1CCDPSCCFG=[[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd1_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD01PCS0CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD01PCS0CCDPSCCFG=3270_0000h

_ccd1_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD01PCS1CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD01PCS1CCDPSCCFG=3280_0000h

_ccd2_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD02PCS0CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD02PCS0CCDPSCCFG=3470_0000h

_ccd2_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD02PCS1CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD02PCS1CCDPSCCFG=3480_0000h

_ccd3_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD03PCS0CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD03PCS0CCDPSCCFG=3670_0000h

_ccd3_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD03PCS1CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD03PCS1CCDPSCCFG=3680_0000h

_ccd4_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD04PCS0CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD04PCS0CCDPSCCFG=3870_0000h

_ccd4_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD04PCS1CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD04PCS1CCDPSCCFG=3880_0000h

_ccd5_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD05PCS0CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD05PCS0CCDPSCCFG=3A70_0000h

_ccd5_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD05PCS1CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD05PCS1CCDPSCCFG=3A80_0000h

_ccd6_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD06PCS0CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD06PCS0CCDPSCCFG=3C70_0000h

_ccd6_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD06PCS1CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD06PCS1CCDPSCCFG=3C80_0000h

_ccd7_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD07PCS0CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD07PCS0CCDPSCCFG=3E70_0000h

_ccd7_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD07PCS1CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD07PCS1CCDPSCCFG=3E80_0000h

_ccd8_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD08PCS0CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD08PCS0CCDPSCCFG=4A70_0000h

_ccd8_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD08PCS1CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD08PCS1CCDPSCCFG=4A80_0000h

_ccd9_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD09PCS0CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD09PCS0CCDPSCCFG=4C70_0000h

_ccd9_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD09PCS1CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD09PCS1CCDPSCCFG=4C80_0000h

_ccd10_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD10PCS0CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD10PCS0CCDPSCCFG=4E70_0000h

_ccd10_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD10PCS1CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD10PCS1CCDPSCCFG=4E80_0000h

_ccd11_chiplet[15:0]_instGMICONTAINER12_aliasSMN; CCD11PCS0CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD11PCS0CCDPSCCFG=5070_0000h

_ccd11_chiplet[15:0]_instGMICONTAINER13_aliasSMN; CCD11PCS1CCDPSCCFGx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
 CCD11PCS1CCDPSCCFG=5080_0000h

Bits	Description
------	-------------

31:20	Reserved.
-------	-----------

19:13	HwMajVer. Read-only. spare Register
-------	--

12:6	HwMinVer. Read-only. spare Register
------	--

5:0	HwRev. Read-only. spare Register
-----	---

CCD00PCS0CCDPCSCFGx0000B000...CCD11PCS1CCDPCSCFGx0000EE00 **(PCS::DXIO::UPI2_ENCODE_20_GMI3_CCD_LANE_Local)**

Read-write. Reset: 0000_0000h.

Local Reset Control

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD00PCS0CCDPCSCFG=3070_0000h

_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE00;
 CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD00PCS1CCDPCSCFG=3080_0000h

_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE00;
 CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD01PCS0CCDPCSCFG=3270_0000h

_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD01PCS1CCDPCSCFG=3280_0000h

_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD02PCS0CCDPCSCFG=3470_0000h

_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD02PCS1CCDPCSCFG=3480_0000h

_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD03PCS0CCDPCSCFG=3670_0000h

_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD03PCS1CCDPCSCFG=3680_0000h

_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD04PCS0CCDPCSCFG=3870_0000h

_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD04PCS1CCDPCSCFG=3880_0000h

_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD05PCS0CCDPCSCFG=3A70_0000h

_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD05PCS1CCDPCSCFG=3A80_0000h

_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD06PCS0CCDPCSCFG=3C70_0000h

_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD06PCS1CCDPCSCFG=3C80_0000h

_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD07PCS0CCDPCSCFG=3E70_0000h

_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD07PCS1CCDPCSCFG=3E80_0000h

_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD08PCS0CCDPCSCFG=4A70_0000h

_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD08PCS1CCDPCSCFG=4A80_0000h

_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD09PCS0CCDPCSCFG=4C70_0000h

_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD09PCS1CCDPCSCFG=4C80_0000h

_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD10PCS0CCDPCSCFG=4E70_0000h

_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD10PCS1CCDPCSCFG=4E80_0000h

_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD11PCS0CCDPCSCFG=5070_0000h

_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; CCD11PCS1CCDPCSCFG=5080_0000h

Bits	Description
31:1	Reserved.
0	SwRst. Read-write. Reset: 0. Local SW Reset

CCD00PCS0CCDPCSCFGx0000B004...CCD11PCS1CCDPCSCFGx0000EE04 **(PCS::DXIO::UPI2_ENCODE_20_GMI3_CCD_LANE_DYN_CLK)**

Read-write. Reset: 013F_013Fh.

Control dynamic clock of Encoder/Packetizer

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE04;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE04;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04; CCD11PCS1CCDPCSCFG=5080_0000h

```

Bits	Description
31:25	Reserved.
24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable upi2 dynamic clock gating for this lane when set to 0; allow upi2 dyn clock gating to be enabled via PCS_RSMU_MGCG_ENABLE when set to 1
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:9	Reserved.

8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable upi2 dynamic clock gating for this lane when set to 0; allow upi2 dyn clock gating to be enabled via PCS_RSMU_MGCG_ENABLE when set to 1
7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

CCD00PCS0CCDPCSCFGx0000B008...CCD11PCS1CCDPCSCFGx0000EE08 **(PCS::DXIO::UPI2_ENCODE_20_GMI3_CCD_LANE_Select)**

Reset: 0000_1EB0h.

Select Mux Control

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE08;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE08;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08; CCD11PCS1CCDPCSCFG=5080_0000h

```

Bits	Description
31:28	SelectFSMState. Read-only. Reset: 0h. Read only register for Select FSM State.
27	FSMCMDSelct. Read-only. Reset: 0. Single bit to determine if command path is selected.
26	FSMDataSelect. Read-only. Reset: 0. Single bit to determine if data path is selected.
25	FSMReplayEn. Read-only. Reset: 0. Single bit to determine if Replay is Enabled.
24	FSMLoopbackDisable. Read-only. Reset: 0. Single bit to determine if Loopback is Disabled.
23:20	ForceFSMState. Read-write. Reset: 0h. Force register for Select FSM State. Will only be used if ForceFSMEn is asserted as well.

19	ForceFSMEnable. Read-write. Reset: 0. Force the Encoder Selection FSM to programmed state. Debug feature. State will not move while this bit is active.
18	InjectOverPCS. Read-write. Reset: 0. Debug bit to give injection cmd_request priority over existing PCS commands in the FSM.
17:16	Reserved.
15	DisableAutoRelockCDRPS0Check. Read-write. Reset: 0. For the case Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls, it will check Tx/Rx Power States (=0) before issuing another Relock command. Write to 1 to disable this check.
14	EnableTxPLLSafeRecover. Read-write. Reset: 0. EnableTxPLLSafeRecover - Will send out TxInitPrep/TxInit on a TxPLL Safe Recover command.
13	DisableRelockCDRAtomic. Read-write. Reset: 0. For debug purposes. Will disable logic that block other commands until back-to-back atomic RxRelockCDR is finished.
12:9	EnableRelockCDR. Read-write. Reset: Fh. Description: EnableRelockCDR[0] - Enable Auto-RelockCDR on LockCDR_State = 2/3. EnableRelockCDR[1] - Enable Auto-RelockCDR on on certain SafeRecover_Requests. EnableRelockCDR[2] - Enable Auto-RelockCDR on on certain RxSrvCommand Requests. EnableRelockCDR[3] - Enable Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls.
8	EnableUsrClkLast. Read-write. Reset: 0. On the PLL Shutdown case, where UsrClk and TxRxPS commands can come concurrently, this logic ensures that the TxRxPS will be non-PS0 otherwise UsrClk command will be held back.
7	BlockTxInit. Read-write. Reset: 1. This logic will hold back the Tx_InitPrep & Tx_Init Requests when in non-PS0 state.
6	Reserved.
5	DisableHoldAck. Read-write. Reset: 1. In the priority encoder, there is a layer to hold all acks to return at the same time which ensures that all commands get a chance to send to the PHY. Setting this bit to 1 will disable the hold layer, reducing command latency but also risking starving lower priority commands from being serviced.
4	EnableLpbk. Read-write. Reset: 1. Default is enabled (1). If PCS is an unselected client to the PHY, can program to 0 and encoder will not provide a loopback response back to the PCS. This will essentially lock up the PCS until it is connected, but good for debug or if we want the PCS to stall until we are ready.
3:2	Reserved.
1	SkipReplay. Read-write. Reset: 0. Skip the Replay state in the Select FSM.
0	Select. Read-write. Reset: 0. Writing to 1 will kick off FSM to give the PCS access to the PHY for this lane. Please note, when connecting, the KPMX/KPDMX must be programmed first. When deselecting, the FSM will wait for last command to finish, then disconnect PCS access to the PHY for this lane.

CCD00PCS0CCDPCSCFGx0000B00C...CCD11PCS1CCDPCSCFGx0000EE0C (PCS::DXIO::UPI2_ENCODE_20_GMI3_CCD_LANE_Handshake)

Reset: 0000_0003h.

Handshake Control

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD00PCS0CCDPCSCFG=3070_0000h

_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE0C;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD00PCS1CCDPCSCFG=3080_0000h

_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE0C;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD01PCS0CCDPCSCFG=3270_0000h

_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD01PCS1CCDPCSCFG=3280_0000h

_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD02PCS0CCDPCSCFG=3470_0000h

_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD02PCS1CCDPCSCFG=3480_0000h

_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD03PCS0CCDPCSCFG=3670_0000h

_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD03PCS1CCDPCSCFG=3680_0000h

_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD04PCS0CCDPCSCFG=3870_0000h

_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD04PCS1CCDPCSCFG=3880_0000h

_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD05PCS0CCDPCSCFG=3A70_0000h

_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD05PCS1CCDPCSCFG=3A80_0000h

_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD06PCS0CCDPCSCFG=3C70_0000h

_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD06PCS1CCDPCSCFG=3C80_0000h

_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD07PCS0CCDPCSCFG=3E70_0000h

_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD07PCS1CCDPCSCFG=3E80_0000h

_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD08PCS0CCDPCSCFG=4A70_0000h

_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD08PCS1CCDPCSCFG=4A80_0000h

_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD09PCS0CCDPCSCFG=4C70_0000h

_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD09PCS1CCDPCSCFG=4C80_0000h

_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD10PCS0CCDPCSCFG=4E70_0000h

_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD10PCS1CCDPCSCFG=4E80_0000h

_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD11PCS0CCDPCSCFG=5070_0000h

_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C; CCD11PCS1CCDPCSCFG=5080_0000h

Bits	Description
31:29	HandshakeState. Read-only. Reset: 0h. Read only register for UPI2 Handshake State.
28:8	Reserved.
7:0	ReqDelay. Read-write. Reset: 03h. Encoder will delay the command request this many clocks in its handshake to the PHY. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the PHY will sample on the arrival of the delayed request.

CCD00PCS0CCDPCSCFGx0000B010...CCD11PCS1CCDPCSCFGx0000EE10 **(PCS::DXIO::UPI2_ENCODE_20_GMI3_CCD_LANE_Handshake_RO)**

Read-only. Reset: 0000_0000h.

Handshake Readonly

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE10;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE10;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10; CCD11PCS1CCDPCSCFG=5080_0000h

```

Bits	Description
31:8	ActiveCommandParam. Read-only. Reset: 00_0000h. Read only register to read the active command parameter to the PHY.
7:0	ActiveCommandCode. Read-only. Reset: 00h. Read only register to read the active command code to the PHY.

CCD00PCS0CCDPCSCFGx0000B014...CCD11PCS1CCDPCSCFGx0000EE14 **(PCS::DXIO::UPI2_ENCODE_20_GMI3_CCD_LANE_LockoutFuse)**

Read-write. Reset: 0000_0000h.

Lockout the client from being able to connect.

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE14;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE14;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14; CCD11PCS1CCDPCSCFG=5080_0000h

```

Bits	Description
31:1	Reserved.
0	LockoutFuse. Read-write. Reset: 0. Writing 1 to this register will force the Select to 0. It is a W1RO register.

CCD00PCS0CCDPCSCFGx0000B018...CCD11PCS1CCDPCSCFGx0000EE18 **(PCS::DXIO::UPI2_ENCODE_20_GMI3_CCD_LANE_InjectionParamCode)**

Read-write. Reset: 0000_0000h.

Command Injection Parameters

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD00PCS0CCDPCSCFG=3070_0000h

_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE18;
 CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD00PCS1CCDPCSCFG=3080_0000h

_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE18;
 CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD01PCS0CCDPCSCFG=3270_0000h

_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD01PCS1CCDPCSCFG=3280_0000h

_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD02PCS0CCDPCSCFG=3470_0000h

_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD02PCS1CCDPCSCFG=3480_0000h

_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD03PCS0CCDPCSCFG=3670_0000h

_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD03PCS1CCDPCSCFG=3680_0000h

_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD04PCS0CCDPCSCFG=3870_0000h

_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD04PCS1CCDPCSCFG=3880_0000h

_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD05PCS0CCDPCSCFG=3A70_0000h

_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD05PCS1CCDPCSCFG=3A80_0000h

_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD06PCS0CCDPCSCFG=3C70_0000h

_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD06PCS1CCDPCSCFG=3C80_0000h

_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD07PCS0CCDPCSCFG=3E70_0000h

_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD07PCS1CCDPCSCFG=3E80_0000h

_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD08PCS0CCDPCSCFG=4A70_0000h

_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD08PCS1CCDPCSCFG=4A80_0000h

_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD09PCS0CCDPCSCFG=4C70_0000h

_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD09PCS1CCDPCSCFG=4C80_0000h

_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD10PCS0CCDPCSCFG=4E70_0000h

_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD10PCS1CCDPCSCFG=4E80_0000h

_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD11PCS0CCDPCSCFG=5070_0000h

_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
 CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18; CCD11PCS1CCDPCSCFG=5080_0000h

Bits	Description
31:0	InjectionParamCode. Read-write. Reset: 0000_0000h. [31:8] - 24-bit Parameter used in command injection. [7:0] - 8-bit Code used in command injection. Writing to this register will initiate a command injection.

CCD00PCS0CCDPCSCFGx0000B01C...CCD11PCS1CCDPCSCFGx0000EE1C (PCS::DXIO::UPI2_ENCODE_20_GMI3_CCD_LANE_InjectionReadback)

Reset: 0000_0000h.

Command Injection Readback Registers

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD00PCS0CCDPCSCFG=3070_0000h

_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE1C;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD00PCS1CCDPCSCFG=3080_0000h

_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE1C;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD01PCS0CCDPCSCFG=3270_0000h

_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD01PCS1CCDPCSCFG=3280_0000h

_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD02PCS0CCDPCSCFG=3470_0000h

_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD02PCS1CCDPCSCFG=3480_0000h

_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD03PCS0CCDPCSCFG=3670_0000h

_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD03PCS1CCDPCSCFG=3680_0000h

_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD04PCS0CCDPCSCFG=3870_0000h

_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD04PCS1CCDPCSCFG=3880_0000h

_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD05PCS0CCDPCSCFG=3A70_0000h

_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD05PCS1CCDPCSCFG=3A80_0000h

_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD06PCS0CCDPCSCFG=3C70_0000h

_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD06PCS1CCDPCSCFG=3C80_0000h

_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD07PCS0CCDPCSCFG=3E70_0000h

_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD07PCS1CCDPCSCFG=3E80_0000h

_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD08PCS0CCDPCSCFG=4A70_0000h

_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD08PCS1CCDPCSCFG=4A80_0000h

_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD09PCS0CCDPCSCFG=4C70_0000h

_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD09PCS1CCDPCSCFG=4C80_0000h

_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD10PCS0CCDPCSCFG=4E70_0000h

_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD10PCS1CCDPCSCFG=4E80_0000h

_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD11PCS0CCDPCSCFG=5070_0000h

_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; CCD11PCS1CCDPCSCFG=5080_0000h

Bits	Description
31:24	InjectionAckCount. Read-only. Reset: 00h. Count the number of times a command injection has been acknowledged.
23:16	InjectionReqCount. Read-only. Reset: 00h. Count the number of times a command injection has been requested.
15:14	Reserved.
13	CommandOverrideGranted. Read-only. Reset: 0. After writing CommandOverride, check this register is set to confirm that the override is active. After this, you can inject commands consecutively without interruption from the PCS .

12	CommandOverride. Read-write. Reset: 0. Write to '1' to flip the injection mux to injection mode. Useful for bursting injection commands, or blocking traffic upstream (as the case with PHY Reset). Not self clearing - must turn off after command override is complete.
11	Reserved.
10	InjectionInProgress. Read-only. Reset: 0. After writing InjectionParams, check this register is cleared before launching another injection.
9	InjectionError. Read-only. Reset: 0. Error from Injection Command.
8	Reserved.
7:0	InjectionResponse. Read-only. Reset: 00h. Response from Injection Command.

CCD00PCS0CCDPCSCFGx0000B020...WAFLCNTRP5WAFL1x0000EE20 (PCS::DXIO::CMDTransform0_0)

Read-write. Reset: 0000_0015h.

Command Transformer Control 0

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE20;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE20;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]20; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
020;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

399

400

<code>_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN;</code> <code>SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h</code>	
<code>_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN;</code> <code>SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h</code>	
<code>_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN;</code> <code>SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h</code>	
<code>_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBroadcastWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN;</code> <code>SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h</code>	
Bits	Description
31:0	DetectCMD. Read-write. Reset: 0000_0015h. Detect a 32-bit command. Will raise a flag/interrupt to notify F/W. Next action depends on the mode detected. Note: [31:8] 24-bit Parameter [7:0] 8-bit Code.

CCD00PCS0CCDPCSCFGx0000B024...WAFLCNTRP5WAFL1x0000EE24 (PCS::DXIO::CMDTransform0_1)

Read-write. Reset: FFFF_FFFFh.

Command Transformer Control 1

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE24;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE24;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]24; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
024;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

403

404

<pre> _inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h </pre>	
<pre> _inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h </pre>	
<pre> _inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h </pre>	
<pre> _inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBroadcastWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h </pre>	
Bits	Description
31:0	DetectMask. Read-write. Reset: FFFF_FFFFh. When detecting, can mask out bits to ignore on detection. 0 enables the mask (ie. ignores the bit in comparison). Note: [31:8] 24-bit Parameter [7:0] 8-bit Code.

CCD00PCS0CCDPCSCFGx0000B028...WAFLCNTRP5WAFL1x0000EE28 (PCS::DXIO::CMDTransform0_2)

Read-write. Reset: 0000_00E0h.

Command Transformer Control 2

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE28;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE28;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD01PCS1CCDPCSCFG=3280_0000h

_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD02PCS1CCDPCSCFG=3480_0000h

_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD03PCS1CCDPCSCFG=3680_0000h

_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD04PCS1CCDPCSCFG=3880_0000h

_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD05PCS1CCDPCSCFG=3A80_0000h

_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD06PCS1CCDPCSCFG=3C80_0000h

_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD07PCS1CCDPCSCFG=3E80_0000h

_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD08PCS1CCDPCSCFG=4A80_0000h

_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD09PCS1CCDPCSCFG=4C80_0000h

_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD10PCS1CCDPCSCFG=4E80_0000h

_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]28; CCD11PCS1CCDPCSCFG=5080_0000h

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
028;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

407

408

<code>_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN;</code> <code>SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CA28;</code> <code>SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h</code>	
<code>_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN;</code> <code>SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CC28;</code> <code>SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h</code>	
<code>_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN;</code> <code>SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CE28;</code> <code>SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h</code>	
<code>_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODLANEBROADCASTWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN;</code> <code>SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EE28;</code> <code>SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h</code>	
Bits	Description
31:0	SubstCMD. Read-write. Reset: 0000_00E0h. Substitute a 32-bit command when a command is detected. Note: [31:8] 24-bit Parameter [7:0] 8-bit Code.

CCD00PCS0CCDPCSCFGx0000B02C...GMICNTR9PCSx0000EE2C (PCS::DXIO::CMDTransform0_3)

Read-write. Reset: FFFF_FFFFh.

Command Transformer Control 3

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE2C; CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE2C; CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; CCD11PCS1CCDPCSCFG=5080_0000h
_instGMICONTAINER0ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR0PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; GMICNTR0PCS=1330_0000h
_inst[GMICONTAINER[11:0]ENCODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]PCSx0000EE2C; GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h
_instGMICONTAINER10ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR10PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; GMICNTR10PCS=19A0_0000h
_instGMICONTAINER11ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR11PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; GMICNTR11PCS=19B0_0000h
_instGMICONTAINER1ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR1PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; GMICNTR1PCS=1340_0000h
_instGMICONTAINER2ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR2PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; GMICNTR2PCS=1350_0000h

_instGMICONTAINER3ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR3PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; GMICNTR3PCS=1360_0000h	
_instGMICONTAINER4ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR4PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; GMICNTR4PCS=1370_0000h	
_instGMICONTAINER5ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR5PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; GMICNTR5PCS=1380_0000h	
_instGMICONTAINER6ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR6PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; GMICNTR6PCS=1390_0000h	
_instGMICONTAINER7ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR7PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; GMICNTR7PCS=17C0_0000h	
_instGMICONTAINER8ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR8PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; GMICNTR8PCS=17D0_0000h	
_instGMICONTAINER9ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR9PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C; GMICNTR9PCS=17E0_0000h	
Bits	Description
31:0	SubstMask. Read-write. Reset: FFFF_FFFFh. 1 will take the substitute command bit, 0 will take the live command bit. Note: [31:8] 24-bit Parameter [7:0] 8-bit Code. Note 2: In the case for Insert Before/After, a value of 0 will copy the bits to the inserted command, while 1 will use the register defined value.

CCD00PCS0CCDPCSCFGx0000B030...WAFLCNTRP5WAFL1x0000EE30 (PCS::DXIO::CMDTransform0_4)**Command Transformer Control 4**

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE30;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE30;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]30; CCD11PCS1CCDPCSCFG=5080_0000h

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
030;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

413

414

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CA30; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CC30; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CE30; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBROADCASTWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EE30; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:28	SubstMask_CmdMask. GMI3 PHY Only - 1 will take the substitute command bit, 0 will take the live command bit.
	AccessType: _ccd[11:0]_inst[GMICONTAINER[13:12]ENCODE]_lane[15:0]_upi2_aliasSMN _ccd[11:0]_inst[GMICONTAINER[13:12]ENCODELANEBROADCAST]_upi2_aliasSMN
	Read-write
	AccessType: _inst[ENCODEWAFL[1:0]]_lane[15:0]_upi2_aliasSMN _inst[ENCODELANEBROADCASTWAFL[1:0]]_upi2_aliasSMN
	Reserved
	AccessType: _inst[GMICONTAINER[9:1,11,10:10,0]ENCODE]_lane[15:0]_upi2_aliasSMN _inst[GMICONTAINER[9:1,11,10:10,0]ENCODELANEBROADCAST]_upi2_aliasSMN
	Read-write
	AccessType:
	_inst[WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0ENCODE,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3ENCODE]_lane[15:0]_upi2_aliasSMN
	_inst[WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0ENCODELANEBROADCAST,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3ENCODELANEBROADCAST]_upi2_aliasSMN
	Reserved
	Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]ENCODE]_lane[15:0]_upi2_aliasSMN _ccd[11:0]_inst[GMICONTAINER[13:12]ENCODELANEBROADCAST]_upi2_aliasSMN _inst[GMICONTAINER[9:1,11,10:10,0]ENCODE]_lane[15:0]_upi2_aliasSMN

		<code>_inst[GMICONTAINER[9:1,11,10:10,0]ENCODELANEBROADCAST]_upi2_aliasSMN</code>										
		Fh										
27:24	SubstVal_CmdMask. GMI3 PHY Only - Substitute 4-bit cmdMask when a command is detected.											
	AccessType:	<code>_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODE]_lane[15:0]_upi2_aliasSMN</code>										
		<code>_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODELANEBROADCAST]_upi2_aliasSMN</code>										
	Read-write											
	AccessType:	<code>_inst[ENCODEWAFL[1:0]]_lane[15:0]_upi2_aliasSMN</code>										
		<code>_inst[ENCODELANEBROADCASTWAFL[1:0]]_upi2_aliasSMN</code>										
	Reserved											
	AccessType:	<code>_inst[GMICONTAINER[9:1,11,10:10,0]ENCODE]_lane[15:0]_upi2_aliasSMN</code>										
		<code>_inst[GMICONTAINER[9:1,11,10:10,0]ENCODELANEBROADCAST]_upi2_aliasSMN</code>										
	Read-write											
	AccessType:											
		<code>_inst[WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0ENCODE,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3ENCODE]_lane[15:0]_upi2_aliasSMN</code>										
		<code>_inst[WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0ENCODELANEBROADCAST,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3ENCODELANEBROADCAST]_upi2_aliasSMN</code>										
	Reserved											
	Reset:	<code>_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODE]_lane[15:0]_upi2_aliasSMN</code>										
		<code>_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODELANEBROADCAST]_upi2_aliasSMN</code>										
		<code>_inst[GMICONTAINER[9:1,11,10:10,0]ENCODE]_lane[15:0]_upi2_aliasSMN</code>										
		<code>_inst[GMICONTAINER[9:1,11,10:10,0]ENCODELANEBROADCAST]_upi2_aliasSMN</code>										
	Fh											
23:18	Reserved.											
17	TrapTriggeredAfter. Read-write. Reset: 0. If 1, trap has been triggered (with stall after mode enabled) and is stalling command interface. Can be cleared by writing it to 0. Hardware will ensure cannot be written to 1.											
16	TrapTriggeredBefore. Read-write. Reset: 0. If 1, trap has been triggered (with stall before mode enabled) and is stalling command interface. Can be cleared by writing it to 0. Hardware will ensure cannot be written to 1.											
15:11	Reserved.											
10:9	TrapMode. Read-write. Reset: 0h. The interrupt can stall before or after the command.											
	ValidValues:											
	<table><tr><th>Value</th><th>Description</th></tr><tr><td>0h</td><td>0 - Stall before the command is sent. Default</td></tr><tr><td>1h</td><td>1 - Stall after the command is sent.</td></tr><tr><td>2h</td><td>2 - Stall before and after the command is sent.</td></tr><tr><td>3h</td><td>3 - Reserved. Will assume mode 0.</td></tr></table>	Value	Description	0h	0 - Stall before the command is sent. Default	1h	1 - Stall after the command is sent.	2h	2 - Stall before and after the command is sent.	3h	3 - Reserved. Will assume mode 0.	
Value	Description											
0h	0 - Stall before the command is sent. Default											
1h	1 - Stall after the command is sent.											
2h	2 - Stall before and after the command is sent.											
3h	3 - Reserved. Will assume mode 0.											
8	TrapEnable. Read-write. Reset: 0. Trap command. Will stall command interface until cleared. An interrupt will be fired.											
7:6	Reserved.											
5	Detect. Read-only. Reset: 0. Command Detected.											
4:3	ReplayMode. Read-write. Reset: 0h. Will determine if translation behaviour will occur on replay only, on non-replay only or all the time.											
	ValidValues:											
	<table><tr><th>Value</th><th>Description</th></tr><tr><td>0h</td><td>0 - Trigger in Replay only</td></tr><tr><td>1h</td><td>1 - Trigger when not in Replay only</td></tr><tr><td>2h</td><td>2 - Both - All the time. Default</td></tr><tr><td>3h</td><td>3 - Reserved. Will assume mode 2.</td></tr></table>	Value	Description	0h	0 - Trigger in Replay only	1h	1 - Trigger when not in Replay only	2h	2 - Both - All the time. Default	3h	3 - Reserved. Will assume mode 2.	
Value	Description											
0h	0 - Trigger in Replay only											
1h	1 - Trigger when not in Replay only											
2h	2 - Both - All the time. Default											
3h	3 - Reserved. Will assume mode 2.											
2:1	Mode. Read-write. Reset: 2h. Transformer Table Mode. Will determine its translation behaviour as described below:											

	ValidValues:	
	Value	Description
	0h	0 - Detect & Replace with Substitution CMD + Substitution Mask
	1h	1 - Detect & Drop - Will respond back to PCS as if the command went through
	2h	2 - Detect & Insert Before - Substitution CMD will be insert before the incoming command.
	3h	3 - Detect & Insert After - Substitution CMD will be insert after the incoming command.
0	Enable. Read-write. Reset: 1. Enable the command translation function.	

CCD00PCS0CCDPCSCFGx0000B040...WAFLCNTRP5WAFL1x0000EE40 (PCS::DXIO::CMDTransform1_0)

Read-write.

Command Transformer Control 0

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE40;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE40;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]40; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
040;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

419

[illegible]

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000C A40; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000C C40; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000C E40; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODLANEBROADCASTWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000E E40; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:0	DetectCMD. Read-write. Detect a 32-bit command. Will raise a flag/interrupt to notify F/W. Next action depends on the mode detected. Note: [31:8] 24-bit Parameter [7:0] 8-bit Code. Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]ENCODE]_lane[15:0]_upi2_aliasSMN _ccd[11:0]_inst[GMICONTAINER[13:12]ENCODELANEBROADCAST]_upi2_aliasSMN 0000_0001h Reset: _inst[ENCODWAFL[1:0]]_lane[15:0]_upi2_aliasSMN _inst[ENCODLANEBROADCASTWAFL[1:0]]_upi2_aliasSMN 0000_0000h Reset: _inst[GMICONTAINER[9:1,11,10:10,0]ENCODE]_lane[15:0]_upi2_aliasSMN _inst[GMICONTAINER[9:1,11,10:10,0]ENCODELANEBROADCAST]_upi2_aliasSMN 0000_4001h Reset: _inst[WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP3PCS4XGMIUPI2XGMIENCOD E,SERDESBP3PCS18PCIEUPI2ENCODE,SERDESBP2PCS4XGMIUPI2XGMIENCODE,SERDESBP2PCS18PCIEUPI2ENCODE,SERDESBP1PCS4X GMIUPI2XGMIENCODE,SERDESBP1PCS18PCIEUPI2ENCODE,SERDESBG2PCS4XGMIUPI2XGMIENCODE,SERDESBG2PCS18PCIEUPI2ENCO DE,SERDESBG1PCS4XGMIUPI2XGMIENCODE,SERDESBG1PCS18PCIEUPI2ENCODE,SERDESBG0PCS4XGMIUPI2XGMIENCODE,SERDESB G0PCS18PCIEUPI2ENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAP0PCS21PCIEUP I2ENCODE,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE]_lan e[15:0]_upi2_aliasSMN

	_inst[WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP3PCS4XGMIUPI2XGMIENCOD E,SERDESBP3PCS18PCIEUPI2ENCODE,SERDESBP2PCS4XGMIUPI2XGMIENCODE,SERDESBP2PCS18PCIEUPI2ENCODE,SERDESBP1PCS4X GMIUPI2XGMIENCODE,SERDESBP1PCS18PCIEUPI2ENCODE,SERDESBG2PCS4XGMIUPI2XGMIENCODE,SERDESBG2PCS18PCIEUPI2ENCO DE,SERDESBG1PCS4XGMIUPI2XGMIENCODE,SERDESBG1PCS18PCIEUPI2ENCODE,SERDESBG0PCS4XGMIUPI2XGMIENCODE,SERDESB G0PCS18PCIEUPI2ENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAP0PCS21PCIEUP I2ENCODE,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE]_up i2_aliasSMN
	0000_0000h

CCD00PCS0CCDPCSCFGx0000B044...WAFLCNTRP5WAFL1x0000EE44 (PCS::DXIO::CMDTransform1_1)

Read-write.

Command Transformer Control 1

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE44;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE44;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD01PCS1CCDPCSCFG=3280_0000h

_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD02PCS1CCDPCSCFG=3480_0000h

_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD03PCS1CCDPCSCFG=3680_0000h

_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD04PCS1CCDPCSCFG=3880_0000h

_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD05PCS1CCDPCSCFG=3A80_0000h

_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD06PCS1CCDPCSCFG=3C80_0000h

_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD07PCS1CCDPCSCFG=3E80_0000h

_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD08PCS1CCDPCSCFG=4A80_0000h

_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD09PCS1CCDPCSCFG=4C80_0000h

_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD10PCS1CCDPCSCFG=4E80_0000h

_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]44; CCD11PCS1CCDPCSCFG=5080_0000h

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
044;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

424

[illegible]

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000C A44; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000C C44; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000C E44; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBroadcastWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000E E44; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:0	DetectMask. Read-write. When detecting, can mask out bits to ignore on detection. 0 enables the mask (ie. ignores the bit in comparison). Note: [31:8] 24-bit Parameter [7:0] 8-bit Code. Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]ENCODE]_lane[15:0]_upi2_aliasSMN _ccd[11:0]_inst[GMICONTAINER[13:12]ENCODELANEBROADCAST]_upi2_aliasSMN 0000_00FFh Reset: _inst[ENCODAWAFL[1:0]]_lane[15:0]_upi2_aliasSMN _inst[ENCODELANEBroadcastWAFL[1:0]]_upi2_aliasSMN FFFF_FFFFh Reset: _inst[GMICONTAINER[9:1,11,10:10,0]ENCODE]_lane[15:0]_upi2_aliasSMN _inst[GMICONTAINER[9:1,11,10:10,0]ENCODELANEBROADCAST]_upi2_aliasSMN 0000_40FFh Reset: _inst[WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP3PCS4XGMIUPI2XGMIENCODE,SERDESBP3PCS18PCIEUPI2ENCODE,SERDESBP2PCS4XGMIUPI2XGMIENCODE,SERDESBP2PCS18PCIEUPI2ENCODE,SERDESBP1PCS4XGMIUPI2XGMIENCODE,SERDESBP1PCS18PCIEUPI2ENCODE,SERDESBG2PCS4XGMIUPI2XGMIENCODE,SERDESBG2PCS18PCIEUPI2ENCODE,SERDESBG1PCS4XGMIUPI2XGMIENCODE,SERDESBG1PCS18PCIEUPI2ENCODE,SERDESBG0PCS4XGMIUPI2XGMIENCODE,SERDESBG0PCS18PCIEUPI2ENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE]_lane[15:0]_upi2_aliasSMN

	_inst[WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP3PCS4XGMIUPI2XGMIENCOD E,SERDESBP3PCS18PCIEUPI2ENCODE,SERDESBP2PCS4XGMIUPI2XGMIENCODE,SERDESBP2PCS18PCIEUPI2ENCODE,SERDESBP1PCS4X GMIUPI2XGMIENCODE,SERDESBP1PCS18PCIEUPI2ENCODE,SERDESBG2PCS4XGMIUPI2XGMIENCODE,SERDESBG2PCS18PCIEUPI2ENCO DE,SERDESBG1PCS4XGMIUPI2XGMIENCODE,SERDESBG1PCS18PCIEUPI2ENCODE,SERDESBG0PCS4XGMIUPI2XGMIENCODE,SERDESB G0PCS18PCIEUPI2ENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAP0PCS21PCIEUP I2ENCODE,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE]_up i2_aliasSMN FFFF_FFFFh
--	--

CCD00PCS0CCDPCSCFGx0000B048...WAFLCNTRP5WAFL1x0000EE48 (PCS::DXIO::CMDTransform1_2)

Read-write.

Command Transformer Control 2

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE48;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE48;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]48; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
048;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

429

430

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000C A48; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000C C48; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000C E48; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODLANEBROADCASTWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000E E48; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0 0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:0	SubstCMD. Read-write. Substitute a 32-bit command when a command is detected. Note: [31:8] 24-bit Parameter [7:0] 8-bit Code.
Reset:	_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODE]_lane[15:0]_upi2_aliasSMN
	_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODELANEBROADCAST]_upi2_aliasSMN
	0000_00E1h
Reset:	_inst[ENCODWAFL[1:0]]_lane[15:0]_upi2_aliasSMN
	_inst[ENCODLANEBROADCASTWAFL[1:0]]_upi2_aliasSMN
	0000_0000h
Reset:	_inst[GMICONTAINER[9:1,11,10:10,0]ENCODE]_lane[15:0]_upi2_aliasSMN
	_inst[GMICONTAINER[9:1,11,10:10,0]ENCODELANEBROADCAST]_upi2_aliasSMN
	0000_00E1h
Reset:	
	_inst[WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP3PCS4XGMIUPI2XGMIENCOD E,SERDESBP3PCS18PCIEUPI2ENCODE,SERDESBP2PCS4XGMIUPI2XGMIENCODE,SERDESBP2PCS18PCIEUPI2ENCODE,SERDESBP1PCS4X GMIUPI2XGMIENCODE,SERDESBP1PCS18PCIEUPI2ENCODE,SERDESBG2PCS4XGMIUPI2XGMIENCODE,SERDESBG2PCS18PCIEUPI2ENCO DE,SERDESBG1PCS4XGMIUPI2XGMIENCODE,SERDESBG1PCS18PCIEUPI2ENCODE,SERDESBG0PCS4XGMIUPI2XGMIENCODE,SERDESB G0PCS18PCIEUPI2ENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAP0PCS21PCIEUP I2ENCODE,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE]_lan e[15:0]_upi2_aliasSMN

	<code>_inst[WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP3PCS4XGMIUPI2XGMIENCOD E,SERDESBP3PCS18PCIEUPI2ENCODE,SERDESBP2PCS4XGMIUPI2XGMIENCODE,SERDESBP2PCS18PCIEUPI2ENCODE,SERDESBP1PCS4X GMIUPI2XGMIENCODE,SERDESBP1PCS18PCIEUPI2ENCODE,SERDESBG2PCS4XGMIUPI2XGMIENCODE,SERDESBG2PCS18PCIEUPI2ENCO DE,SERDESBG1PCS4XGMIUPI2XGMIENCODE,SERDESBG1PCS18PCIEUPI2ENCODE,SERDESBG0PCS4XGMIUPI2XGMIENCODE,SERDESB G0PCS18PCIEUPI2ENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAP0PCS21PCIEUP I2ENCODE,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE]_up i2_aliasSMN</code>
	<code>0000_0000h</code>

CCD00PCS0CCDPCSCFGx0000B04C...GMICNTR9PCSx0000EE4C (PCS::DXIO::CMDTransform1_3)

Read-write. Reset: 0000_00FFh.

Command Transformer Control 3

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE4C; CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE4C; CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN; CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN; CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; CCD11PCS1CCDPCSCFG=5080_0000h
_instGMICONTAINER0ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR0PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; GMICNTR0PCS=1330_0000h
_inst[GMICONTAINER[11:0]ENCODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]PCSx0000EE4C; GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h
_instGMICONTAINER10ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR10PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; GMICNTR10PCS=19A0_0000h
_instGMICONTAINER11ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR11PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; GMICNTR11PCS=19B0_0000h
_instGMICONTAINER1ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR1PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; GMICNTR1PCS=1340_0000h
_instGMICONTAINER2ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR2PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; GMICNTR2PCS=1350_0000h

_instGMICONTAINER3ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR3PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; GMICNTR3PCS=1360_0000h	
_instGMICONTAINER4ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR4PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; GMICNTR4PCS=1370_0000h	
_instGMICONTAINER5ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR5PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; GMICNTR5PCS=1380_0000h	
_instGMICONTAINER6ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR6PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; GMICNTR6PCS=1390_0000h	
_instGMICONTAINER7ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR7PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; GMICNTR7PCS=17C0_0000h	
_instGMICONTAINER8ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR8PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; GMICNTR8PCS=17D0_0000h	
_instGMICONTAINER9ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR9PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C; GMICNTR9PCS=17E0_0000h	
Bits	Description
31:0	SubstMask. Read-write. Reset: 0000_00FFh. 1 will take the substitute command bit, 0 will take the live command bit. Note: [31:8] 24-bit Parameter [7:0] 8-bit Code. Note 2: In the case for Insert Before/After, a value of 0 will copy the bits to the inserted command, while 1 will use the register defined value.

CCD00PCS0CCDPCSCFGx0000B050...WAFLCNTRP5WAFL1x0000EE50 (PCS::DXIO::CMDTransform1_4)**Command Transformer Control 4**

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EE50;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EE50;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]50; CCD11PCS1CCDPCSCFG=5080_0000h

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
050;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

436

[illegible]

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CA50; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CC50; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CE50; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBROADCASTWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EE50; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:28	SubstMask_CmdMask. GMI3 PHY Only - 1 will take the substitute command bit, 0 will take the live command bit.
	AccessType: _ccd[11:0]_inst[GMICONTAINER[13:12]ENCODE]_lane[15:0]_upi2_aliasSMN
	_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODELANEBROADCAST]_upi2_aliasSMN
	Read-write
	AccessType: _inst[ENCODEWAFL[1:0]]_lane[15:0]_upi2_aliasSMN
	_inst[ENCODELANEBROADCASTWAFL[1:0]]_upi2_aliasSMN
	Reserved
	AccessType: _inst[GMICONTAINER[9:1,11,10:10,0]ENCODE]_lane[15:0]_upi2_aliasSMN
	_inst[GMICONTAINER[9:1,11,10:10,0]ENCODELANEBROADCAST]_upi2_aliasSMN
	Read-write
	AccessType:
	_inst[WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0ENCODE,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3ENCODE]_lane[15:0]_upi2_aliasSMN
	_inst[WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0ENCODELANEBROADCAST,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3ENCODELANEBROADCAST]_upi2_aliasSMN
	Reserved
	Reset: _ccd[11:0]_inst[GMICONTAINER[13:12]ENCODE]_lane[15:0]_upi2_aliasSMN
	_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODELANEBROADCAST]_upi2_aliasSMN
	_inst[GMICONTAINER[9:1,11,10:10,0]ENCODE]_lane[15:0]_upi2_aliasSMN

		<code>_inst[GMICONTAINER[9:1,11,10:10,0]ENCODELANEBROADCAST]_upi2_aliasSMN</code>
		Fh
27:24	SubstVal_CmdMask. GMI3 PHY Only - Substitute 4-bit cmdMask when a command is detected.	
	AccessType:	<code>_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODE]_lane[15:0]_upi2_aliasSMN</code>
		<code>_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODELANEBROADCAST]_upi2_aliasSMN</code>
	Read-write	
	AccessType:	<code>_inst[ENCODEWAFL[1:0]]_lane[15:0]_upi2_aliasSMN</code>
		<code>_inst[ENCODELANEBROADCASTWAFL[1:0]]_upi2_aliasSMN</code>
	Reserved	
	AccessType:	<code>_inst[GMICONTAINER[9:1,11,10:10,0]ENCODE]_lane[15:0]_upi2_aliasSMN</code>
		<code>_inst[GMICONTAINER[9:1,11,10:10,0]ENCODELANEBROADCAST]_upi2_aliasSMN</code>
	Read-write	
	AccessType:	
		<code>_inst[WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0ENCODE,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3ENCODE]_lane[15:0]_upi2_aliasSMN</code>
		<code>_inst[WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0ENCODELANEBROADCAST,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3ENCODELANEBROADCAST]_upi2_aliasSMN</code>
	Reserved	
	Reset:	<code>_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODE]_lane[15:0]_upi2_aliasSMN</code>
		<code>_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODELANEBROADCAST]_upi2_aliasSMN</code>
		<code>_inst[GMICONTAINER[9:1,11,10:10,0]ENCODE]_lane[15:0]_upi2_aliasSMN</code>
	<code>_inst[GMICONTAINER[9:1,11,10:10,0]ENCODELANEBROADCAST]_upi2_aliasSMN</code>	
	Fh	
23:18	Reserved.	
17	TrapTriggeredAfter. Read-write. Reset: 0. If 1, trap has been triggered (with stall after mode enabled) and is stalling command interface. Can be cleared by writing it to 0. Hardware will ensure cannot be written to 1.	
16	TrapTriggeredBefore. Read-write. Reset: 0. If 1, trap has been triggered (with stall before mode enabled) and is stalling command interface. Can be cleared by writing it to 0. Hardware will ensure cannot be written to 1.	
15:11	Reserved.	
10:9	TrapMode. Read-write. Reset: 0h. The interrupt can stall before or after the command.	
	ValidValues:	
	Value	Description
	0h	0 - Stall before the command is sent. Default
	1h	1 - Stall after the command is sent.
	2h	2 - Stall before and after the command is sent.
	3h	3 - Reserved. Will assume mode 0.
8	TrapEnable. Read-write. Reset: 0. Trap command. Will stall command interface until cleared. An interrupt will be fired.	
7:6	Reserved.	
5	Detect. Read-only. Reset: 0. Command Detected.	
4:3	ReplayMode. Read-write. Reset: 2h. Will determine if translation behaviour will occur on replay only, on non-replay only or all the time.	
	ValidValues:	
	Value	Description
	0h	0 - Trigger in Replay only
	1h	1 - Trigger when not in Replay only
	2h	2 - Both - All the time. Default
	3h	3 - Reserved. Will assume mode 2.
2:1	Mode. Read-write. Transformer Table Mode. Will determine its translation behaviour as described below:	
	Reset:	<code>_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODE]_lane[15:0]_upi2_aliasSMN</code>
		<code>_ccd[11:0]_inst[GMICONTAINER[13:12]ENCODELANEBROADCAST]_upi2_aliasSMN</code>
	2h	
	Reset:	<code>_inst[ENCODEWAFL[1:0]]_lane[15:0]_upi2_aliasSMN</code>

	_inst[ENCODELANEBROADCASTWAFL[1:0]]_upi2_aliasSMN	
	0h	
	Reset:	_inst[GMICONTAINER[9:1,11,10:10,0]ENCODE]_lane[15:0]_upi2_aliasSMN
	_inst[GMICONTAINER[9:1,11,10:10,0]ENCODELANEBROADCAST]_upi2_aliasSMN	
	2h	
	Reset:	
	_inst[WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP3PCS4XGMIUPI2XGMIENCOD E,SERDESBP3PCS18PCIEUPI2ENCODE,SERDESBP2PCS4XGMIUPI2XGMIENCODE,SERDESBP2PCS18PCIEUPI2ENCODE,SERDESBP1PCS4X GMIUPI2XGMIENCODE,SERDESBP1PCS18PCIEUPI2ENCODE,SERDESBG2PCS4XGMIUPI2XGMIENCODE,SERDESBG2PCS18PCIEUPI2ENCO DE,SERDESBG1PCS4XGMIUPI2XGMIENCODE,SERDESBG1PCS18PCIEUPI2ENCODE,SERDESBG0PCS4XGMIUPI2XGMIENCODE,SERDESB G0PCS18PCIEUPI2ENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAP0PCS21PCIEUP I2ENCODE,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE]_lan e[15:0]_upi2_aliasSMN	
	_inst[WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP3PCS4XGMIUPI2XGMIENCOD E,SERDESBP3PCS18PCIEUPI2ENCODE,SERDESBP2PCS4XGMIUPI2XGMIENCODE,SERDESBP2PCS18PCIEUPI2ENCODE,SERDESBP1PCS4X GMIUPI2XGMIENCODE,SERDESBP1PCS18PCIEUPI2ENCODE,SERDESBG2PCS4XGMIUPI2XGMIENCODE,SERDESBG2PCS18PCIEUPI2ENCO DE,SERDESBG1PCS4XGMIUPI2XGMIENCODE,SERDESBG1PCS18PCIEUPI2ENCODE,SERDESBG0PCS4XGMIUPI2XGMIENCODE,SERDESB G0PCS18PCIEUPI2ENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAP0PCS21PCIEUP I2ENCODE,SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESAG3PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE]_up i2_aliasSMN	
	0h	
	ValidValues:	
0	Value	Description
	0h	0 - Detect & Replace with Substitution CMD + Substitution Mask
	1h	1 - Detect & Drop - Will respond back to PCS as if the command went through
	2h	2 - Detect & Insert Before - Substitution CMD will be insert before the incoming command.
	3h	3 - Detect & Insert After - Substitution CMD will be insert after the incoming command.
0	Enable. Read-write. Reset: 0. Enable the command translation function.	

CCD00PCS0CCDPCSCFGx0000B0F4...CCD11PCS1CCDPCSCFGx0000EEF4 (PCS::DXIO::UPI2_ENCODE_20_GMI3_CCD_LANE_CMDMASK)

Read-write. Reset: 0000_000Fh.

cmdMask Injection Value

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EEF4;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EEF4;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; CCD11PCS1CCDPCSCFG=5080_0000h

```

Bits	Description
31:4	Reserved.
3:0	InjectionCmdMask. Read-write. Reset: Fh. For GMI3 only. When command injection is enabled through the InjectionParamCode register, this value will be used for cmdMask.

CCD00PCS0CCDPCSCFGx0000B0F8...WAFLCNTRP5WAFL1x0000EEF8 (PCS::DXIO::LockCDR_Lookup)

Read-write. Reset: 0008_0688h.

LockCDR_Lookup

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EEF8;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EEF8;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD01PCS1CCDPCSCFG=3280_0000h

_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD02PCS1CCDPCSCFG=3480_0000h

_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD03PCS1CCDPCSCFG=3680_0000h

_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD04PCS1CCDPCSCFG=3880_0000h

_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD05PCS1CCDPCSCFG=3A80_0000h

_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD06PCS1CCDPCSCFG=3C80_0000h

_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD07PCS1CCDPCSCFG=3E80_0000h

_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD08PCS1CCDPCSCFG=4A80_0000h

_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD09PCS1CCDPCSCFG=4C80_0000h

_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD10PCS1CCDPCSCFG=4E80_0000h

_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F8; CCD11PCS1CCDPCSCFG=5080_0000h

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
0F8;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

443

444

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBROADCASTWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:22	Reserved.
21:16	LockCDR_Valid_Counter . Read-write. Reset: 08h. Used to extend LockCDR_Valid response back to the PCS . Encoder does not know which clock domain it will be received in. Originates in DXIO_refClk (400MHz). 6-bits to get us to below 10MHz if we need it.
15:12	Reserved.
11:9	LockCDR_Lookup_State3 . Read-write. Reset: 3h. PCS only supports two bits of LockCDR State. This is a lookup to map State = 3 to a three bit value to the PHY.
8:6	LockCDR_Lookup_State2 . Read-write. Reset: 2h. PCS only supports two bits of LockCDR State. This is a lookup to map State = 2 to a three bit value to the PHY.
5:3	LockCDR_Lookup_State1 . Read-write. Reset: 1h. PCS only supports two bits of LockCDR State. This is a lookup to map State = 1 to a three bit value to the PHY.
2:0	LockCDR_Lookup_State0 . Read-write. Reset: 0h. PCS only supports two bits of LockCDR State. This is a lookup to map State = 0 to a three bit value to the PHY.

CCD00PCS0CCDPCSCFGx0000B100...WAFLCNTRP5WAFL1x0000EF00 (PCS::DXIO::CMD0)

Reset: 0407_0A04h.

UPI2 Raw Control 0

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EF00;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EF00;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]00; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
100;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

447

448

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CB00; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CD00; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CF00; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBroadcastWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EF00; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:30	Reserved.
29	CODE3_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
28	CODE3_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
27:24	CODE3_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
23:22	Reserved.
21	CODE2_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
20	CODE2_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
19:16	CODE2_PRIORITY. Read-write. Reset: 7h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
15:14	Reserved.
13	CODE1_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
12	CODE1_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
11:8	CODE1_PRIORITY. Read-write. Reset: Ah. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

7:6	Reserved.
5	CODE0_FLUSH_IN_PROGRESS . Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
4	CODE0_FLUSH_REQ . Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
3:0	CODE0_PRIORITY . Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

CCD00PCS0CCDPCSCFGx0000B104...WAFLCNTRP5WAFL1x0000EF04 (PCS::DXIO::CMD1)

Reset: 0404_090Ah.

UPI2 Raw Control 1

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EF04;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h

_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EF04;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h

_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD01PCS1CCDPCSCFG=3280_0000h

_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD02PCS1CCDPCSCFG=3480_0000h

_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD03PCS1CCDPCSCFG=3680_0000h

_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD04PCS1CCDPCSCFG=3880_0000h

_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD05PCS1CCDPCSCFG=3A80_0000h

_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD06PCS1CCDPCSCFG=3C80_0000h

_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD07PCS1CCDPCSCFG=3E80_0000h

_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD08PCS1CCDPCSCFG=4A80_0000h

_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD09PCS1CCDPCSCFG=4C80_0000h

_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD10PCS1CCDPCSCFG=4E80_0000h

_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]04; CCD11PCS1CCDPCSCFG=5080_0000h

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]JENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
104;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

452

[illegible]

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CB04; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CD04; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CF04; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBroadcastWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EF04; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:30	Reserved.
29	CODE3_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
28	CODE3_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
27:24	CODE3_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
23:22	Reserved.
21	CODE2_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
20	CODE2_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
19:16	CODE2_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
15:14	Reserved.
13	CODE1_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
12	CODE1_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
11:8	CODE1_PRIORITY. Read-write. Reset: 9h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

7:6	Reserved.
5	CODE0_FLUSH_IN_PROGRESS . Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
4	CODE0_FLUSH_REQ . Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
3:0	CODE0_PRIORITY . Read-write. Reset: Ah. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

CCD00PCS0CCDPCSCFGx0000B108...WAFLCNTRP5WAFL1x0000EF08 (PCS::DXIO::CMD2)

Reset: 0804_0404h.

UPI2 Raw Control 2

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EF08;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EF08;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]08; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
108;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```


457

[illegible]

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CB08; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CD08; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CF08; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBroadcastWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EF08; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:30	Reserved.
29	CODE3_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
28	CODE3_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
27:24	CODE3_PRIORITY. Read-write. Reset: 8h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
23:22	Reserved.
21	CODE2_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
20	CODE2_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
19:16	CODE2_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
15:14	Reserved.
13	CODE1_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
12	CODE1_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
11:8	CODE1_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

7:6	Reserved.
5	CODE0_FLUSH_IN_PROGRESS . Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
4	CODE0_FLUSH_REQ . Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
3:0	CODE0_PRIORITY . Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

CCD00PCS0CCDPCSCFGx0000B10C...WAFLCNTRP5WAFL1x0000EF0C (PCS::DXIO::CMD3)

Reset: 0404_0404h.

UPI2 Raw Control 3

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EF0C;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EF0C;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]0C; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
10C;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

462

463

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CB0C; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CD0C; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CF0C; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBROADCASTWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EF0C; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:30	Reserved.
29	CODE3_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
28	CODE3_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
27:24	CODE3_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
23:22	Reserved.
21	CODE2_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
20	CODE2_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
19:16	CODE2_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
15:14	Reserved.
13	CODE1_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
12	CODE1_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
11:8	CODE1_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

7:6	Reserved.
5	CODE0_FLUSH_IN_PROGRESS . Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
4	CODE0_FLUSH_REQ . Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
3:0	CODE0_PRIORITY . Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

CCD00PCS0CCDPCSCFGx0000B110...WAFLCNTRP5WAFL1x0000EF10 (PCS::DXIO::CMD4)

Reset: 0404_0404h.

UPI2 Raw Control 4

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EF10;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EF10;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]10; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
110;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

467

468

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CB10; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CD10; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CF10; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODLANEBROADCASTWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EF10; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:30	Reserved.
29	CODE3_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
28	CODE3_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
27:24	CODE3_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
23:22	Reserved.
21	CODE2_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
20	CODE2_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
19:16	CODE2_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
15:14	Reserved.
13	CODE1_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
12	CODE1_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
11:8	CODE1_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

7:6	Reserved.
5	CODE0_FLUSH_IN_PROGRESS . Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
4	CODE0_FLUSH_REQ . Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
3:0	CODE0_PRIORITY . Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

CCD00PCS0CCDPCSCFGx0000B114...WAFLCNTRP5WAFL1x0000EF14 (PCS::DXIO::CMD5)

Reset: 0404_0304h.

UPI2 Raw Control 5

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EF14;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EF14;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]14; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
114;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

472

473

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CB14; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CD14; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CF14; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODLANEBROADCASTWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EF14; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:30	Reserved.
29	CODE3_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
28	CODE3_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
27:24	CODE3_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
23:22	Reserved.
21	CODE2_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
20	CODE2_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
19:16	CODE2_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
15:14	Reserved.
13	CODE1_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
12	CODE1_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
11:8	CODE1_PRIORITY. Read-write. Reset: 3h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

7:6	Reserved.
5	CODE0_FLUSH_IN_PROGRESS . Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
4	CODE0_FLUSH_REQ . Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
3:0	CODE0_PRIORITY . Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

CCD00PCS0CCDPCSCFGx0000B118...WAFLCNTRP5WAFL1x0000EF18 (PCS::DXIO::CMD6)

Reset: 0404_0404h.

UPI2 Raw Control 6

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EF18;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EF18;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]18; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
118;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

477

[illegible]

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CB18; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CD18; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CF18; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBroadcastWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EF18; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:30	Reserved.
29	CODE3_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
28	CODE3_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
27:24	CODE3_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
23:22	Reserved.
21	CODE2_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
20	CODE2_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
19:16	CODE2_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
15:14	Reserved.
13	CODE1_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
12	CODE1_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
11:8	CODE1_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

7:6	Reserved.
5	CODE0_FLUSH_IN_PROGRESS . Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
4	CODE0_FLUSH_REQ . Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
3:0	CODE0_PRIORITY . Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

CCD00PCS0CCDPCSCFGx0000B11C...WAFLCNTRP5WAFL1x0000EF1C (PCS::DXIO::CMD7)

Reset: 0404_0404h.

UPI2 Raw Control 7

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EF1C;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EF1C;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]1C; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
11C;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

482

483

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CB1C; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CD1C; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CF1C; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBroadcastWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EF1C; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:30	Reserved.
29	CODE3_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
28	CODE3_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
27:24	CODE3_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
23:22	Reserved.
21	CODE2_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
20	CODE2_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
19:16	CODE2_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
15:14	Reserved.
13	CODE1_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
12	CODE1_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
11:8	CODE1_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

7:6	Reserved.
5	CODE0_FLUSH_IN_PROGRESS . Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
4	CODE0_FLUSH_REQ . Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
3:0	CODE0_PRIORITY . Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

CCD00PCS0CCDPCSCFGx0000B1E0...WAFLCNTRP5WAFL1x0000EFE0 (PCS::DXIO::CMD56)

Reset: 0404_0404h.

UPI2 Raw Control 56

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EFE0;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EFE0;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E0; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
1E0;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

[illegible]

488

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CBE0; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CDE0; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CFE0; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBroadcastWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EFE0; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:30	Reserved.
29	CODE3_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
28	CODE3_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
27:24	CODE3_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
23:22	Reserved.
21	CODE2_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
20	CODE2_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
19:16	CODE2_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
15:14	Reserved.
13	CODE1_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
12	CODE1_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
11:8	CODE1_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

7:6	Reserved.
5	CODE0_FLUSH_IN_PROGRESS . Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
4	CODE0_FLUSH_REQ . Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
3:0	CODE0_PRIORITY . Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

CCD00PCS0CCDPCSCFGx0000B1E4...WAFLCNTRP5WAFL1x0000EFE4 (PCS::DXIO::CMD57)

Reset: 0404_0404h.

UPI2 Raw Control 57

```

_ccd0_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD00PCS0CCDPCSCFG=3070_0000h
_ccd[11:0]_instGMICONTAINER12ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS0CCDPCSCFGx0000EFE4;
CCD[11:00]PCS0CCDPCSCFG=[50,4E,4C,4A]70_0000,3[E,C,A,8,6,4,2,0]70_0000]h
_ccd0_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD00PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD00PCS1CCDPCSCFG=3080_0000h
_ccd[11:0]_instGMICONTAINER13ENCODELANEBROADCAST_upi2_aliasSMN; CCD[11:00]PCS1CCDPCSCFGx0000EFE4;
CCD[11:00]PCS1CCDPCSCFG=[50,4E,4C,4A]80_0000,3[E,C,A,8,6,4,2,0]80_0000]h
_ccd1_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD01PCS0CCDPCSCFG=3270_0000h
_ccd1_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD01PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD01PCS1CCDPCSCFG=3280_0000h
_ccd2_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD02PCS0CCDPCSCFG=3470_0000h
_ccd2_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD02PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD02PCS1CCDPCSCFG=3480_0000h
_ccd3_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD03PCS0CCDPCSCFG=3670_0000h
_ccd3_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD03PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD03PCS1CCDPCSCFG=3680_0000h
_ccd4_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD04PCS0CCDPCSCFG=3870_0000h
_ccd4_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD04PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD04PCS1CCDPCSCFG=3880_0000h
_ccd5_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD05PCS0CCDPCSCFG=3A70_0000h
_ccd5_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD05PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD05PCS1CCDPCSCFG=3A80_0000h
_ccd6_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD06PCS0CCDPCSCFG=3C70_0000h
_ccd6_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD06PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD06PCS1CCDPCSCFG=3C80_0000h
_ccd7_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD07PCS0CCDPCSCFG=3E70_0000h
_ccd7_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD07PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD07PCS1CCDPCSCFG=3E80_0000h
_ccd8_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD08PCS0CCDPCSCFG=4A70_0000h
_ccd8_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD08PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD08PCS1CCDPCSCFG=4A80_0000h
_ccd9_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD09PCS0CCDPCSCFG=4C70_0000h
_ccd9_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD09PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD09PCS1CCDPCSCFG=4C80_0000h
_ccd10_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD10PCS0CCDPCSCFG=4E70_0000h
_ccd10_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD10PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD10PCS1CCDPCSCFG=4E80_0000h
_ccd11_instGMICONTAINER12ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS0CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD11PCS0CCDPCSCFG=5070_0000h
_ccd11_instGMICONTAINER13ENCODE_lane[15:0]_upi2_aliasSMN;
CCD11PCS1CCDPCSCFGx0000_[CF,CD,CB,C9,C7,C5,C3,C1,BF,BD,BB,B9,B7,B5,B3,B1]E4; CCD11PCS1CCDPCSCFG=5080_0000h
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2E
NCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAI
NERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODEWAFL[1:0],SERDESAG3PCS7
XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2
XGMIENCODE]_lane0_upi2_aliasSMN;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000B
1E4;
SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SER
DESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E0
0000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h

```

492

493

_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane13_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CBE4; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane14_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CDE4; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODE,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODAWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_lane15_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000CFE4; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
_inst[SERDESAG3PCS37SATAUPI2ENCODE,GMICONTAINER[11:0]ENCODELANEBROADCAST,SERDESAG3PCS24SATAUPI2ENCODE,SERDESAP0PCS[37,24]SATAUPI2ENCODE,SERDESAG3PCS21PCIEUPI2ENCODE,SERDESBG[2:0]PCS18PCIEUPI2ENCODE,WAFLCONTAINERP5PCS17PCIEUPI2ENCODE,WAFLCONTAINERP4PCS16PCIEUPI2ENCODE,SERDESBP[3:1]PCS18PCIEUPI2ENCODE,SERDESAP0PCS21PCIEUPI2ENCODE,ENCODELANEBroadcastWAFL[1:0],SERDESAG3PCS7XGMIUPI2XGMIENCODE,SERDESBG[2:0]PCS4XGMIUPI2XGMIENCODE,SERDESBP[3:1]PCS4XGMIUPI2XGMIENCODE,SERDESAP0PCS7XGMIUPI2XGMIENCODE]_upi2_aliasSMN; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EFE4; SERDESAG3SATA1,GMICNTR[11:0]PCS,SERDESAG3SATA0,SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,19B00000,19A00000,17[E:C]0_0000,1[39:24]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:30	Reserved.
29	CODE3_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
28	CODE3_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
27:24	CODE3_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
23:22	Reserved.
21	CODE2_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
20	CODE2_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
19:16	CODE2_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.
15:14	Reserved.
13	CODE1_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
12	CODE1_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
11:8	CODE1_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

7:6	Reserved.
5	CODE0_FLUSH_IN_PROGRESS. Read-only. Reset: 0. 1 indicates that a flush request was received. 0 indicates that the flush request has completed.
4	CODE0_FLUSH_REQ. Read-write. Reset: 0. Rising edge of 0->1 will trigger a flush.
3:0	CODE0_PRIORITY. Read-write. Reset: 4h. 4-bit priority bucket for command code. 0xF is highest .. 0x0 is lowest.

GMICNTR0KPXx00000004...GMICNTR9PCSx00009004 (PCS::DXIO::TRANSACTION_STATUS_REGISTER0_IOD)

Transaction Debug Register

_inst[CONTAINER[11:0]KPXLCUKPFIFOGMI]_aliasSMN; GMICNTR[11:0]KPXx00000004;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_inst[CONTAINER[11:0]GMIPCSLCUGMI]_aliasSMN; GMICNTR[11:0]PCSx00009004;
GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h

Bits	Description
31:12	Reserved.
11:9	Consecutive_Transaction_Timeout. Read-only. Contains Transaction status if two consecutive transactions have timed out
8	Clear_Status. Write-only. Reset: 0. Write 1 to clear the register
7:5	Transaction_Status. Read-only. Description: 1 - Timeout 0 - Successful execution
4	Transaction_Type. Read-only. Description: 1 - Write Transaction 0 - Read Transaction
3:0	Register_Space. Read-only. Register space decode.

GMICNTR0KPXx0000001C...GMICNTR9PCSx0000901C (PCS::DXIO::LCU_OPERATIONAL_CONTROL_REGISTER1_IOD_GMI)

LCU Operational Control Register

_inst[CONTAINER[11:0]KPXLCUKPFIFOGMI]_aliasSMN; GMICNTR[11:0]KPXx0000001C;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_inst[CONTAINER[11:0]GMIPCSLCUGMI]_aliasSMN; GMICNTR[11:0]PCSx0000901C;
GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h

Bits	Description
31:7	Reserved.
6	RSMU_Slave_Reg_Error_ChickenBit. Read-write. Reset: 0. Disables use of RSMU_Slave_Reg_Error signal. Tied off to 0 when set
5	Tile_PG_Enable. Read-write. Reset: 0. Enable PCS PG Feature.
4	PHY_PG_Enable. Read-write. Reset: 0. Enable PHY PG Feature.
3	FIFO_Bypass_Ready. Read-only. Indicates that FIFO has been successfully bypassed
2	FIFO_Bypass_Enable. Read-write. Reset: 1. Bypasses LCU FIFO
1	Fast_Write_Enable. Read-write. Reset: 0. Enables Fast Write mode of transaction execution, where applicable
0	Clock_Gating_Enable. Read-write. Reset: 1. disable dynamic clock gating throughout LCU driven register destinations when set to 0; allow dynamic clk gating throughout same to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1

GMICNTR0KPXx00007000...GMICNTR9KPXx00008F80
(PCS::DXIO::UPI2_DECODE_20_GMI3_LANE_Local)

Read-write. Reset: 003F_3F06h.

Clock Gating & Local Reset Registers_instGMICONTAINER0DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR0KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
GMICNTR0KPX=1890_0000h_inst[GMICONTAINER[11:0]DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPXx00008F80;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h_instGMICONTAINER10DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR10KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
GMICNTR10KPX=19C0_0000h_instGMICONTAINER11DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR11KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
GMICNTR11KPX=19D0_0000h_instGMICONTAINER1DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR1KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
GMICNTR1KPX=18A0_0000h_instGMICONTAINER2DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR2KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
GMICNTR2KPX=18B0_0000h_instGMICONTAINER3DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR3KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
GMICNTR3KPX=18C0_0000h_instGMICONTAINER4DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR4KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
GMICNTR4KPX=18D0_0000h_instGMICONTAINER5DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR5KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
GMICNTR5KPX=1950_0000h_instGMICONTAINER6DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR6KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
GMICNTR6KPX=1960_0000h_instGMICONTAINER7DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR7KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
GMICNTR7KPX=1970_0000h_instGMICONTAINER8DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR8KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
GMICNTR8KPX=1980_0000h_instGMICONTAINER9DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR9KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;
GMICNTR9KPX=1990_0000h

Bits	Description
31:24	Reserved.
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:8	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
7:3	Reserved.
2	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable upi2 dynamic clock gating for this lane when set to 0; allow upi2 dyn clock gating to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1
1	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable upi2 dynamic clock gating for this lane when set to 0; allow upi2 dyn clock gating to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1
0	SwRst. Read-write. Reset: 0. Local SW Reset

GMICNTR0KPXx00007004...GMICNTR9KPXx00008F84
(PCS::DXIO::UPI2_DECODE_20_GMI3_LANE_Handshake)

Read-write. Reset: 0000_0003h.

Handshake Control_instGMICONTAINER0DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR0KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
GMICNTR0KPX=1890_0000h_inst[GMICONTAINER[11:0]DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPXx00008F84;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h_instGMICONTAINER10DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR10KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
GMICNTR10KPX=19C0_0000h_instGMICONTAINER11DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR11KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
GMICNTR11KPX=19D0_0000h_instGMICONTAINER1DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR1KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
GMICNTR1KPX=18A0_0000h_instGMICONTAINER2DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR2KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
GMICNTR2KPX=18B0_0000h_instGMICONTAINER3DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR3KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
GMICNTR3KPX=18C0_0000h_instGMICONTAINER4DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR4KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
GMICNTR4KPX=18D0_0000h_instGMICONTAINER5DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR5KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
GMICNTR5KPX=1950_0000h_instGMICONTAINER6DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR6KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
GMICNTR6KPX=1960_0000h_instGMICONTAINER7DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR7KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
GMICNTR7KPX=1970_0000h_instGMICONTAINER8DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR8KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
GMICNTR8KPX=1980_0000h_instGMICONTAINER9DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR9KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
GMICNTR9KPX=1990_0000h

Bits	Description
31:8	Reserved.
7:0	InjectionReqDelay. Read-write. Reset: 03h. Decoder will delay the S/W Injection command request this many clocks in its handshake to the PHY. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the PHY will sample on the arrival of the delayed request.

GMICNTR0KPXx00007008...GMICNTR9KPXx00008F88
(PCS::DXIO::UPI2_DECODE_20_GMI3_LANE_FSM)

Reset: 0000_0000h.

FSM Registers_instGMICONTAINER0DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR0KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR0KPX=1890_0000h_inst[GMICONTAINER[11:0]DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPXx00008F88;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h_instGMICONTAINER10DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR10KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR10KPX=19C0_0000h_instGMICONTAINER11DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR11KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR11KPX=19D0_0000h_instGMICONTAINER1DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR1KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR1KPX=18A0_0000h_instGMICONTAINER2DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR2KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR2KPX=18B0_0000h_instGMICONTAINER3DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR3KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR3KPX=18C0_0000h_instGMICONTAINER4DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR4KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR4KPX=18D0_0000h_instGMICONTAINER5DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR5KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR5KPX=1950_0000h_instGMICONTAINER6DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR6KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR6KPX=1960_0000h_instGMICONTAINER7DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR7KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR7KPX=1970_0000h_instGMICONTAINER8DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR8KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR8KPX=1980_0000h_instGMICONTAINER9DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR9KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
GMICNTR9KPX=1990_0000h

Bits	Description
31:16	Reserved.
15:12	DecoderFSMState . Read-only. Reset: 0h. Read only register for Decoder FSM State.
11:8	Reserved.
7:4	ForceFSMState . Read-write. Reset: 0h. Force register for Decoder FSM State. Will only be used if ForceFSMEn is asserted as well.
3:1	Reserved.
0	ForceFSMEnable . Read-write. Reset: 0. Force the Decoder FSM to programmed state. Debug feature. State will not move while this bit is active.

GMICNTR0KPXx0000700C...GMICNTR9KPXx00008F8C
(PCS::DXIO::UPI2_DECODE_20_GMI3_LANE_InjectionParamCode)

Read-write. Reset: 0000_0000h.

Injection Code & Parameter_instGMICONTAINER0DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR0KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR0KPX=1890_0000h_inst[GMICONTAINER[11:0]DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPXx00008F8C;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h_instGMICONTAINER10DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR10KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR10KPX=19C0_0000h_instGMICONTAINER11DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR11KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR11KPX=19D0_0000h_instGMICONTAINER1DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR1KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR1KPX=18A0_0000h_instGMICONTAINER2DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR2KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR2KPX=18B0_0000h_instGMICONTAINER3DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR3KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR3KPX=18C0_0000h_instGMICONTAINER4DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR4KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR4KPX=18D0_0000h_instGMICONTAINER5DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR5KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR5KPX=1950_0000h_instGMICONTAINER6DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR6KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR6KPX=1960_0000h_instGMICONTAINER7DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR7KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR7KPX=1970_0000h_instGMICONTAINER8DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR8KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR8KPX=1980_0000h_instGMICONTAINER9DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR9KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
GMICNTR9KPX=1990_0000h

Bits	Description
------	-------------

31:0	InjectionParamCode. Read-write. Reset: 0000_0000h. [31:8] - 24-bit Parameter used in command injection. [7:0] - 8-bit Code used in command injection. Writing to this register will initiate a command injection.
------	---

GMICNTR0KPXx00007010...GMICNTR9KPXx00008F90
(PCS::DXIO::UPI2_DECODE_20_GMI3_LANE_InjectionReadback)

Reset: 0000_1000h.

Injection Readback Registers_instGMICONTAINER0DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR0KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
GMICNTR0KPX=1890_0000h_inst[GMICONTAINER[11:0]DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPXx00008F90;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h_instGMICONTAINER10DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR10KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
GMICNTR10KPX=19C0_0000h_instGMICONTAINER11DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR11KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
GMICNTR11KPX=19D0_0000h_instGMICONTAINER1DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR1KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
GMICNTR1KPX=18A0_0000h_instGMICONTAINER2DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR2KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
GMICNTR2KPX=18B0_0000h_instGMICONTAINER3DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR3KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
GMICNTR3KPX=18C0_0000h_instGMICONTAINER4DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR4KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
GMICNTR4KPX=18D0_0000h_instGMICONTAINER5DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR5KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
GMICNTR5KPX=1950_0000h_instGMICONTAINER6DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR6KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
GMICNTR6KPX=1960_0000h_instGMICONTAINER7DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR7KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
GMICNTR7KPX=1970_0000h_instGMICONTAINER8DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR8KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
GMICNTR8KPX=1980_0000h_instGMICONTAINER9DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR9KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
GMICNTR9KPX=1990_0000h

Bits	Description
31:24	InjectionAckCount. Read-only. Reset: 00h. Count the number of times a command injection has been acknowledged.
23:16	InjectionReqCount. Read-only. Reset: 00h. Count the number of times a command injection has been requested.
15:14	Reserved.
13	CommandOverrideGranted. Read-only. Reset: 0. After writing CommandOverride, check this register is set to confirm that the override is active. After this, you can inject commands consecutively without interruption from the PCS .
12	CommandOverride. Read-write. Reset: 1. Write to '1' to flip the injection mux to injection mode. Useful for bursting injection commands, or blocking traffic upstream (as the case with PHY Reset). Not self clearing - must turn off after command override is complete.
11	Reserved.
10	InjectionInProgress. Read-only. Reset: 0. After writing InjectionParams, check this register is cleared before launching another injection.
9	InjectionError. Read-only. Reset: 0. Error from Injection Command.
8	Reserved.
7:0	InjectionResponse. Read-only. Reset: 00h. Response from Injection Command.

GMICNTR0KPXx00007014...GMICNTR9KPXx00008F94**(PCS::DXIO::UPI2_DECODE_20_GMI3_LANE_HWInjectionReadback)**

Read-only. Reset: 0000_0000h.

Hardware Injection Readback Registers_instGMICONTAINER0DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR0KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
GMICNTR0KPX=1890_0000h_inst[GMICONTAINER[11:0]DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPXx00008F94;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h_instGMICONTAINER10DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR10KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
GMICNTR10KPX=19C0_0000h_instGMICONTAINER11DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR11KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
GMICNTR11KPX=19D0_0000h_instGMICONTAINER1DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR1KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
GMICNTR1KPX=18A0_0000h_instGMICONTAINER2DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR2KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
GMICNTR2KPX=18B0_0000h_instGMICONTAINER3DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR3KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
GMICNTR3KPX=18C0_0000h_instGMICONTAINER4DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR4KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
GMICNTR4KPX=18D0_0000h_instGMICONTAINER5DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR5KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
GMICNTR5KPX=1950_0000h_instGMICONTAINER6DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR6KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
GMICNTR6KPX=1960_0000h_instGMICONTAINER7DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR7KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
GMICNTR7KPX=1970_0000h_instGMICONTAINER8DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR8KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
GMICNTR8KPX=1980_0000h_instGMICONTAINER9DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR9KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
GMICNTR9KPX=1990_0000h

Bits	Description
31:24	HWInjectionAckCount. Read-only. Reset: 00h. Count the number of times a command injection has been acknowledged.
23:16	HWInjectionReqCount. Read-only. Reset: 00h. Count the number of times a command injection has been requested.
15:10	Reserved.
9	HWInjectionError. Read-only. Reset: 0. Error from Injection Command.
8	Reserved.
7:0	HWInjectionResponse. Read-only. Reset: 00h. Response from Injection Command.

GMICNTR0KPXx00007018...GMICNTR9KPXx00008F98
(PCS::DXIO::UPI2_DECODE_20_GMI3_LANE_BlockAck)

Read-write. Reset: 0000_0103h.

Registers for Block Ack/Ready module

_instGMICONTAINER0DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR0KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; GMICNTR0KPX=1890_0000h	
_inst[GMICONTAINER[11:0]DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPXx00008F98; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h	
_instGMICONTAINER10DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR10KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; GMICNTR10KPX=19C0_0000h	
_instGMICONTAINER11DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR11KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; GMICNTR11KPX=19D0_0000h	
_instGMICONTAINER1DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR1KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; GMICNTR1KPX=18A0_0000h	
_instGMICONTAINER2DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR2KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; GMICNTR2KPX=18B0_0000h	
_instGMICONTAINER3DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR3KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; GMICNTR3KPX=18C0_0000h	
_instGMICONTAINER4DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR4KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; GMICNTR4KPX=18D0_0000h	
_instGMICONTAINER5DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR5KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; GMICNTR5KPX=1950_0000h	
_instGMICONTAINER6DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR6KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; GMICNTR6KPX=1960_0000h	
_instGMICONTAINER7DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR7KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; GMICNTR7KPX=1970_0000h	
_instGMICONTAINER8DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR8KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; GMICNTR8KPX=1980_0000h	
_instGMICONTAINER9DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR9KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; GMICNTR9KPX=1990_0000h	

Bits	Description
31:12	Reserved.
11:8	HWInjectionEnable. Read-write. Reset: 1h. Each HW Inject (0-TXFIFO/1-DXIO_PHY_GASKET/2-INTERNAL/3-RSVD) has an accompanying enable. Mostly a debug feature, but also good in case we need to disable asynchronous HW CMD Injection.
7:0	AckDelay. Read-write. Reset: 03h. Decoder will delay the command acknowledge this many clocks after blocking a command. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the Encoder will sample on the arrival of the delayed acknowledge.

**GMICNTR0KPXx00007068...GMICNTR9KPXx00008FE8
(PCS::DXIO::UPI2_DECODE_20_GMI3_LANE_CMDMASK)**

Read-write. Reset: 0000_000Fh.

cmdMask Injection Value_instGMICONTAINER0DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR0KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
GMICNTR0KPX=1890_0000h_inst[GMICONTAINER[11:0]DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPXx00008FE8;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h_instGMICONTAINER10DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR10KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
GMICNTR10KPX=19C0_0000h_instGMICONTAINER11DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR11KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
GMICNTR11KPX=19D0_0000h_instGMICONTAINER1DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR1KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
GMICNTR1KPX=18A0_0000h_instGMICONTAINER2DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR2KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
GMICNTR2KPX=18B0_0000h_instGMICONTAINER3DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR3KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
GMICNTR3KPX=18C0_0000h_instGMICONTAINER4DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR4KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
GMICNTR4KPX=18D0_0000h_instGMICONTAINER5DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR5KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
GMICNTR5KPX=1950_0000h_instGMICONTAINER6DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR6KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
GMICNTR6KPX=1960_0000h_instGMICONTAINER7DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR7KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
GMICNTR7KPX=1970_0000h_instGMICONTAINER8DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR8KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
GMICNTR8KPX=1980_0000h_instGMICONTAINER9DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR9KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
GMICNTR9KPX=1990_0000h

Bits	Description
31:4	Reserved.
3:0	InjectionCmdMask. Read-write. Reset: Fh. For GMI3 only. When command injection is enabled through the InjectionParamCode register, this value will be used for cmdMask.

GMICNTR0KPXx00007070...GMICNTR9KPXx00008FF0
(PCS::DXIO::UPI2_DECODE_20_GMI3_LANE_CMDSnifferGSKTReadback)

Read-only. Reset: 0000_0000h.

Readback the last command received by the Command Sniffer for the Gasket

_instGMICONTAINER0DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR0KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
GMICNTR0KPX=1890_0000h

_inst[GMICONTAINER[11:0]DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPXx00008FF0;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_instGMICONTAINER10DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR10KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
GMICNTR10KPX=19C0_0000h

_instGMICONTAINER11DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR11KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
GMICNTR11KPX=19D0_0000h

_instGMICONTAINER1DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR1KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
GMICNTR1KPX=18A0_0000h

_instGMICONTAINER2DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR2KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
GMICNTR2KPX=18B0_0000h

_instGMICONTAINER3DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR3KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
GMICNTR3KPX=18C0_0000h

_instGMICONTAINER4DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR4KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
GMICNTR4KPX=18D0_0000h

_instGMICONTAINER5DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR5KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
GMICNTR5KPX=1950_0000h

_instGMICONTAINER6DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR6KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
GMICNTR6KPX=1960_0000h

_instGMICONTAINER7DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR7KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
GMICNTR7KPX=1970_0000h

_instGMICONTAINER8DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR8KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
GMICNTR8KPX=1980_0000h

_instGMICONTAINER9DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR9KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
GMICNTR9KPX=1990_0000h

Bits	Description
31:8	CMDSnifferGSKTParam. Read-only. Reset: 00_0000h. Last Read Parameter by Command Sniffer.
7:0	CMDSnifferGSKTCode. Read-only. Reset: 00h. Last Read Code by Command Sniffer.

GMICNTR0KPXx00007074...GMICNTR9KPXx00008FF4**(PCS::DXIO::UPI2_DECODE_20_GMI3_LANE_CMDSnifferFIFOReadback)**

Read-only. Reset: 0000_0000h.

Readback the last command received by the Command Sniffer for TxFIFO

_instGMICONTAINER0DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR0KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
GMICNTR0KPX=1890_0000h_inst[GMICONTAINER[11:0]DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPXx00008FF4;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h_instGMICONTAINER10DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR10KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
GMICNTR10KPX=19C0_0000h_instGMICONTAINER11DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR11KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
GMICNTR11KPX=19D0_0000h_instGMICONTAINER1DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR1KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
GMICNTR1KPX=18A0_0000h_instGMICONTAINER2DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR2KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
GMICNTR2KPX=18B0_0000h_instGMICONTAINER3DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR3KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
GMICNTR3KPX=18C0_0000h_instGMICONTAINER4DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR4KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
GMICNTR4KPX=18D0_0000h_instGMICONTAINER5DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR5KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
GMICNTR5KPX=1950_0000h_instGMICONTAINER6DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR6KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
GMICNTR6KPX=1960_0000h_instGMICONTAINER7DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR7KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
GMICNTR7KPX=1970_0000h_instGMICONTAINER8DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR8KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
GMICNTR8KPX=1980_0000h_instGMICONTAINER9DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR9KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
GMICNTR9KPX=1990_0000h

Bits	Description
31:8	CMDSnifferFIFOParam. Read-only. Reset: 00_0000h. Last Read Parameter by Command Sniffer.
7:0	CMDSnifferFIFOCode. Read-only. Reset: 00h. Last Read Code by Command Sniffer.

**GMICNTR0KPXx00007078...GMICNTR9KPXx00008FF8
(PCS::DXIO::UPI2_DECODE_20_GMI3_LANE_Error_CmdReadback0)**

Read-write. Reset: 0000_0000h.

Readback the last command received by the Command Sniffer

_instGMICONTAINER0DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR0KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
GMICNTR0KPX=1890_0000h

_inst[GMICONTAINER[11:0]DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPXx00008FF8;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_instGMICONTAINER10DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR10KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
GMICNTR10KPX=19C0_0000h

_instGMICONTAINER11DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR11KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
GMICNTR11KPX=19D0_0000h

_instGMICONTAINER1DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR1KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
GMICNTR1KPX=18A0_0000h

_instGMICONTAINER2DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR2KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
GMICNTR2KPX=18B0_0000h

_instGMICONTAINER3DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR3KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
GMICNTR3KPX=18C0_0000h

_instGMICONTAINER4DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR4KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
GMICNTR4KPX=18D0_0000h

_instGMICONTAINER5DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR5KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
GMICNTR5KPX=1950_0000h

_instGMICONTAINER6DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR6KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
GMICNTR6KPX=1960_0000h

_instGMICONTAINER7DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR7KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
GMICNTR7KPX=1970_0000h

_instGMICONTAINER8DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR8KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
GMICNTR8KPX=1980_0000h

_instGMICONTAINER9DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR9KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
GMICNTR9KPX=1990_0000h

Bits	Description
31:8	Error_CmdParam. Read-write. Reset: 00_0000h. Last Read Parameter by Command Sniffer.
7:0	Error_CmdCode. Read-write. Reset: 00h. Last Read Code by Command Sniffer.

GMICNTR0KPXx0000707C...GMICNTR9KPXx00008FFC
(PCS::DXIO::UPI2_DECODE_20_GMI3_LANE_Error_CmdReadback1)

Read-write. Reset: 0000_0000h.

Readback the last command received by the Command Sniffer

_instGMICONTAINER0DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR0KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
GMICNTR0KPX=1890_0000h_inst[GMICONTAINER[11:0]DECODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]KPXx00008FFC;
GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h_instGMICONTAINER10DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR10KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
GMICNTR10KPX=19C0_0000h_instGMICONTAINER11DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR11KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
GMICNTR11KPX=19D0_0000h_instGMICONTAINER1DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR1KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
GMICNTR1KPX=18A0_0000h_instGMICONTAINER2DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR2KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
GMICNTR2KPX=18B0_0000h_instGMICONTAINER3DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR3KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
GMICNTR3KPX=18C0_0000h_instGMICONTAINER4DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR4KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
GMICNTR4KPX=18D0_0000h_instGMICONTAINER5DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR5KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
GMICNTR5KPX=1950_0000h_instGMICONTAINER6DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR6KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
GMICNTR6KPX=1960_0000h_instGMICONTAINER7DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR7KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
GMICNTR7KPX=1970_0000h_instGMICONTAINER8DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR8KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
GMICNTR8KPX=1980_0000h_instGMICONTAINER9DECODE_lane[15:0]_upi2_aliasSMN; GMICNTR9KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
GMICNTR9KPX=1990_0000h

Bits	Description
31:10	Reserved.
9	Error_ClearReadback. Read-write. Reset: 0. Write to 1 to clear Error_CmdReadback0 & Error_CmdReadback1 registers to capture the next cmdError.
8	Error_CmdError. Read-write. Reset: 0. Last Read Error by Command Sniffer.
7:0	Error_CmdResp. Read-write. Reset: 00h. Last Read Response by Command Sniffer.

GMICNTR0KPXx00014004...GMICNTR9KPXx00014FC4 (PCS::DXIO::SCRAMBLER_DYN_CLK_IOD)

Read-write. Reset: 013F_013Fh.

Control dynamic clock of PHY Clock.

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER0_aliasSMN;

GMICNTR0KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

GMICNTR0KPX=1890_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER10_aliasSMN;

GMICNTR10KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

GMICNTR10KPX=19C0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER11_aliasSMN;

GMICNTR11KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

GMICNTR11KPX=19D0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER1_aliasSMN;

GMICNTR1KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

GMICNTR1KPX=18A0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER2_aliasSMN;

GMICNTR2KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

GMICNTR2KPX=18B0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER3_aliasSMN;

GMICNTR3KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

GMICNTR3KPX=18C0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER4_aliasSMN;

GMICNTR4KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

GMICNTR4KPX=18D0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER5_aliasSMN;

GMICNTR5KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

GMICNTR5KPX=1950_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER6_aliasSMN;

GMICNTR6KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

GMICNTR6KPX=1960_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER7_aliasSMN;

GMICNTR7KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

GMICNTR7KPX=1970_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER8_aliasSMN;

GMICNTR8KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

GMICNTR8KPX=1980_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER9_aliasSMN;

GMICNTR9KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

GMICNTR9KPX=1990_0000h

Bits	Description
31:25	Reserved.
24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable upi2 dynamic clock gating when set to 0; allow dynamic clock gating to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:9	Reserved.
8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable upi2 dynamic clock gating when set to 0; allow dynamic clock gating to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1
7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

GMICNTR0KPXx00014008...GMICNTR9KPXx00014FC8 (PCS::DXIO::SCRAMBLER_CONTROL_IOD)

Read-write. Reset: 0000_0395h.

SCRAMBLER Control

```

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER0_aliasSMN;
GMICNTR0KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
GMICNTR0KPX=1890_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER10_aliasSMN;
GMICNTR10KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
GMICNTR10KPX=19C0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER11_aliasSMN;
GMICNTR11KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
GMICNTR11KPX=19D0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER1_aliasSMN;
GMICNTR1KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
GMICNTR1KPX=18A0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER2_aliasSMN;
GMICNTR2KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
GMICNTR2KPX=18B0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER3_aliasSMN;
GMICNTR3KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
GMICNTR3KPX=18C0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER4_aliasSMN;
GMICNTR4KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
GMICNTR4KPX=18D0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER5_aliasSMN;
GMICNTR5KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
GMICNTR5KPX=1950_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER6_aliasSMN;
GMICNTR6KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
GMICNTR6KPX=1960_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER7_aliasSMN;
GMICNTR7KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
GMICNTR7KPX=1970_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER8_aliasSMN;
GMICNTR8KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
GMICNTR8KPX=1980_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instCONTAINER9_aliasSMN;
GMICNTR9KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];
GMICNTR9KPX=1990_0000h

```

Bits	Description
31:10	Reserved.
9	pipelineOutData. Read-write. Reset: 1. when set to 1, output data from scrambler will be pipelined
8	dataValidClkGateEn. Read-write. Reset: 1. when set to 1, clock will be gated when data valid is low and KPX_RSMU_MGCG_ENABLE is also set to 1
7	bypassClkGateEn. Read-write. Reset: 1. when set to 1, clock will be gated when bypass is selected and KPX_RSMU_MGCG_ENABLE is also set to 1
6:3	deScrEnSKPnum. Read-write. Reset: 2h. num of SKP received before enable near PHY descrambler.DVRange(2-f)
2	bypassMode. Read-write. Reset: 1. Set to 0 to bypass encoding/decoding
1	bypassSymAlign. Read-write. Reset: 0. Set to 1 to bypass the symbol alignment.
0	Scrambler_Bypass_Enable. Read-write. Reset: 1. Set to 1 to bypass the scrambler.

GMICNTR0KPXx0001A004...GMICNTR9KPXx0001AF84 (PCS::DXIO::KPNP_PHY_DYN_CLK_IOD)

Read-write. Reset: 013F_013Fh.

Control dynamic clock of PHY Clock.

_blkPHY0_inst[CONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0001A004; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blkPHY1_inst[CONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0001A084; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blkPHY2_inst[CONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0001A104; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blkPHY3_inst[CONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0001A184; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blkPHYBROADCAST_inst[CONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0001AF84;

GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

Bits	Description
31:25	Reserved.
24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable dynamic clock gating when set to 0; allow dynamic clk gating to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:9	Reserved.
8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable dynamic clock gating when set to 0; allow dynamic clk gating to be enabled via KPX_RSMU_MGCG_ENABLE when set to 1
7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

GMICNTR0KPXx0001A020...GMICNTR9KPXx0001AFA0 (PCS::DXIO::KPNP_PHY_CONTROL_IOD)

Read-write. Reset: 0000_0000h.

PHY Control

_blkPHY0_inst[CONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0001A020; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blkPHY1_inst[CONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0001A0A0; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blkPHY2_inst[CONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0001A120; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blkPHY3_inst[CONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0001A1A0; GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

_blkPHYBROADCAST_inst[CONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]KPXx0001AFA0;

GMICNTR[11:0]KPX=[19D00000,19C00000,19[9:5]0_0000,18[D:9]0_0000]h

Bits	Description
31:28	Reserved.
27	mpllb_recal_skip_en. Read-write. Reset: 0. mpllb_recal_skip_en
26	mpllb_recal_force_en. Read-write. Reset: 0. mpllb_recal_force_en
25	mpllb_force_disable. Read-write. Reset: 0. mpllb_force_disable
24	mpllb_force_enable. Read-write. Reset: 0. mpllb_force_enable
23	mplla_recal_skip_en. Read-write. Reset: 0. mplla_recal_skip_en
22	mplla_recal_force_en. Read-write. Reset: 0. mplla_recal_force_en
21	mplla_force_disable. Read-write. Reset: 0. mplla_force_disable
20	mplla_force_enable. Read-write. Reset: 0. mplla_force_enable
19:16	mpllb_phy_lane. Read-write. Reset: 0h. mpllb phy lane control select
15:12	mplla_phy_lane. Read-write. Reset: 0h. mplla phy lane control select
11:8	cmn_phy_lane. Read-write. Reset: 0h. cmn phy lane control select
7:4	usrclk1_phy_lane. Read-write. Reset: 0h. usrclk1 phy lane control select
3:0	usrclk0_phy_lane. Read-write. Reset: 0h. usrclk0 phy lane control select

GMICNTR[0...9]PCSx00008000 (PCS::DXIO::DXIO_HWDID_IOD)

Read-only. Reset: 0620_A000h.

The DXIO Hardware Discovery ID Register (DXIO_HDID) register may be interrogated by system software in order to determine the presence, type, and source of a protocol [PCS](#), and the associated DXIO discovery data-structures. Where the presence of a PCS component is determined, this register contains information that informs software of the specific version and revision of the component, nominally expressed as: HwMajVer.HwMinVer.HwRev

_inst[GMICONTAINER[11:0]]_aliasSMN; GMICNTR[11:0]PCSx00008000; GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h

Bits	Description
31:26	PCS_Vendor_ID. Read-only. Reset: 01h. Description: identifies the vendor of the PCS solution. Currently, the following PCS vendor values are defined: 01h : Advanced Micro Devices (AMD) 10h : Vendor1 all other values are reserved.
25:20	Protocol_PCS. Read-only. Reset: 22h. Description: identifies the SERDES protocol of the PCS instance associated with this register. Currently, the following PCS protocol values are defined: 01h : PCI Express 02h : USB 03h : SATA 08h : Digital Display 10h : Ethernet 20h : GOP 22h : GMI all other values are reserved.
19:13	Hardware_Major_Version_Number. Read-only. Reset: 05h. identifies the major IP version of the hardware component to software. This value should remain stable across all silicon revisions of the product on which this IP is deployed
12:6	Hardware_Minor_Version_Number. Read-only. Reset: 00h. identifies the minor IP version of the hardware component to software. This value should remain stable across all silicon revisions of the product on which this IP is deployed
5:0	Hardware_Revision. Read-only. Reset: 00h. identifies the hardware revision of the hardware component to software. This value must be 00h on the initial silicon revision and should be incremented, as required, on subsequent silicon revisions

GMICNTR0PCSx0000A000...GMICNTR9PCSx0000AF80 (PCS::DXIO::KPDMX_20_GMI3_LANE_TEMP)

Read-only.

spare Register

_chiplet[15:0]_instGMICONTAINER0_aliasSMN; GMICNTR0PCSx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR0PCS=1330_0000h

_inst[GMICONTAINER[11:0]KPDMXLANEBroadcast]_aliasSMN; GMICNTR[11:0]PCSx0000AF80;

GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h

_chiplet[15:0]_instGMICONTAINER10_aliasSMN; GMICNTR10PCSx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;

GMICNTR10PCS=19A0_0000h

_chiplet[15:0]_instGMICONTAINER11_aliasSMN; GMICNTR11PCSx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0;

GMICNTR11PCS=19B0_0000h

_chiplet[15:0]_instGMICONTAINER1_aliasSMN; GMICNTR1PCSx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR1PCS=1340_0000h

_chiplet[15:0]_instGMICONTAINER2_aliasSMN; GMICNTR2PCSx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR2PCS=1350_0000h

_chiplet[15:0]_instGMICONTAINER3_aliasSMN; GMICNTR3PCSx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR3PCS=1360_0000h

_chiplet[15:0]_instGMICONTAINER4_aliasSMN; GMICNTR4PCSx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR4PCS=1370_0000h

_chiplet[15:0]_instGMICONTAINER5_aliasSMN; GMICNTR5PCSx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR5PCS=1380_0000h

_chiplet[15:0]_instGMICONTAINER6_aliasSMN; GMICNTR6PCSx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR6PCS=1390_0000h

_chiplet[15:0]_instGMICONTAINER7_aliasSMN; GMICNTR7PCSx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR7PCS=17C0_0000h

_chiplet[15:0]_instGMICONTAINER8_aliasSMN; GMICNTR8PCSx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR8PCS=17D0_0000h

_chiplet[15:0]_instGMICONTAINER9_aliasSMN; GMICNTR9PCSx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; GMICNTR9PCS=17E0_0000h

Bits	Description
------	-------------

31:20	Reserved.
-------	-----------

19:13	HwMajVer. Read-only. spare Register
-------	--

12:6	HwMinVer. Read-only. spare Register
------	--

5:0	HwRev. Read-only. spare Register
-----	---

GMICNTR0PCSx0000B000...GMICNTR9PCSx0000EE00**(PCS::DXIO::UPI2_ENCODE_20_GMI3_LANE_Local)**

Read-write. Reset: 0000_0000h.

Local Reset Control

_instGMICONTAINER0_ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR0PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

GMICNTR0PCS=1330_0000h

_inst[GMICONTAINER[11:0]ENCODELANEBroadcast]_upi2_aliasSMN; GMICNTR[11:0]PCSx0000EE00;

GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h

_instGMICONTAINER10_ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR10PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

GMICNTR10PCS=19A0_0000h

_instGMICONTAINER11_ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR11PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

GMICNTR11PCS=19B0_0000h

_instGMICONTAINER1_ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR1PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

GMICNTR1PCS=1340_0000h

_instGMICONTAINER2_ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR2PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

GMICNTR2PCS=1350_0000h

_instGMICONTAINER3_ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR3PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

GMICNTR3PCS=1360_0000h

_instGMICONTAINER4_ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR4PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

GMICNTR4PCS=1370_0000h

_instGMICONTAINER5_ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR5PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

GMICNTR5PCS=1380_0000h

_instGMICONTAINER6_ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR6PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

GMICNTR6PCS=1390_0000h

_instGMICONTAINER7_ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR7PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

GMICNTR7PCS=17C0_0000h

_instGMICONTAINER8_ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR8PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

GMICNTR8PCS=17D0_0000h

_instGMICONTAINER9_ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR9PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

GMICNTR9PCS=17E0_0000h

Bits	Description
------	-------------

31:1	Reserved.
------	-----------

0	SwRst. Read-write. Reset: 0. Local SW Reset
---	--

GMICNTR0PCSx0000B004...GMICNTR9PCSx0000EE04
(PCS::DXIO::UPI2_ENCODE_20_GMI3_LANE_DYN_CLK)

Read-write. Reset: 013F_013Fh.

Control dynamic clock of Encoder/Packetizer

_instGMICONTAINER0ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR0PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
GMICNTR0PCS=1330_0000h_inst[GMICONTAINER[11:0]ENCODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]PCSx0000EE04;
GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h_instGMICONTAINER10ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR10PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
GMICNTR10PCS=19A0_0000h_instGMICONTAINER11ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR11PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
GMICNTR11PCS=19B0_0000h_instGMICONTAINER1ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR1PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
GMICNTR1PCS=1340_0000h_instGMICONTAINER2ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR2PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
GMICNTR2PCS=1350_0000h_instGMICONTAINER3ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR3PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
GMICNTR3PCS=1360_0000h_instGMICONTAINER4ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR4PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
GMICNTR4PCS=1370_0000h_instGMICONTAINER5ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR5PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
GMICNTR5PCS=1380_0000h_instGMICONTAINER6ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR6PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
GMICNTR6PCS=1390_0000h_instGMICONTAINER7ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR7PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
GMICNTR7PCS=17C0_0000h_instGMICONTAINER8ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR8PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
GMICNTR8PCS=17D0_0000h_instGMICONTAINER9ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR9PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
GMICNTR9PCS=17E0_0000h

Bits	Description
31:25	Reserved.
24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable upi2 dynamic clock gating for this lane when set to 0; allow upi2 dyn clock gating to be enabled via PCS_RSMU_MGCG_ENABLE when set to 1
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:9	Reserved.
8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 1. disable upi2 dynamic clock gating for this lane when set to 0; allow upi2 dyn clock gating to be enabled via PCS_RSMU_MGCG_ENABLE when set to 1
7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

GMICNTR0PCSx0000B008...GMICNTR9PCSx0000EE08
(PCS::DXIO::UPI2_ENCODE_20_GMI3_LANE_Select)

Reset: 0000_1EB0h.

Select Mux Control_instGMICONTAINER0ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR0PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
GMICNTR0PCS=1330_0000h_inst[GMICONTAINER[11:0]ENCODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]PCSx0000EE08;
GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h_instGMICONTAINER10ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR10PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
GMICNTR10PCS=19A0_0000h_instGMICONTAINER11ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR11PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
GMICNTR11PCS=19B0_0000h_instGMICONTAINER1ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR1PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
GMICNTR1PCS=1340_0000h_instGMICONTAINER2ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR2PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
GMICNTR2PCS=1350_0000h_instGMICONTAINER3ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR3PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
GMICNTR3PCS=1360_0000h_instGMICONTAINER4ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR4PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
GMICNTR4PCS=1370_0000h_instGMICONTAINER5ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR5PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
GMICNTR5PCS=1380_0000h_instGMICONTAINER6ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR6PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
GMICNTR6PCS=1390_0000h_instGMICONTAINER7ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR7PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
GMICNTR7PCS=17C0_0000h_instGMICONTAINER8ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR8PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
GMICNTR8PCS=17D0_0000h_instGMICONTAINER9ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR9PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
GMICNTR9PCS=17E0_0000h

Bits	Description
31:28	SelectFSMState. Read-only. Reset: 0h. Read only register for Select FSM State.
27	FSMCMDSelct. Read-only. Reset: 0. Single bit to determine if command path is selected.
26	FSMDataSelect. Read-only. Reset: 0. Single bit to determine if data path is selected.
25	FSMReplayEn. Read-only. Reset: 0. Single bit to determine if Replay is Enabled.
24	FSMLoopbackDisable. Read-only. Reset: 0. Single bit to determine if Loopback is Disabled.
23:20	ForceFSMState. Read-write. Reset: 0h. Force register for Select FSM State. Will only be used if ForceFSMEn is asserted as well.
19	ForceFSMEnable. Read-write. Reset: 0. Force the Encoder Selection FSM to programmed state. Debug feature. State will not move while this bit is active.
18	InjectOverPCS. Read-write. Reset: 0. Debug bit to give injection cmd_request priority over existing PCS commands in the FSM.
17:16	Reserved.
15	DisableAutoRelockCDRPS0Check. Read-write. Reset: 0. For the case Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls, it will check Tx/Rx Power States (=0) before issuing another Relock command. Write to 1 to disable this check.
14	EnableTxPLLSafeRecover. Read-write. Reset: 0. EnableTxPLLSafeRecover - Will send out TxInitPrep/TxInit on a TxPLL Safe Recover command.
13	DisableRelockCDRAtomic. Read-write. Reset: 0. For debug purposes. Will disable logic that block other commands until back-to-back atomic RxRelockCDR is finished.
12:9	EnableRelockCDR. Read-write. Reset: Fh. Description: EnableRelockCDR[0] - Enable Auto-RelockCDR on LockCDR_State = 2/3. EnableRelockCDR[1] - Enable Auto-RelockCDR on on certain SafeRecover_Requests. EnableRelockCDR[2] - Enable Auto-RelockCDR on on certain RxSrvCommand Requests. EnableRelockCDR[3] - Enable Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls.

8	EnableUsrClkLast. Read-write. Reset: 0. On the PLL Shutdown case, where UsrClk and TxRxPS commands can come concurrently, this logic ensures that the TxRxPS will be non-PS0 otherwise UsrClk command will be held back.
7	BlockTxInit. Read-write. Reset: 1. This logic will hold back the Tx_InitPrep & Tx_Init Requests when in non-PS0 state.
6	Reserved.
5	DisableHoldAck. Read-write. Reset: 1. In the priority encoder, there is a layer to hold all acks to return at the same time which ensures that all commands get a chance to send to the PHY. Setting this bit to 1 will disable the hold layer, reducing command latency but also risking starving lower priority commands from being serviced.
4	EnableLpbk. Read-write. Reset: 1. Default is enabled (1). If PCS is an unselected client to the PHY, can program to 0 and encoder will not provide a loopback response back to the PCS. This will essentially lock up the PCS until it is connected, but good for debug or if we want the PCS to stall until we are ready.
3:2	Reserved.
1	SkipReplay. Read-write. Reset: 0. Skip the Replay state in the Select FSM.
0	Select. Read-write. Reset: 0. Writing to 1 will kick off FSM to give the PCS access to the PHY for this lane. Please note, when connecting, the KPMX/KPDMX must be programmed first. When deselecting, the FSM will wait for last command to finish, then disconnect PCS access to the PHY for this lane.

GMICNTR0PCSx0000B00C...GMICNTR9PCSx0000EE0C (PCS::DXIO::UPI2_ENCODE_20_GMI3_LANE_Handshake)

Reset: 0000_0003h.

Handshake Control

_instGMICONTAINER0ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR0PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
GMICNTR0PCS=1330_0000h

_inst[GMICONTAINER[11:0]ENCODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]PCSx0000EE0C;
GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h

_instGMICONTAINER10ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR10PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
GMICNTR10PCS=19A0_0000h

_instGMICONTAINER11ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR11PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
GMICNTR11PCS=19B0_0000h

_instGMICONTAINER1ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR1PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
GMICNTR1PCS=1340_0000h

_instGMICONTAINER2ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR2PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
GMICNTR2PCS=1350_0000h

_instGMICONTAINER3ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR3PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
GMICNTR3PCS=1360_0000h

_instGMICONTAINER4ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR4PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
GMICNTR4PCS=1370_0000h

_instGMICONTAINER5ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR5PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
GMICNTR5PCS=1380_0000h

_instGMICONTAINER6ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR6PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
GMICNTR6PCS=1390_0000h

_instGMICONTAINER7ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR7PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
GMICNTR7PCS=17C0_0000h

_instGMICONTAINER8ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR8PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
GMICNTR8PCS=17D0_0000h

_instGMICONTAINER9ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR9PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
GMICNTR9PCS=17E0_0000h

Bits	Description
31:29	HandshakeState. Read-only. Reset: 0h. Read only register for UPI2 Handshake State.
28:8	Reserved.
7:0	ReqDelay. Read-write. Reset: 03h. Encoder will delay the command request this many clocks in its handshake to the PHY. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the PHY will sample on the arrival of the delayed request.

GMICNTR0PCSx0000B010...GMICNTR9PCSx0000EE10
(PCS::DXIO::UPI2_ENCODE_20_GMI3_LANE_Handshake_RO)

Read-only. Reset: 0000_0000h.

Handshake Readonly

_instGMICONTAINER0ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR0PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
GMICNTR0PCS=1330_0000h

_inst[GMICONTAINER[11:0]ENCODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]PCSx0000EE10;
GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h

_instGMICONTAINER10ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR10PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
GMICNTR10PCS=19A0_0000h

_instGMICONTAINER11ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR11PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
GMICNTR11PCS=19B0_0000h

_instGMICONTAINER1ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR1PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
GMICNTR1PCS=1340_0000h

_instGMICONTAINER2ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR2PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
GMICNTR2PCS=1350_0000h

_instGMICONTAINER3ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR3PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
GMICNTR3PCS=1360_0000h

_instGMICONTAINER4ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR4PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
GMICNTR4PCS=1370_0000h

_instGMICONTAINER5ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR5PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
GMICNTR5PCS=1380_0000h

_instGMICONTAINER6ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR6PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
GMICNTR6PCS=1390_0000h

_instGMICONTAINER7ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR7PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
GMICNTR7PCS=17C0_0000h

_instGMICONTAINER8ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR8PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
GMICNTR8PCS=17D0_0000h

_instGMICONTAINER9ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR9PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
GMICNTR9PCS=17E0_0000h

Bits	Description
31:8	ActiveCommandParam. Read-only. Reset: 00_0000h. Read only register to read the active command parameter to the PHY.
7:0	ActiveCommandCode. Read-only. Reset: 00h. Read only register to read the active command code to the PHY.

GMICNTR0PCSx0000B014...GMICNTR9PCSx0000EE14
(PCS::DXIO::UPI2_ENCODE_20_GMI3_LANE_LockoutFuse)

Read-write. Reset: 0000_0000h.

Lockout the client from being able to connect.

_instGMICONTAINER0ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR0PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
GMICNTR0PCS=1330_0000h

_inst[GMICONTAINER[11:0]ENCODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]PCSx0000EE14;
GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h

_instGMICONTAINER10ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR10PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
GMICNTR10PCS=19A0_0000h

_instGMICONTAINER11ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR11PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
GMICNTR11PCS=19B0_0000h

_instGMICONTAINER1ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR1PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
GMICNTR1PCS=1340_0000h

_instGMICONTAINER2ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR2PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
GMICNTR2PCS=1350_0000h

_instGMICONTAINER3ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR3PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
GMICNTR3PCS=1360_0000h

_instGMICONTAINER4ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR4PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
GMICNTR4PCS=1370_0000h

_instGMICONTAINER5ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR5PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
GMICNTR5PCS=1380_0000h

_instGMICONTAINER6ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR6PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
GMICNTR6PCS=1390_0000h

_instGMICONTAINER7ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR7PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
GMICNTR7PCS=17C0_0000h

_instGMICONTAINER8ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR8PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
GMICNTR8PCS=17D0_0000h

_instGMICONTAINER9ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR9PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
GMICNTR9PCS=17E0_0000h

Bits	Description
31:1	Reserved.
0	LockoutFuse. Read-write. Reset: 0. Writing 1 to this register will force the Select to 0. It is a W1RO register.

GMICNTR0PCSx0000B018...GMICNTR9PCSx0000EE18
(PCS::DXIO::UPI2_ENCODE_20_GMI3_LANE_InjectionParamCode)

Read-write. Reset: 0000_0000h.

Command Injection Parameters_instGMICONTAINER0ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR0PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
GMICNTR0PCS=1330_0000h_inst[GMICONTAINER[11:0]ENCODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]PCSx0000EE18;
GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h_instGMICONTAINER10ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR10PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
GMICNTR10PCS=19A0_0000h_instGMICONTAINER11ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR11PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
GMICNTR11PCS=19B0_0000h_instGMICONTAINER1ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR1PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
GMICNTR1PCS=1340_0000h_instGMICONTAINER2ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR2PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
GMICNTR2PCS=1350_0000h_instGMICONTAINER3ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR3PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
GMICNTR3PCS=1360_0000h_instGMICONTAINER4ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR4PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
GMICNTR4PCS=1370_0000h_instGMICONTAINER5ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR5PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
GMICNTR5PCS=1380_0000h_instGMICONTAINER6ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR6PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
GMICNTR6PCS=1390_0000h_instGMICONTAINER7ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR7PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
GMICNTR7PCS=17C0_0000h_instGMICONTAINER8ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR8PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
GMICNTR8PCS=17D0_0000h_instGMICONTAINER9ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR9PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
GMICNTR9PCS=17E0_0000h

Bits	Description
31:0	InjectionParamCode. Read-write. Reset: 0000_0000h. [31:8] - 24-bit Parameter used in command injection. [7:0] - 8-bit Code used in command injection. Writing to this register will initiate a command injection.

**GMICNTR0PCSx0000B01C...GMICNTR9PCSx0000EE1C
(PCS::DXIO::UPI2_ENCODE_20_GMI3_LANE_InjectionReadback)**

Reset: 0000_0000h.

Command Injection Readback Registers_instGMICONTAINER0ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR0PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
GMICNTR0PCS=1330_0000h_inst[GMICONTAINER[11:0]ENCODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]PCSx0000EE1C;
GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h_instGMICONTAINER10ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR10PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
GMICNTR10PCS=19A0_0000h_instGMICONTAINER11ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR11PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
GMICNTR11PCS=19B0_0000h_instGMICONTAINER1ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR1PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
GMICNTR1PCS=1340_0000h_instGMICONTAINER2ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR2PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
GMICNTR2PCS=1350_0000h_instGMICONTAINER3ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR3PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
GMICNTR3PCS=1360_0000h_instGMICONTAINER4ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR4PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
GMICNTR4PCS=1370_0000h_instGMICONTAINER5ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR5PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
GMICNTR5PCS=1380_0000h_instGMICONTAINER6ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR6PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
GMICNTR6PCS=1390_0000h_instGMICONTAINER7ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR7PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
GMICNTR7PCS=17C0_0000h_instGMICONTAINER8ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR8PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
GMICNTR8PCS=17D0_0000h_instGMICONTAINER9ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR9PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
GMICNTR9PCS=17E0_0000h

Bits	Description
31:24	InjectionAckCount. Read-only. Reset: 00h. Count the number of times a command injection has been acknowledged.
23:16	InjectionReqCount. Read-only. Reset: 00h. Count the number of times a command injection has been requested.
15:14	Reserved.
13	CommandOverrideGranted. Read-only. Reset: 0. After writing CommandOverride, check this register is set to confirm that the override is active. After this, you can inject commands consecutively without interruption from the PCS .
12	CommandOverride. Read-write. Reset: 0. Write to '1' to flip the injection mux to injection mode. Useful for bursting injection commands, or blocking traffic upstream (as the case with PHY Reset). Not self clearing - must turn off after command override is complete.
11	Reserved.
10	InjectionInProgress. Read-only. Reset: 0. After writing InjectionParams, check this register is cleared before launching another injection.
9	InjectionError. Read-only. Reset: 0. Error from Injection Command.
8	Reserved.
7:0	InjectionResponse. Read-only. Reset: 00h. Response from Injection Command.

GMICNTR0PCSx0000B0F4...GMICNTR9PCSx0000EEF4
(PCS::DXIO::UPI2_ENCODE_20_GMI3_LANE_CMDMASK)

Read-write. Reset: 0000_000Fh.	
cmdMask Injection Value	
_instGMICONTAINER0ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR0PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; GMICNTR0PCS=1330_0000h	
_inst[GMICONTAINER[11:0]ENCODELANEBROADCAST]_upi2_aliasSMN; GMICNTR[11:0]PCSx0000EEF4; GMICNTR[11:0]PCS=[19B00000,19A00000,17[E:C]0_0000,13[9:3]0_0000]h	
_instGMICONTAINER10ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR10PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; GMICNTR10PCS=19A0_0000h	
_instGMICONTAINER11ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR11PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; GMICNTR11PCS=19B0_0000h	
_instGMICONTAINER1ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR1PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; GMICNTR1PCS=1340_0000h	
_instGMICONTAINER2ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR2PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; GMICNTR2PCS=1350_0000h	
_instGMICONTAINER3ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR3PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; GMICNTR3PCS=1360_0000h	
_instGMICONTAINER4ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR4PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; GMICNTR4PCS=1370_0000h	
_instGMICONTAINER5ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR5PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; GMICNTR5PCS=1380_0000h	
_instGMICONTAINER6ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR6PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; GMICNTR6PCS=1390_0000h	
_instGMICONTAINER7ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR7PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; GMICNTR7PCS=17C0_0000h	
_instGMICONTAINER8ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR8PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; GMICNTR8PCS=17D0_0000h	
_instGMICONTAINER9ENCODE_lane[15:0]_upi2_aliasSMN; GMICNTR9PCSx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4; GMICNTR9PCS=17E0_0000h	
Bits	Description
31:4	Reserved.
3:0	InjectionCmdMask. Read-write. Reset: Fh. For GMI3 only. When command injection is enabled through the InjectionParamCode register, this value will be used for cmdMask.

SERDESAG3KPXx00000004...SERDESBP3XGMIx00009004
(PCS::DXIO::TRANSACTION_STATUS_REGISTER0_SERDES_IOD)

Transaction Debug Register	
_inst[AG3KPX7KPFIFO,BG[2:0]KPX4KPFIFO,BP[3:1]KPX4KPFIFO,AP0KPX7KPFIFO]_aliasSMN; SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00000004; SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[86:7F]0_0000h	
_inst[AG3PCS[37,24]SATA SATA,AP0PCS[37,24]SATA SATA,AG3PCS21PCIEPCIE,BG[2:0]PCS18PCIEPCIE,BP[3:1]PCS18PCIEPCIE,AP0PCS21PCIEPCIE,AG3PCS7XGMIGOP,BG[2:0]PCS4XGMIGOP,BP[3:1]PCS4XGMIGOP,AP0PCS7XGMIGOP]_aliasSMN; SERDESAG3SATA[1:0],SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00009004; SERDESAG3SATA[1:0],SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,1[32:2C]0_0000,12[9:6]0_0000,1[21:1A]0_0000]h	
Bits	Description
31:12	Reserved.
11:9	Consecutive_Transaction_Timeout. Read-only. Contains Transaction status if two consecutive transactions have timed out
8	Clear_Status. Write-only. Reset: 0. Write 1 to clear the register
7:5	Transaction_Status. Read-only. Description: 1 - Timeout 0 - Successful execution
4	Transaction_Type. Read-only. Description: 1 - Write Transaction 0 - Read Transaction
3:0	Register_Space. Read-only. Register space decode.

SERDESAG3KPXx0000001C...SERDESBP3XGMIx0000901C
(PCS::DXIO::LCU_OPERATIONAL_CONTROL_REGISTER1)
LCU Operational Control Register

_inst[AG3KPX7KPFIFO,BG[2:0]KPX4KPFIFO,BP[3:1]KPX4KPFIFO,AP0KPX7KPFIFO]_aliasSMN;
 SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0000001C;
 SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[86:7F]0_0000h

_inst[AG3PCS[37,24]SATA_SATA,AP0PCS[37,24]SATA_SATA,AG3PCS21PCIEPCIE,BG[2:0]PCS18PCIEPCIE,BP[3:1]PCS18PCIEPCIE,AP0PCS21PCIEPCIE,AG3PCS7XGMIGOP,BG[2:0]PCS4XGMIGOP,BP[3:1]PCS4XGMIGOP,AP0PCS7XGMIGOP]_aliasSMN;
 SERDESAG3SATA[1:0],SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000901C;
 SERDESAG3SATA[1:0],SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[19E00000,1[32:2C]0_0000,12[9:6]0_0000,1[21:1A]0_0000]h

Bits	Description
31:7	Reserved.
6	RSMU_Slave_Reg_Error_ChickenBit. Read-write. Reset: 0. Disables use of RSMU_Slave_Reg_Error signal. Tied off to 0 when set
5	Tile_PG_Enable. Read-write. Reset: 0. Enable PCS PG Feature.
4	PHY_PG_Enable. Read-write. Reset: 0. Enable PHY PG Feature.
3	FIFO_Bypass_Ready. Read-only. Indicates that FIFO has been successfully bypassed
2	FIFO_Bypass_Enable. Read-write. Reset: 1. Bypasses LCU FIFO
1	Fast_Write_Enable. Read-write. Reset: 0. Enables Fast Write mode of transaction execution, where applicable
0	Clock_Gating_Enable. Read-write. Reset: 0. Enables clock gating throughout LCU driven register destinations

SERDESAG3KPXx00001000...SERDESBP3KPX0x00002F80
(PCS::DXIO::KPMX_SERDES_LANE_LN_LaneLocal)

Read-write. Reset: 0000_0000h.

Local Reset

_chiplet[15:0]_instSERDESAG3_aliasSMN; SERDESAG3KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESAG3KPX=1860_0000h

_inst[SERDESAG3KPMXLANE_BROADCAST,SERDESBG[2:0]KPMXLANE_BROADCAST,SERDESBP[3:1]KPMXLANE_BROADCAST,SERDESAP0KPMXLANE_BROADCAST]_aliasSMN; SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00002F80;
 SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[86:7F]0_0000h

_chiplet[15:0]_instSERDESAP0_aliasSMN; SERDESAP0KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESAP0KPX=17F0_0000h

_chiplet[15:0]_instSERDESBG0_aliasSMN; SERDESBG0KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBG0KPX0=1830_0000h

_chiplet[15:0]_instSERDESBG1_aliasSMN; SERDESBG1KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBG1KPX0=1840_0000h

_chiplet[15:0]_instSERDESBG2_aliasSMN; SERDESBG2KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBG2KPX0=1850_0000h

_chiplet[15:0]_instSERDESBP1_aliasSMN; SERDESBP1KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBP1KPX0=1800_0000h

_chiplet[15:0]_instSERDESBP2_aliasSMN; SERDESBP2KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBP2KPX0=1810_0000h

_chiplet[15:0]_instSERDESBP3_aliasSMN; SERDESBP3KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBP3KPX0=1820_0000h

Bits	Description
31:1	Reserved.
0	SwRst. Read-write. Reset: 0. Local SW Reset

SERDESAG3KPXx00001004...SERDESBP3KPX0x00002F84
(PCS::DXIO::KPMX_SERDES_LANE_LN_Controller)

Reset: 0000_FF12h.

KPMX Control Settings

```
_chiplet[15:0]_instSERDESAG3_aliasSMN; SERDESAG3KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; SERDESAG3KPX=1860_0000h
_inst[SERDESAG3KPMXLANEROADCAST,SERDESBG[2:0]KPMXLANEROADCAST,SERDESBP[3:1]KPMXLANEROADCAST,SERDESAP0KPMXL
ANEROADCAST]_aliasSMN; SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00002F84;
SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[86:7F]0_0000h
_chiplet[15:0]_instSERDESAP0_aliasSMN; SERDESAP0KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; SERDESAP0KPX=17F0_0000h
_chiplet[15:0]_instSERDESBG0_aliasSMN; SERDESBG0KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; SERDESBG0KPX0=1830_0000h
_chiplet[15:0]_instSERDESBG1_aliasSMN; SERDESBG1KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; SERDESBG1KPX0=1840_0000h
_chiplet[15:0]_instSERDESBG2_aliasSMN; SERDESBG2KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; SERDESBG2KPX0=1850_0000h
_chiplet[15:0]_instSERDESBP1_aliasSMN; SERDESBP1KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; SERDESBP1KPX0=1800_0000h
_chiplet[15:0]_instSERDESBP2_aliasSMN; SERDESBP2KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; SERDESBP2KPX0=1810_0000h
_chiplet[15:0]_instSERDESBP3_aliasSMN; SERDESBP3KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; SERDESBP3KPX0=1820_0000h
```

Bits	Description
31:24	SelectRd. Read-only. Reset: 00h. Readback Client Select Bits out of select block
23	ResetSelectRd. Read-only. Reset: 0. Readback Reset Select out of select block
22	ActiveRd. Read-only. Reset: 0. Readback KPMX Active out of select block
21:16	Reserved.
15:8	DmxClkEn. Read-write. Reset: FFh. Client ClkDmx Enable (8-bit) - Capability to disable upstream clocks for power savings. Each bit controls a client. Bit 0 - Client 0, Bit 1 - Client 1, etc...
7:5	Reserved.
4	MxClkEn. Read-write. Reset: 1. Client ClkMx Enable (1-bit) - Capability to disable downstream clocks for power savings.
3:1	Select. Read-write. Reset: 1h. Client Select (3-bit) - Currently max 8 clients. Controls Client Select directly.
0	Active. Read-write. Reset: 0. KPMX Active (1-bit) - Controls No Client Select directly. Ensures quiet busses to the PHY.

SERDESAG3KPXx00001008...SERDESBP3KPX0x00002F88
(PCS::DXIO::KPMX_SERDES_LANE_LN_Lockout)

Read-write. Reset: 0000_0000h.

KPMX Lockout registers

```
_chiplet[15:0]_instSERDESAG3_aliasSMN; SERDESAG3KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; SERDESAG3KPX=1860_0000h
_inst[SERDESAG3KPMXLANEROADCAST,SERDESBG[2:0]KPMXLANEROADCAST,SERDESBP[3:1]KPMXLANEROADCAST,SERDESAP0KPMXL
ANEROADCAST]_aliasSMN; SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00002F88;
SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[86:7F]0_0000h
_chiplet[15:0]_instSERDESAP0_aliasSMN; SERDESAP0KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; SERDESAP0KPX=17F0_0000h
_chiplet[15:0]_instSERDESBG0_aliasSMN; SERDESBG0KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; SERDESBG0KPX0=1830_0000h
_chiplet[15:0]_instSERDESBG1_aliasSMN; SERDESBG1KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; SERDESBG1KPX0=1840_0000h
_chiplet[15:0]_instSERDESBG2_aliasSMN; SERDESBG2KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; SERDESBG2KPX0=1850_0000h
_chiplet[15:0]_instSERDESBP1_aliasSMN; SERDESBP1KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; SERDESBP1KPX0=1800_0000h
_chiplet[15:0]_instSERDESBP2_aliasSMN; SERDESBP2KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; SERDESBP2KPX0=1810_0000h
_chiplet[15:0]_instSERDESBP3_aliasSMN; SERDESBP3KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; SERDESBP3KPX0=1820_0000h
```

Bits	Description
31:16	Reserved.
15:8	LockoutFuse. Read-write. Reset: 00h. Client Lockout Fuse (8-bit - one per client) - Capability to not allow client to be selected. To be set by fuse, and will prevent FW from selecting clients that aren't allowed. Each bit controls a client. Bit 0 - Client 0, Bit 1 - Client 1, etc...
7:1	Reserved.
0	WriteDisable. Read-write. Reset: 0. W1RO

SERDESAG3KPXx0000100C...SERDESBP3KPX0x00002F8C (PCS::DXIO::LCU_KPMX_SERDES_LANE_LN)

Read-write. Reset: 0000_003Fh.

control dynamic clock of lcu kpmux

_chiplet[15:0]_instSERDESAG3_aliasSMN; SERDESAG3KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; SERDESAG3KPX=1860_0000h

_inst[SERDESAG3KPMXLANEROADCAST,SERDESBG[2:0]KPMXLANEROADCAST,SERDESBP[3:1]KPMXLANEROADCAST,SERDESAP0KPMXLANEROADCAST]_aliasSMN; SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00002F8C; SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[86:7F]0_0000h

_chiplet[15:0]_instSERDESAP0_aliasSMN; SERDESAP0KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; SERDESAP0KPX=17F0_0000h

_chiplet[15:0]_instSERDESBG0_aliasSMN; SERDESBG0KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; SERDESBG0KPX0=1830_0000h

_chiplet[15:0]_instSERDESBG1_aliasSMN; SERDESBG1KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; SERDESBG1KPX0=1840_0000h

_chiplet[15:0]_instSERDESBG2_aliasSMN; SERDESBG2KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; SERDESBG2KPX0=1850_0000h

_chiplet[15:0]_instSERDESBP1_aliasSMN; SERDESBP1KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; SERDESBP1KPX0=1800_0000h

_chiplet[15:0]_instSERDESBP2_aliasSMN; SERDESBP2KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; SERDESBP2KPX0=1810_0000h

_chiplet[15:0]_instSERDESBP3_aliasSMN; SERDESBP3KPX0x0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; SERDESBP3KPX0=1820_0000h

Bits Description

31:9 Reserved.

8 **KPMX_DYNAMIC_CLK_EN.** Read-write. Reset: 0. For [LCU](#), enable kpmx dynamic clock when set to 17:0 **KPMX_DYNAMIC_CLK_TIMER.** Read-write. Reset: 3Fh. For [LCU](#), kpmx will gate clock if there is no transaction after waiting for KPMX_DYNAMIC_CLK_TIMER number of clock cycles**SERDESAG3KPXx00007000...WAFLCNTRP5KPXx00008F80 (PCS::DXIO::UPI2_DECODE_32_LANE_Local)**

Read-write. Reset: 003F_3F00h.

Clock Gating & Local Reset Registers

_instSERDESAG3DECODE_lane[15:0]_upi2_aliasSMN; SERDESAG3KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESAG3KPX=1860_0000h

_inst[P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN; WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008F80; WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_instSERDESAP0DECODE_lane[15:0]_upi2_aliasSMN; SERDESAP0KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESAP0KPX=17F0_0000h

_instSERDESBG0DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG0KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBG0KPX0=1830_0000h

_instSERDESBG1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG1KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBG1KPX0=1840_0000h

_instSERDESBG2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG2KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBG2KPX0=1850_0000h

_instSERDESBP1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP1KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBP1KPX0=1800_0000h

_instSERDESBP2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP2KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBP2KPX0=1810_0000h

_instSERDESBP3DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP3KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBP3KPX0=1820_0000h

_instP4KPX8_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; WAFLCNTRP4KPX=1870_0000h

_instP5KPX9_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; WAFLCNTRP5KPX=1880_0000h

Bits Description

31:24 Reserved.

23:16 **LCU_DYNAMIC_CLK_TIMER.** Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles15:8 **CTRL_DYNAMIC_CLK_TIMER.** Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

7:3 Reserved.

2 **LCU_DYNAMIC_CLK_EN.** Read-write. Reset: 0. enable upi2 dynamic clock when set to 11 **CTRL_DYNAMIC_CLK_EN.** Read-write. Reset: 0. enable upi2 dynamic clock when set to 10 **SwRst.** Read-write. Reset: 0. Local SW Reset

SERDESAG3KPXx00007004...WAFLCNTRP5KPXx00008F84
(PCS::DXIO::UPI2_DECODE_32_LANE_Handshake)

Read-write. Reset: 0000_0003h.

Handshake Control

_instSERDESAG3DECODE_lane[15:0]_upi2_aliasSMN; SERDESAG3KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 SERDESAG3KPX=1860_0000h

_inst[P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008F84;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_instSERDESAP0DECODE_lane[15:0]_upi2_aliasSMN; SERDESAP0KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 SERDESAP0KPX=17F0_0000h

_instSERDESBG0DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG0KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 SERDESBG0KPX0=1830_0000h

_instSERDESBG1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG1KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 SERDESBG1KPX0=1840_0000h

_instSERDESBG2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG2KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 SERDESBG2KPX0=1850_0000h

_instSERDESBP1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP1KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 SERDESBP1KPX0=1800_0000h

_instSERDESBP2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP2KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 SERDESBP2KPX0=1810_0000h

_instSERDESBP3DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP3KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4;
 SERDESBP3KPX0=1820_0000h

_instP4KPX8_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; WAFLCNTRP4KPX=1870_0000h

_instP5KPX9_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:8	Reserved.
7:0	InjectionReqDelay. Read-write. Reset: 03h. Decoder will delay the S/W Injection command request this many clocks in its handshake to the PHY. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the PHY will sample on the arrival of the delayed request.

SERDESAG3KPXx00007008...WAFLCNTRP5KPXx00008F88 (PCS::DXIO::UPI2_DECODE_32_LANE_FSM)

Reset: 0000_0000h.

FSM Registers

_instSERDESAG3DECODE_lane[15:0]_upi2_aliasSMN; SERDESAG3KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
SERDESAG3KPX=1860_0000h

_inst[P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008F88;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_instSERDESAP0DECODE_lane[15:0]_upi2_aliasSMN; SERDESAP0KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
SERDESAP0KPX=17F0_0000h

_instSERDESBG0DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG0KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
SERDESBG0KPX0=1830_0000h

_instSERDESBG1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG1KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
SERDESBG1KPX0=1840_0000h

_instSERDESBG2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG2KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
SERDESBG2KPX0=1850_0000h

_instSERDESBP1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP1KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
SERDESBP1KPX0=1800_0000h

_instSERDESBP2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP2KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
SERDESBP2KPX0=1810_0000h

_instSERDESBP3DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP3KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8;
SERDESBP3KPX0=1820_0000h

_instP4KPX8_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; WAFLCNTRP4KPX=1870_0000h
_instP5KPX9_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:16	Reserved.
15:12	DecoderFSMState. Read-only. Reset: 0h. Read only register for Decoder FSM State.
11:8	Reserved.
7:4	ForceFSMState. Read-write. Reset: 0h. Force register for Decoder FSM State. Will only be used if ForceFSMEn is asserted as well.
3:1	Reserved.
0	ForceFSMEnable. Read-write. Reset: 0. Force the Decoder FSM to programmed state. Debug feature. State will not move while this bit is active.

SERDESAG3KPXx0000700C...WAFLCNTRP5KPXx00008F8C
(PCS::DXIO::UPI2_DECODE_32_LANE_InjectionParamCode)

Read-write. Reset: 0000_0000h.

Injection Code & Parameter

_instSERDESAG3DECODE_lane[15:0]_upi2_aliasSMN; SERDESAG3KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
 SERDESAG3KPX=1860_0000h

_inst[P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008F8C;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_instSERDESAP0DECODE_lane[15:0]_upi2_aliasSMN; SERDESAP0KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
 SERDESAP0KPX=17F0_0000h

_instSERDESBG0DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG0KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
 SERDESBG0KPX0=1830_0000h

_instSERDESBG1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG1KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
 SERDESBG1KPX0=1840_0000h

_instSERDESBG2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG2KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
 SERDESBG2KPX0=1850_0000h

_instSERDESBP1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP1KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
 SERDESBP1KPX0=1800_0000h

_instSERDESBP2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP2KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
 SERDESBP2KPX0=1810_0000h

_instSERDESBP3DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP3KPX0x0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C;
 SERDESBP3KPX0=1820_0000h

_instP4KPX8_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; WAFLCNTRP4KPX=1870_0000h

_instP5KPX9_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5KPXx0000_7[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:0	InjectionParamCode. Read-write. Reset: 0000_0000h. [31:8] - 24-bit Parameter used in command injection. [7:0] - 8-bit Code used in command injection. Writing to this register will initiate a command injection.

SERDESAG3KPXx00007010...WAFLCNTRP5KPXx00008F90
(PCS::DXIO::UPI2_DECODE_32_LANE_InjectionReadback)

Reset: 0000_1000h.

Injection Readback Registers

```

_instSERDESAG3DECODE_lane[15:0]_upi2_aliasSMN; SERDESAG3KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
SERDESAG3KPX=1860_0000h

_inst[P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADC
AST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008F90;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_instSERDESAP0DECODE_lane[15:0]_upi2_aliasSMN; SERDESAP0KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
SERDESAP0KPX=17F0_0000h

_instSERDESBG0DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG0KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
SERDESBG0KPX0=1830_0000h

_instSERDESBG1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG1KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
SERDESBG1KPX0=1840_0000h

_instSERDESBG2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG2KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
SERDESBG2KPX0=1850_0000h

_instSERDESBP1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP1KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
SERDESBP1KPX0=1800_0000h

_instSERDESBP2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP2KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
SERDESBP2KPX0=1810_0000h

_instSERDESBP3DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP3KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0;
SERDESBP3KPX0=1820_0000h

_instP4KPX8_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0; WAFLCNTRP4KPX=1870_0000h
_instP5KPX9_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]0; WAFLCNTRP5KPX=1880_0000h

```

Bits	Description
31:24	InjectionAckCount. Read-only. Reset: 00h. Count the number of times a command injection has been acknowledged.
23:16	InjectionReqCount. Read-only. Reset: 00h. Count the number of times a command injection has been requested.
15:14	Reserved.
13	CommandOverrideGranted. Read-only. Reset: 0. After writing CommandOverride, check this register is set to confirm that the override is active. After this, you can inject commands consecutively without interruption from the PCS .
12	CommandOverride. Read-write. Reset: 1. Write to '1' to flip the injection mux to injection mode. Useful for bursting injection commands, or blocking traffic upstream (as the case with PHY Reset). Not self clearing - must turn off after command override is complete.
11	Reserved.
10	InjectionInProgress. Read-only. Reset: 0. After writing InjectionParams, check this register is cleared before launching another injection.
9	InjectionError. Read-only. Reset: 0. Error from Injection Command.
8	Reserved.
7:0	InjectionResponse. Read-only. Reset: 00h. Response from Injection Command.

SERDESAG3KPXx00007014...WAFLCNTRP5KPXx00008F94
(PCS::DXIO::UPI2_DECODE_32_LANE_HWInjectionReadback)

Read-only. Reset: 0000_0000h.

Hardware Injection Readback Registers

```

_instSERDESAG3DECODE_lane[15:0]_upi2_aliasSMN; SERDESAG3KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
SERDESAG3KPX=1860_0000h

_inst[P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADC
AST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008F94;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_instSERDESAP0DECODE_lane[15:0]_upi2_aliasSMN; SERDESAP0KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
SERDESAP0KPX=17F0_0000h

_instSERDESBG0DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG0KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
SERDESBG0KPX0=1830_0000h

_instSERDESBG1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG1KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
SERDESBG1KPX0=1840_0000h

_instSERDESBG2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG2KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
SERDESBG2KPX0=1850_0000h

_instSERDESBP1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP1KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
SERDESBP1KPX0=1800_0000h

_instSERDESBP2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP2KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
SERDESBP2KPX0=1810_0000h

_instSERDESBP3DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP3KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4;
SERDESBP3KPX0=1820_0000h

_instP4KPX8_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4; WAFLCNTRP4KPX=1870_0000h
_instP5KPX9_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]4; WAFLCNTRP5KPX=1880_0000h

```

Bits	Description
31:24	HWInjectionAckCount. Read-only. Reset: 00h. Count the number of times a command injection has been acknowledged.
23:16	HWInjectionReqCount. Read-only. Reset: 00h. Count the number of times a command injection has been requested.
15:10	Reserved.
9	HWInjectionError. Read-only. Reset: 0. Error from Injection Command.
8	Reserved.
7:0	HWInjectionResponse. Read-only. Reset: 00h. Response from Injection Command.

SERDESAG3KPXx00007018...WAFLCNTRP5KPXx00008F98
(PCS::DXIO::UPI2_DECODE_32_LANE_BlockAck)

Read-write. Reset: 0000_0103h.

Registers for Block Ack/Ready module

```

_instSERDESAG3DECODE_lane[15:0]_upi2_aliasSMN; SERDESAG3KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8;
SERDESAG3KPX=1860_0000h

_inst[P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADC
AST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008F98;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_instSERDESAP0DECODE_lane[15:0]_upi2_aliasSMN; SERDESAP0KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8;
SERDESAP0KPX=17F0_0000h

_instSERDESBG0DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG0KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8;
SERDESBG0KPX0=1830_0000h

_instSERDESBG1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG1KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8;
SERDESBG1KPX0=1840_0000h

_instSERDESBG2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG2KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8;
SERDESBG2KPX0=1850_0000h

_instSERDESBP1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP1KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8;
SERDESBP1KPX0=1800_0000h

_instSERDESBP2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP2KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8;
SERDESBP2KPX0=1810_0000h

_instSERDESBP3DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP3KPX0x0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8;
SERDESBP3KPX0=1820_0000h

_instP4KPX8_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; WAFLCNTRP4KPX=1870_0000h
_instP5KPX9_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5KPXx0000_7[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]8; WAFLCNTRP5KPX=1880_0000h

```

Bits	Description
31:12	Reserved.
11:8	HWInjectionEnable. Read-write. Reset: 1h. Each HW Inject (0-TXFIFO/1-DXIO_PHY_GASKET/2-INTERNAL/3-RSVD) has an accompanying enable. Mostly a debug feature, but also good in case we need to disable asynchronous HW CMD Injection.
7:0	AckDelay. Read-write. Reset: 03h. Decoder will delay the command acknowledge this many clocks after blocking a command. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the Encoder will sample on the arrival of the delayed acknowledge.

SERDESAG3KPXx00007068...WAFLCNTRP5KPXx00008FE8
(PCS::DXIO::UPI2_DECODE_32_LANE_CMDMASK)

Read-write. Reset: 0000_000Fh.

cmdMask Injection Value

_instSERDESAG3DECODE_lane[15:0]_upi2_aliasSMN; SERDESAG3KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
 SERDESAG3KPX=1860_0000h

_inst[P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FE8;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_instSERDESAP0DECODE_lane[15:0]_upi2_aliasSMN; SERDESAP0KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
 SERDESAP0KPX=17F0_0000h

_instSERDESBG0DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG0KPX0x0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
 SERDESBG0KPX0=1830_0000h

_instSERDESBG1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG1KPX0x0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
 SERDESBG1KPX0=1840_0000h

_instSERDESBG2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG2KPX0x0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
 SERDESBG2KPX0=1850_0000h

_instSERDESBP1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP1KPX0x0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
 SERDESBP1KPX0=1800_0000h

_instSERDESBP2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP2KPX0x0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
 SERDESBP2KPX0=1810_0000h

_instSERDESBP3DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP3KPX0x0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8;
 SERDESBP3KPX0=1820_0000h

_instP4KPX8_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; WAFLCNTRP4KPX=1870_0000h

_instP5KPX9_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5KPXx0000_7[7E,76,6E,66,5E,56,4E,46,3E,36,2E,26,1E,16,0E,06]8; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:4	Reserved.
3:0	InjectionCmdMask. Read-write. Reset: Fh. For GMI3 only. When command injection is enabled through the InjectionParamCode register, this value will be used for cmdMask.

SERDESAG3KPXx00007070...WAFLCNTRP5KPXx00008FF0
(PCS::DXIO::UPI2_DECODE_32_LANE_CMDSnifferGSKTReadback)

Read-only. Reset: 0000_0000h.

Readback the last command received by the Command Sniffer for the Gasket

_instSERDESAG3DECODE_lane[15:0]_upi2_aliasSMN; SERDESAG3KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
 SERDESAG3KPX=1860_0000h

_inst[P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FF0;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_instSERDESAP0DECODE_lane[15:0]_upi2_aliasSMN; SERDESAP0KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
 SERDESAP0KPX=17F0_0000h

_instSERDESBG0DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG0KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
 SERDESBG0KPX0=1830_0000h

_instSERDESBG1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG1KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
 SERDESBG1KPX0=1840_0000h

_instSERDESBG2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG2KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
 SERDESBG2KPX0=1850_0000h

_instSERDESBP1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP1KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
 SERDESBP1KPX0=1800_0000h

_instSERDESBP2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP2KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
 SERDESBP2KPX0=1810_0000h

_instSERDESBP3DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP3KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0;
 SERDESBP3KPX0=1820_0000h

_instP4KPX8_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0; WAFLCNTRP4KPX=1870_0000h

_instP5KPX9_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]0; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:8	CMDSnifferGSKTParam. Read-only. Reset: 00_0000h. Last Read Parameter by Command Sniffer.
7:0	CMDSnifferGSKTCode. Read-only. Reset: 00h. Last Read Code by Command Sniffer.

SERDESAG3KPXx00007074...WAFLCNTRP5KPXx00008FF4**(PCS::DXIO::UPI2_DECODE_32_LANE_CMDSnifferFIFOReadback)**

Read-only. Reset: 0000_0000h.

Readback the last command received by the Command Sniffer for Tx FIFO

_instSERDESAG3DECODE_lane[15:0]_upi2_aliasSMN; SERDESAG3KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
SERDESAG3KPX=1860_0000h_inst[P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FF4;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h_instSERDESAP0DECODE_lane[15:0]_upi2_aliasSMN; SERDESAP0KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
SERDESAP0KPX=17F0_0000h_instSERDESBG0DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG0KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
SERDESBG0KPX0=1830_0000h_instSERDESBG1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG1KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
SERDESBG1KPX0=1840_0000h_instSERDESBG2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG2KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
SERDESBG2KPX0=1850_0000h_instSERDESBP1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP1KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
SERDESBP1KPX0=1800_0000h_instSERDESBP2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP2KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
SERDESBP2KPX0=1810_0000h_instSERDESBP3DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP3KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4;
SERDESBP3KPX0=1820_0000h

_instP4KPX8_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; WAFLCNTRP4KPX=1870_0000h

_instP5KPX9_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]4; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:8	CMDSnifferFIFOParam. Read-only. Reset: 00_0000h. Last Read Parameter by Command Sniffer.
7:0	CMDSnifferFIFOCODE. Read-only. Reset: 00h. Last Read Code by Command Sniffer.

SERDESAG3KPXx00007078...WAFLCNTRP5KPXx00008FF8**(PCS::DXIO::UPI2_DECODE_32_LANE_Error_CmdReadback0)**

Read-write. Reset: 0000_0000h.

Readback the last command received by the Command Sniffer

_instSERDESAG3DECODE_lane[15:0]_upi2_aliasSMN; SERDESAG3KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
SERDESAG3KPX=1860_0000h_inst[P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FF8;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h_instSERDESAP0DECODE_lane[15:0]_upi2_aliasSMN; SERDESAP0KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
SERDESAP0KPX=17F0_0000h_instSERDESBG0DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG0KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
SERDESBG0KPX0=1830_0000h_instSERDESBG1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG1KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
SERDESBG1KPX0=1840_0000h_instSERDESBG2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG2KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
SERDESBG2KPX0=1850_0000h_instSERDESBP1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP1KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
SERDESBP1KPX0=1800_0000h_instSERDESBP2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP2KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
SERDESBP2KPX0=1810_0000h_instSERDESBP3DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP3KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8;
SERDESBP3KPX0=1820_0000h

_instP4KPX8_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; WAFLCNTRP4KPX=1870_0000h

_instP5KPX9_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]8; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:8	Error_CmdParam. Read-write. Reset: 00_0000h. Last Read Parameter by Command Sniffer.
7:0	Error_CmdCode. Read-write. Reset: 00h. Last Read Code by Command Sniffer.

SERDESAG3KPXx0000707C...WAFLCNTRP5KPXx00008FFC
(PCS::DXIO::UPI2_DECODE_32_LANE_Error_CmdReadback1)

Read-write. Reset: 0000_0000h.

Readback the last command received by the Command Sniffer

_instSERDESAG3DECODE_lane[15:0]_upi2_aliasSMN; SERDESAG3KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
 SERDESAG3KPX=1860_0000h

_inst[P5KPX9,P4KPX8,SERDESAG3DECODELANEBROADCAST,SERDESBG[2:0]DECODELANEBROADCAST,SERDESBP[3:1]DECODELANEBROADCAST,SERDESAP0DECODELANEBROADCAST]_upi2_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx00008FFC;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_instSERDESAP0DECODE_lane[15:0]_upi2_aliasSMN; SERDESAP0KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
 SERDESAP0KPX=17F0_0000h

_instSERDESBG0DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG0KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
 SERDESBG0KPX0=1830_0000h

_instSERDESBG1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG1KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
 SERDESBG1KPX0=1840_0000h

_instSERDESBG2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBG2KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
 SERDESBG2KPX0=1850_0000h

_instSERDESBP1DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP1KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
 SERDESBP1KPX0=1800_0000h

_instSERDESBP2DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP2KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
 SERDESBP2KPX0=1810_0000h

_instSERDESBP3DECODE_lane[15:0]_upi2_aliasSMN; SERDESBP3KPX0x0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C;
 SERDESBP3KPX0=1820_0000h

_instP4KPX8_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; WAFLCNTRP4KPX=1870_0000h

_instP5KPX9_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5KPXx0000_7[7F,77,6F,67,5F,57,4F,47,3F,37,2F,27,1F,17,0F,07]C; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:10	Reserved.
9	Error_ClearReadback. Read-write. Reset: 0. Write to 1 to clear Error_CmdReadback0 & Error_CmdReadback1 registers to capture the next cmdError.
8	Error_CmdError. Read-write. Reset: 0. Last Read Error by Command Sniffer.
7:0	Error_CmdResp. Read-write. Reset: 00h. Last Read Response by Command Sniffer.

SERDESAG3KPx00011000...WAFLCNTRP5KPx00011700
(PCS::DXIO::KP_TXFIFO_CONTEXT_CONTROL0)

Read-write. Reset: 5000_001Fh.

```

_blkCONTEXT0_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011000;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT1_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011100;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT2_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011200;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT3_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011300;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT4_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011400;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT5_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011500;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT6_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011600;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT7_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011700;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

```

Bits	Description
31:24	TxFIFO_Depth. Read-write. Reset: 50h. FIFODepth - FIFO depth in terms of Nibbles
23:16	TxFIFO_RdPtrOffset. Read-write. Reset: 00h. FIFORdPtrOffset - Signed number representing FIFO read pointer offset from middle of FIFO in terms of nibbles.
15:5	Reserved.
4:0	TxFIFO_ContextID. Read-write. Reset: 1Fh. Context ID value for KPFIPO against the PCS driven contextId signal

SERDESAG3KPXx00011004...WAFLCNTRP5KPXx00011704
(PCS::DXIO::KP_TXFIFO_CONTEXT_CONTROL1)

Read-write. Reset: 0000_0003h.

```

_blkCONTEXT0_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SER
DESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx00011004;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT1_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SER
DESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx00011104;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT2_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SER
DESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx00011204;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT3_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SER
DESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx00011304;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT4_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SER
DESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx00011404;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT5_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SER
DESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx00011504;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT6_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SER
DESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx00011604;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT7_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SER
DESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx00011704;
WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

```

Bits	Description
31:4	Reserved.
3:1	TxFIFO_WordMode . Read-write. Reset: 1h. KP block Word Mode: 0 - 8 bit mode, 1 - 10 bit mode, 2- 16 bit mode, 3 - 20 bit mode, 4 - 32 bit mode
0	TxFIFO_RdFlop . Read-write. Reset: 1. FIFORdFlop - FIFO read flop : 0 - no FIFO read flop stage (low speed), 1 - FIFO read flop stage (PCIE, SATA, ETH, GMI).

SERDESAG3KPx00011008... WAFLCNTRP5KPx00011708
(PCS::DXIO::KP_TXFIFO_CONTEXT_CONTROL2)

Read-write. Reset: 001E_3F19h.

```

_blkCONTEXT0_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011008;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT1_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011008;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT2_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011208;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT3_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011308;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT4_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011408;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT5_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011508;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT6_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011608;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT7_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx00011708;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

```

Bits	Description
31:23	Reserved.
22:17	TxFIFO_HiWaterTurnaround. Read-write. Reset: 0Fh. Minimum duration in Rd_clock cycles the tx_fifo_hiWater shall remain deasserted once it has been cleared from an asserted state.
16:8	TxFIFO_HiWaterRecall. Read-write. Reset: 03Fh. Duration in Rd_clock cycles, tx_fifo_hiWater shall remain asserted after the TxFIFO contents have fallen below the high watermark threshold
7:0	TxFIFO_WatermarkOffsetHi. Read-write. Reset: 19h. high watermark Tx FIFO threshold in terms of nibbles

SERDESAG3KPXx0001100C...WAFLCNTRP5KPXx0001170C
(PCS::DXIO::KP_TXFIFO_CONTEXT_CONTROL3)

Read-write. Reset: 0000_0F0Ah.

_blkCONTEXT0_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SERDESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001100C;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT1_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SERDESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001110C;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT2_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SERDESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001120C;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT3_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SERDESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001130C;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT4_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SERDESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001140C;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT5_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SERDESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001150C;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT6_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SERDESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001160C;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

_blkCONTEXT7_inst[WAFCONTAINERP5KPX9WAF, WAFCONTAINERP4KPX8WAF, SERDESAG3KPX7SERDES, SERDESBG[2:0]KPX4SERDES, SERDESBP[3:1]KPX4SERDES, SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPXx0001170C;
 WAFLCNTRP[5:4]KPX, SERDESAG3KPX, SERDESBG[2:0]KPX0, SERDESBP[3:1]KPX0, SERDESAP0KPX=1[88:7F]0_0000h

Bits	Description
31:19	Reserved.
18:16	TxFIFO_InsNumSkip . Read-write. Reset: 0h. Number of SKIP to insert to avoid the impending FIFO underflow condition
15:14	Reserved.
13:8	TxFIFO_LoWaterTurnaround . Read-write. Reset: 0Fh. Minimum duration in Rd_clock cycles, tx_fifo_loWater shall remain deasserted once it has been cleared from an asserted state
7:0	TxFIFO_WatermarkOffsetLo . Read-write. Reset: 0Ah. Offset value from a nominal low watermark FIFO threshold in terms of nibbles

SERDESAG3KPx000110A0...WAFLCNTRP5KPx000117A0
(PCS::DXIO::KP_TXFIFO_CONTEXT_DEBUG)

Read-write. Reset: 0000_0000h.

_blkCONTEXT0_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SERDESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000110A0;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT1_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SERDESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000111A0;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT2_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SERDESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000112A0;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT3_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SERDESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000113A0;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT4_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SERDESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000114A0;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT5_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SERDESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000115A0;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT6_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SERDESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000116A0;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT7_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SERDESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000117A0;
 WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

Bits	Description
31:4	Reserved.
3	TxFIFO_ContextDebug3. Read-write. Reset: 0. Tx FIFO Context Debug 3 register
2	TxFIFO_ContextDebug2. Read-write. Reset: 0. Tx FIFO Context Debug 2 register
1	TxFIFO_ContextDebug1. Read-write. Reset: 0. Tx FIFO Context Debug 1 register
0	TxFIFO_ContextDebug0. Read-write. Reset: 0. Tx FIFO Context Debug 0 register

SERDESAG3KPx000110A4...WAFLCNTRP5KPx000117A4
(PCS::DXIO::KP_TXFIFO_CONTEXT_DEBUG1)

Read-write. Reset: 0000_0000h.

```

_blkCONTEXT0_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000110A4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT1_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000111A4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT2_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000112A4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT3_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000113A4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT4_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000114A4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT5_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000115A4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT6_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000116A4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT7_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000117A4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

```

Bits	Description
31:4	Reserved.
3	TxFIFO_ContextDebug13. Read-write. Reset: 0. Tx FIFO Context Debug 3 register
2	TxFIFO_ContextDebug12. Read-write. Reset: 0. Tx FIFO Context Debug 2 register
1	TxFIFO_ContextDebug11. Read-write. Reset: 0. Tx FIFO Context Debug 1 register
0	TxFIFO_ContextDebug10. Read-write. Reset: 0. Tx FIFO Context Debug 0 register

SERDESAG3KPx000110B0...WAFLCNTRP5KPx000117B0 (PCS::DXIO::KP_TXFIFO_CONTEXT_SPARE)

Read-write. Reset: 0000_0000h.

_blkCONTEXT0_inst[WAFLCONTAINERP5KPx9WAFL,WAFLCONTAINERP4KPx8WAFL,SERDESAG3KPx7SERDES,SERDESBG[2:0]KPx4SERDES,SERDESBP[3:1]KPx4SERDES,SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx000110B0;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT1_inst[WAFLCONTAINERP5KPx9WAFL,WAFLCONTAINERP4KPx8WAFL,SERDESAG3KPx7SERDES,SERDESBG[2:0]KPx4SERDES,SERDESBP[3:1]KPx4SERDES,SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx000111B0;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT2_inst[WAFLCONTAINERP5KPx9WAFL,WAFLCONTAINERP4KPx8WAFL,SERDESAG3KPx7SERDES,SERDESBG[2:0]KPx4SERDES,SERDESBP[3:1]KPx4SERDES,SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx000112B0;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT3_inst[WAFLCONTAINERP5KPx9WAFL,WAFLCONTAINERP4KPx8WAFL,SERDESAG3KPx7SERDES,SERDESBG[2:0]KPx4SERDES,SERDESBP[3:1]KPx4SERDES,SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx000113B0;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT4_inst[WAFLCONTAINERP5KPx9WAFL,WAFLCONTAINERP4KPx8WAFL,SERDESAG3KPx7SERDES,SERDESBG[2:0]KPx4SERDES,SERDESBP[3:1]KPx4SERDES,SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx000114B0;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT5_inst[WAFLCONTAINERP5KPx9WAFL,WAFLCONTAINERP4KPx8WAFL,SERDESAG3KPx7SERDES,SERDESBG[2:0]KPx4SERDES,SERDESBP[3:1]KPx4SERDES,SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx000115B0;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT6_inst[WAFLCONTAINERP5KPx9WAFL,WAFLCONTAINERP4KPx8WAFL,SERDESAG3KPx7SERDES,SERDESBG[2:0]KPx4SERDES,SERDESBP[3:1]KPx4SERDES,SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx000116B0;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT7_inst[WAFLCONTAINERP5KPx9WAFL,WAFLCONTAINERP4KPx8WAFL,SERDESAG3KPx7SERDES,SERDESBG[2:0]KPx4SERDES,SERDESBP[3:1]KPx4SERDES,SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx000117B0;
WAFLCNTRP[5:4]KPx,SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[88:7F]0_0000h

Bits	Description
31:4	Reserved.
3:0	TxFIFO_ContextSpare0. Read-write. Reset: 0h. Tx FIFO Context Spare register

SERDESAG3KPx000110C0...WAFLCNTRP5KPx000117C0
(PCS::DXIO::KP_GEARBOX_CONTEXT_CONTROL0)

Read-write. Reset: 0360_0400h.

```

_blkCONTEXT0_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000110C0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT1_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000111C0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT2_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000112C0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT3_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000113C0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT4_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000114C0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT5_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000115C0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT6_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000116C0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT7_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000117C0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

```

Bits	Description
31:27	Reserved.
26:24	RxGearbox_WclkCnt. Read-write. Reset: 3h. Initial Rx Gearbox Wclk counter value
23	Reserved.
22:20	RxGearbox_DclkCnt. Read-write. Reset: 6h. Initial Rx Gearbox Dclk counter value
19:16	RxGearbox_DbgClkSel. Read-write. Reset: 0h. select one lane rxclk for debug bus
15:12	Reserved.
11:10	RxGearbox_ReadEnDelay. Read-write. Reset: 1h. No of cycles to delay the reading from the gearbox
9:5	RxGearbox_ReadPtrInit. Read-write. Reset: 00h. Initial Rx Gearbox read pointer value to start with
4:0	RxGearbox_WritePtrInit. Read-write. Reset: 00h. Initial Rx Gearbox write pointer value to start with

SERDESAG3KPx000110C4...WAFLCNTRP5KPx000117C4
(PCS::DXIO::KP_RXGEARBOX_CONTEXT_SPARE)

Read-write. Reset: 0000_0000h.

```

_blkCONTEXT0_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000110C4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT1_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000111C4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT2_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000112C4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT3_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000113C4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT4_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000114C4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT5_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000115C4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT6_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000116C4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT7_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000117C4;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

```

Bits	Description
31:4	Reserved.
3:0	RxGearbox_ContextSpare0. Read-write. Reset: 0h. Rx Gearbox Context Spare register

SERDESAG3KPx000110E0...WAFLCNTRP5KPx000117E0
(PCS::DXIO::KP_RXGEARBOX_CONTEXT_DEBUG)

Read-write. Reset: 0000_0000h.

```

_blkCONTEXT0_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000110E0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT1_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000111E0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT2_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000112E0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT3_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000113E0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT4_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000114E0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT5_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000115E0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT6_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000116E0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

_blkCONTEXT7_inst[WAFCONTAINERP5KPx9WAF, WAFCONTAINERP4KPx8WAF, SERDESAG3KPx7SERDES, SERDESBG[2:0]KPx4SERDES, SER
DESBP[3:1]KPx4SERDES, SERDESAP0KPx7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx000117E0;
WAFLCNTRP[5:4]KPx, SERDESAG3KPx, SERDESBG[2:0]KPx0, SERDESBP[3:1]KPx0, SERDESAP0KPx=1[88:7F]0_0000h

```

Bits	Description
31:4	Reserved.
3	RxGearbox_ContextDebug3. Read-write. Reset: 0. Rx Gearbox Context Debug 3 register
2	RxGearbox_ContextDebug2. Read-write. Reset: 0. Rx Gearbox Context Debug 2 register
1	RxGearbox_ContextDebug1. Read-write. Reset: 0. Rx Gearbox Context Debug 1 register
0	RxGearbox_ContextDebug0. Read-write. Reset: 0. Rx Gearbox Context Debug 0 register

**SERDESAG3KPXx00014004...SERDESBP3KPX0x00014FC4
(PCS::DXIO::SCRAMBLER_DYN_CLK_SERDES_IOD)**

Read-write. Reset: 003F_003Fh.

Control dynamic clock of PHY Clock.

```
_blk[LANEBROADCAST,LANE[31:0]]_instAG3KPX7_aliasSMN;  
SERDESAG3KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];  
SERDESAG3KPX=1860_0000h
```

```
_blk[LANEBROADCAST,LANE[31:0]]_instAP0KPX7_aliasSMN;  
SERDESAP0KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];  
SERDESAP0KPX=17F0_0000h
```

```
_blk[LANEBROADCAST,LANE[31:0]]_instBG0KPX4_aliasSMN;  
SERDESBG0KPX0x[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];  
SERDESBG0KPX0=1830_0000h
```

```
_blk[LANEBROADCAST,LANE[31:0]]_instBG1KPX4_aliasSMN;  
SERDESBG1KPX0x[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];  
SERDESBG1KPX0=1840_0000h
```

```
_blk[LANEBROADCAST,LANE[31:0]]_instBG2KPX4_aliasSMN;  
SERDESBG2KPX0x[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];  
SERDESBG2KPX0=1850_0000h
```

```
_blk[LANEBROADCAST,LANE[31:0]]_instBP1KPX4_aliasSMN;  
SERDESBP1KPX0x[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];  
SERDESBP1KPX0=1800_0000h
```

```
_blk[LANEBROADCAST,LANE[31:0]]_instBP2KPX4_aliasSMN;  
SERDESBP2KPX0x[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];  
SERDESBP2KPX0=1810_0000h
```

```
_blk[LANEBROADCAST,LANE[31:0]]_instBP3KPX4_aliasSMN;  
SERDESBP3KPX0x[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];  
SERDESBP3KPX0=1820_0000h
```

Bits	Description
31:25	Reserved.
24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:9	Reserved.
8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

**SERDESAG3KPXx00014008...SERDESBP3KPX0x00014FC8
(PCS::DXIO::SCRAMBLER_CONTROL_SERDES_IOD)**

Read-write. Reset: 0000_0215h.

SCRAMBLER Control

_blk[LANEBROADCAST,LANE[31:0]]_instAG3KPX7_aliasSMN;

SERDESAG3KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];

SERDESAG3KPX=1860_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instAP0KPX7_aliasSMN;

SERDESAP0KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];

SERDESAP0KPX=17F0_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instBG0KPX4_aliasSMN;

SERDESBG0KPX0x[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];

SERDESBG0KPX0=1830_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instBG1KPX4_aliasSMN;

SERDESBG1KPX0x[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];

SERDESBG1KPX0=1840_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instBG2KPX4_aliasSMN;

SERDESBG2KPX0x[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];

SERDESBG2KPX0=1850_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instBP1KPX4_aliasSMN;

SERDESBP1KPX0x[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];

SERDESBP1KPX0=1800_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instBP2KPX4_aliasSMN;

SERDESBP2KPX0x[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];

SERDESBP2KPX0=1810_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instBP3KPX4_aliasSMN;

SERDESBP3KPX0x[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];

SERDESBP3KPX0=1820_0000h

Bits	Description
31:10	Reserved.
9	pipelineOutData. Read-write. Reset: 1. when set to 1, output data from scrambler will be pipelined
8	dataValidClkGateEn. Read-write. Reset: 0. when set to 1, clock will be gated when data valid is low
7	bypassClkGateEn. Read-write. Reset: 0. when set to 1, clock will be gated when bypass is selected
6:3	deScrEnSKPnum. Read-write. Reset: 2h. num of SKP received before enable near PHY descrambler.DVRange(2-f)
2	bypassMode. Read-write. Reset: 1. Set to 0 to bypass encoding/decoding
1	bypassSymAlign. Read-write. Reset: 0. Set to 1 to bypass the symbol alignment.
0	Scrambler_Bypass_Enable. Read-write. Reset: 1. Set to 1 to bypass the scrambler.

SERDESAG3KPXx0001601C...WAFLCNTRP5KPXx00017F9C (PCS::DXIO::KPNP_LANE_CONTROL_1)

Reset: 0000_0000h.

Lane Control

```

_blk[LANEBROADCAST,LANE[15:0]]_instSERDESAG3KPX7SERDES_aliasSMN;
SERDESAG3KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; SERDESAG3KPX=1860_0000h
_blk[LANEBROADCAST,LANE[15:0]]_instSERDESAP0KPX7SERDES_aliasSMN;
SERDESAP0KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; SERDESAP0KPX=17F0_0000h
_blk[LANEBROADCAST,LANE[15:0]]_instSERDESBG0KPX4SERDES_aliasSMN;
SERDESBG0KPX0x[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; SERDESBG0KPX0=1830_0000h
_blk[LANEBROADCAST,LANE[15:0]]_instSERDESBG1KPX4SERDES_aliasSMN;
SERDESBG1KPX0x[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; SERDESBG1KPX0=1840_0000h
_blk[LANEBROADCAST,LANE[15:0]]_instSERDESBG2KPX4SERDES_aliasSMN;
SERDESBG2KPX0x[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; SERDESBG2KPX0=1850_0000h
_blk[LANEBROADCAST,LANE[15:0]]_instSERDESBP1KPX4SERDES_aliasSMN;
SERDESBP1KPX0x[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; SERDESBP1KPX0=1800_0000h
_blk[LANEBROADCAST,LANE[15:0]]_instSERDESBP2KPX4SERDES_aliasSMN;
SERDESBP2KPX0x[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; SERDESBP2KPX0=1810_0000h
_blk[LANEBROADCAST,LANE[15:0]]_instSERDESBP3KPX4SERDES_aliasSMN;
SERDESBP3KPX0x[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; SERDESBP3KPX0=1820_0000h
_blk[LANEBROADCAST,LANE[15:0]]_instWAFLCONTAINERP4KPX8WAFL_aliasSMN;
WAFLCNTRP4KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; WAFLCNTRP4KPX=1870_0000h
_blk[LANEBROADCAST,LANE[15:0]]_instWAFLCONTAINERP5KPX9WAFL_aliasSMN;
WAFLCNTRP5KPXx[00017F9C,0001_6[79,71,69,61,59,51,49,41,39,31,29,21,19,11,09,01]C]; WAFLCNTRP5KPX=1880_0000h

```

Bits	Description
31:24	Reserved.
23	rx_loopback_sel. Read-write. Reset: 0. rx_loopback_sel
22	rx_recal_skip_en. Read-write. Reset: 0. rx_recal_skip_en
21	rx_recal_force_en. Read-write. Reset: 0. rx_recal_force_en
20	tx_recal_skip_en. Read-write. Reset: 0. tx_recal_skip_en
19	tx_recal_force_en. Read-write. Reset: 0. tx_recal_force_en
18	lane_tx2rx_ser_lb_en. Read-write. Reset: 0. lane_tx2rx_ser_lb_en
17	lane_rx2tx_par_lb_en. Read-write. Reset: 0. lane_rx2tx_par_lb_en
16:12	context_id. Read-write. Reset: 00h. context_id reset selection.
11	tx_pll_en_ovrd_en. Read-write. Reset: 0. Override tx_pll_en enable.
10	tx_pll_en_ovrd_val. Read-write. Reset: 0. Override tx_pll_en value.
9	rx_pstate_ovrd_en. Read-write. Reset: 0. Override rx_pstate enable.
8:7	rx_pstate_ovrd_val. Read-write. Reset: 0h. Override rx_pstate value.
6	tx_pstate_ovrd_en. Read-write. Reset: 0. Override tx_pstate enable.
5:4	tx_pstate_ovrd_val. Read-write. Reset: 0h. Override tx_pstate value.
3	rx_ack. Read-only. Reset: 0. rx_ack from phy
2	tx_ack. Read-only. Reset: 0. tx_ack from phy
1	rx_req. Read-write. Reset: 0. Force rx_req, self clearing upon execution finished.
0	tx_req. Read-write. Reset: 0. Force tx_req, self clearing upon execution finished.

SERDESAG3KPXx0001A000...WAFLCNTRP5KPXx0001AF80 (PCS::DXIO::KPNP_HWSCVER)

Read-only. Reset: 0000_A000h.

KPNP Hardware Sub-component Version Register

_blkPHY0_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A000;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY1_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A080;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY2_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A100;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY3_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A180;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHYBROADCAST_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001AF80;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

Bits	Description
31:20	Reserved.
19:13	hw_major_version_number. Read-only. Reset: 05h. Hardware Major Version Number - identifies the major IP version of the KPNP LCU hardware sub-component (of the DXIO IP group) to software. This value should remain stable across all silicon revisions of the product on which this IP is deployed.
12:6	hw_minor_version_number. Read-only. Reset: 00h. Hardware Minor Version Number - identifies the minor IP version of the KPNP LCU hardware sub-component (of the DXIO IP group) to software. This value should remain stable across all silicon revisions of the product on which this IP is deployed.
5:0	hw_revision. Read-only. Reset: 00h. Hardware Revision - identifies the hardware revision of the KPNP LCU hardware sub-component (of the DXIO IP group) to software. This value must be 00h in the initial silicon revision and should be incremented, as required, on subsequent silicon revisions.

SERDESAG3KPx0001A004...SERDESBP3KPx0x0001AF84
(PCS::DXIO::KPNP_PHY_DYN_CLK_SERDES_IOD)

Read-write. Reset: 003F_003Fh.

Control dynamic clock of PHY Clock.

_blkPHY0_inst[AG3KPx7,BG[2:0]KPx4,BP[3:1]KPx4,AP0KPx7]_aliasSMN;
 SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx0001A004;
 SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[86:7F]0_0000h

_blkPHY1_inst[AG3KPx7,BG[2:0]KPx4,BP[3:1]KPx4,AP0KPx7]_aliasSMN;
 SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx0001A084;
 SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[86:7F]0_0000h

_blkPHY2_inst[AG3KPx7,BG[2:0]KPx4,BP[3:1]KPx4,AP0KPx7]_aliasSMN;
 SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx0001A104;
 SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[86:7F]0_0000h

_blkPHY3_inst[AG3KPx7,BG[2:0]KPx4,BP[3:1]KPx4,AP0KPx7]_aliasSMN;
 SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx0001A184;
 SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[86:7F]0_0000h

_blkPHYBROADCAST_inst[AG3KPx7,BG[2:0]KPx4,BP[3:1]KPx4,AP0KPx7]_aliasSMN;
 SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx0001AF84;
 SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[86:7F]0_0000h

Bits	Description
31:25	Reserved.
24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:9	Reserved.
8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

SERDESAG3KPXx0001A018...WAFLCNTRP5KPXx0001AF98 (PCS::DXIO::KPNP_PHY_INFO)

Read-only. Reset: 4100_0000h.

KPNP PHY Identification Information

_blkPHY0_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A018;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY1_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A098;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY2_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A118;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY3_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A198;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHYBROADCAST_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001AF98;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

Bits Description

31:26	VendorID. Read-only. Reset: 10h. The Vendor ID identifies the manufacturer of the device and is assigned by PCI-SIG to insure uniqueness.
25:20	Type. Read-only. Reset: 10h. Type
19:13	Technology. Read-only. Reset: 00h. identifies the technology of the PMA IP hardware sub-component (of the DXIO IP group) to software.
12:6	PHYVer. Read-only. Reset: 00h. PHYVer
5:0	HwRev. Read-only. Reset: 00h. identifies the hardware revision of the PMA IP hardware sub-component (of the DXIO IP group) to software. This value must be 00h in the initial silicon revision and should be incremented, as required, on subsequent silicon revisions.

SERDESAG3KPXx0001A01C...WAFLCNTRP5KPXx0001AF9C (PCS::DXIO::KPNP_LANE_ID)

Read-only. Reset: 0000_0000h.

KPNP Lane Identification Information Register

_blkPHY0_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A01C;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY1_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A09C;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY2_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A11C;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY3_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A19C;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHYBROADCAST_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001AF9C;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

Bits Description

31:16	Reserved.
15:8	NodeEndLane. Read-only. Reset: 00h. identifies node end lane number associated with the same PMA.
7:0	NodeStartLane. Read-only. Reset: 00h. identifies node start lane number associated with the same PMA.

**SERDESAG3KPx0001A020...SERDESBP3KPx0x0001AFA0
(PCS::DXIO::KPNP_PHY_CONTROL_SERDES_IOD)**

Read-write. Reset: 0000_0000h.

PHY Control

_blkPHY0_inst[AG3KPx7,BG[2:0]KPx4,BP[3:1]KPx4,AP0KPx7]_aliasSMN;
SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx0001A020;
SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[86:7F]0_0000h

_blkPHY1_inst[AG3KPx7,BG[2:0]KPx4,BP[3:1]KPx4,AP0KPx7]_aliasSMN;
SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx0001A0A0;
SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[86:7F]0_0000h

_blkPHY2_inst[AG3KPx7,BG[2:0]KPx4,BP[3:1]KPx4,AP0KPx7]_aliasSMN;
SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx0001A120;
SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[86:7F]0_0000h

_blkPHY3_inst[AG3KPx7,BG[2:0]KPx4,BP[3:1]KPx4,AP0KPx7]_aliasSMN;
SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx0001A1A0;
SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[86:7F]0_0000h

_blkPHYBROADCAST_inst[AG3KPx7,BG[2:0]KPx4,BP[3:1]KPx4,AP0KPx7]_aliasSMN;
SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx0001AFA0;
SERDESAG3KPx,SERDESBG[2:0]KPx0,SERDESBP[3:1]KPx0,SERDESAP0KPx=1[86:7F]0_0000h

Bits	Description
31:28	Reserved.
27	mpllb_recal_skip_en. Read-write. Reset: 0. mpllb_recal_skip_en
26	mpllb_recal_force_en. Read-write. Reset: 0. mpllb_recal_force_en
25	mpllb_force_disable. Read-write. Reset: 0. mpllb_force_disable
24	mpllb_force_en. Read-write. Reset: 0. mpllb_force_en
23	mplla_recal_skip_en. Read-write. Reset: 0. mplla_recal_skip_en
22	mplla_recal_force_en. Read-write. Reset: 0. mplla_recal_force_en
21	mplla_force_disable. Read-write. Reset: 0. mplla_force_disable
20	mplla_force_en. Read-write. Reset: 0. mplla_force_en
19:16	mpllb_phy_lane. Read-write. Reset: 0h. mpllb phy lane control select
15:12	mplla_phy_lane. Read-write. Reset: 0h. mplla phy lane control select
11:8	cmn_phy_lane. Read-write. Reset: 0h. cmn phy lane control select
7:4	usrclk1_phy_lane. Read-write. Reset: 0h. usrclk1 phy lane control select
3:0	usrclk0_phy_lane. Read-write. Reset: 0h. usrclk0 phy lane control select

SERDESAG3KPXx0001A024...WAFLCNTRP5KPXx0001AFA4 (PCS::DXIO::KPNP_PHY_CONTROLX_1)

Reset: 0000_0000h.

PHY Control

_blkPHY0_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A024;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY1_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A0A4;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY2_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A124;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY3_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A1A4;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHYBROADCAST_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001AFA4;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

Bits Description

31:27 Reserved.

26 **mpllb_state**. Read-only. Reset: 0. mpllb_state25 **mplla_state**. Read-only. Reset: 0. mplla_state24:23 **dtb_out**. Read-only. Reset: 0h. dtb_out22 **ref_clkdet_result**. Read-only. Reset: 0. ref_clkdet_result21 **sram_init_done**. Read-only. Reset: 0. sram_init_done20 **sram_ext_ld_done**. Read-write. Reset: 0. sram_ext_ld_done19:18 **sram_bypass_mode**. Read-write. Reset: 0h. sram_bypass_mode17:16 **sram_bootload_bypass_mode**. Read-write. Reset: 0h. sram_bootload_bypass_mode15:14 **nominal_vph_sel**. Read-write. Reset: 0h. nominal_vph_sel13:12 **nominal_vp_sel**. Read-write. Reset: 0h. nominal_vp_sel11 **hdmimode_enable**. Read-write. Reset: 0. hdmimode_enable10 **pg_mode_en**. Read-write. Reset: 0. pg_mode_en9 **apb0_if_sel**. Read-write. Reset: 0. apb0_if_sel8:7 **apb0_if_mode**. Read-write. Reset: 0h. apb0_if_mode6 **ref_clkdet_en**. Read-write. Reset: 0. ref_clkdet_en5 **ref_repeat_clk_en**. Read-write. Reset: 0. ref_repeat_clk_en4:1 **ref_range**. Read-write. Reset: 0h. ref_range0 **ref_use_pad**. Read-write. Reset: 0. ref_use_pad

SERDESAG3KPXx0001A030...WAFLCNTRP5KPXx0001AFB0 (PCS::DXIO::KPNP_LANE_REQ_CONTROL)

Read-write. Reset: 0000_0000h.

KPNP Lane Request Control Register

_blkPHY0_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A030;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY1_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A0B0;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY2_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A130;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY3_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A1B0;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHYBROADCAST_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001AFB0;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

Bits Description

31:8 Reserved.

7	Ln3RxReq. Read-write. Reset: 0. Lane 3 Rx Request - when set to 1 directs DPIK hardware to send new receiver setting request for Lane 3. DPIK hardware clears this bit when it detects assertion of ack signal in response for issued request.
6	Ln3TxReq. Read-write. Reset: 0. Lane 3 Tx Request - when set to 1 directs DPIK hardware to send new transmitter setting request for Lane 3. DPIK hardware clears this bit when it detects assertion of ack signal in response for issued request.
5	Ln2RxReq. Read-write. Reset: 0. Lane 2 Rx Request - when set to 1 directs DPIK hardware to send new receiver setting request for Lane 2. DPIK hardware clears this bit when it detects assertion of ack signal in response for issued request.
4	Ln2TxReq. Read-write. Reset: 0. Lane 2 Tx Request - when set to 1 directs DPIK hardware to send new transmitter setting request for Lane 2. DPIK hardware clears this bit when it detects assertion of ack signal in response for issued request.
3	Ln1RxReq. Read-write. Reset: 0. Lane 1 Rx Request - when set to 1 directs DPIK hardware to send new receiver setting request for Lane 1. DPIK hardware clears this bit when it detects assertion of ack signal in response for issued request.
2	Ln1TxReq. Read-write. Reset: 0. Lane 1 Tx Request - when set to 1 directs DPIK hardware to send new transmitter setting request for Lane 1. DPIK hardware clears this bit when it detects assertion of ack signal in response for issued request.
1	Ln0RxReq. Read-write. Reset: 0. Lane 0 Rx Request - when set to 1 directs DPIK hardware to send new receiver setting request for Lane 0. DPIK hardware clears this bit when it detects assertion of ack signal in response for issued request.
0	Ln0TxReq. Read-write. Reset: 0. Lane 0 Tx Request - when set to 1 directs DPIK hardware to send new transmitter setting request for Lane 0. DPIK hardware clears this bit when it detects assertion of ack signal in response for issued request.

SERDESAG3KPXx0001A038...WAFLCNTRP5KPXx0001AFB8 (PCS::DXIO::KPNP_LANE_REQ_STATUS)

Read-only. Reset: 0000_0000h.

knpn lane request status register

_blkPHY0_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A038;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY1_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A0B8;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY2_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A138;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY3_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A1B8;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHYBROADCAST_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001AFB8;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

Bits Description

31:8	Reserved.
7	Ln3RxAck. Read-only. Reset: 0. Lane 3 Rx Ack Status - reflects the status of rx3_ack signal on Raw PHY Interface.
6	Ln3TxAck. Read-only. Reset: 0. Lane 3 Tx Ack Status - reflects the status of tx3_ack signal on Raw PHY Interface.
5	Ln2RxAck. Read-only. Reset: 0. Lane 2 Rx Ack Status - reflects the status of rx2_ack signal on Raw PHY Interface.
4	Ln2TxAck. Read-only. Reset: 0. Lane 2 Tx Ack Status - reflects the status of tx2_ack signal on Raw PHY Interface.
3	Ln1RxAck. Read-only. Reset: 0. Lane 1 Rx Ack Status - reflects the status of rx1_ack signal on Raw PHY Interface.
2	Ln1TxAck. Read-only. Reset: 0. Lane 1 Tx Ack Status - reflects the status of tx1_ack signal on Raw PHY Interface.
1	Ln0RxAck. Read-only. Reset: 0. Lane 0 Rx Ack Status - reflects the status of rx0_ack signal on Raw PHY Interface.
0	Ln0TxAck. Read-only. Reset: 0. Lane 0 Tx Ack Status - reflects the status of tx0_ack signal on Raw PHY Interface.

SERDESAG3KPXx0001A040...WAFLCNTRP5KPXx0001AFC0 (PCS::DXIO::KPNP_PMA_CONTROL0)

Read-write. Reset: 0000_0000h.

KPNP PMA Control Register

_blkPHY0_inst[WAFCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A040;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY1_inst[WAFCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A0C0;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY2_inst[WAFCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A140;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY3_inst[WAFCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A1C0;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHYBROADCAST_inst[WAFCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001AFC0;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

Bits Description

31:24 Reserved.

23 **Ln3_Rx_Disable.** Read-write. Reset: 0. software override of the rx3_disable primary input of the underlying SERDES PMA.

22 **Ln3_Tx_Disable.** Read-write. Reset: 0. software override of the tx3_disable primary input of the underlying SERDES PMA.

21 **Ln2_Rx_Disable.** Read-write. Reset: 0. software override of the rx2_disable primary input of the underlying SERDES PMA.

20 **Ln2_Tx_Disable.** Read-write. Reset: 0. software override of the tx2_disable primary input of the underlying SERDES PMA.

19 **Ln1_Rx_Disable.** Read-write. Reset: 0. software override of the rx1_disable primary input of the underlying SERDES PMA.

18 **Ln1_Tx_Disable.** Read-write. Reset: 0. software override of the tx1_disable primary input of the underlying SERDES PMA.

17 **Ln0_Rx_Disable.** Read-write. Reset: 0. software override of the rx0_disable primary input of the underlying SERDES PMA.

16 **Ln0_Tx_Disable.** Read-write. Reset: 0. software override of the tx0_disable primary input of the underlying SERDES PMA.

15:1 Reserved.

0 **ref_use_pad.** Read-write. Reset: 0. controls a primary input, of the same name, on the underlying SERDES PMA.

SERDESAG3KPXx0001A044...WAFLCNTRP5KPXx0001AFC4 (PCS::DXIO::KPNP_PMA_CONTROL1)

Read-write. Reset: 000F_00A5h.

KPNP PMA Control Register

_blkPHY0_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A044;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY1_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A0C4;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY2_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A144;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY3_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A1C4;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHYBROADCAST_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001AFC4;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

Bits	Description
31:20	Reserved.
19	ln3_rx_term_acdc. Read-write. Reset: 1. .
18	ln2_rx_term_acdc. Read-write. Reset: 1. .
17	ln1_rx_term_acdc. Read-write. Reset: 1. .
16	ln0_rx_term_acdc. Read-write. Reset: 1. .
15:8	Reserved.
7:5	tx_vboost_lvl. Read-write. Reset: 5h. controls a primary input, of the same name, on the underlying SERDES PMA.
4:0	rx_vref_ctrl. Read-write. Reset: 05h. controls a primary input, of the same name, on the underlying SERDES PMA.

SERDESAG3KPXx0001A050...WAFLCNTRP5KPXx0001AFD0 (PCS::DXIO::KPNP_RX_EQ_DELTA_IQ)

Read-write. Reset: 0000_0000h.

KPNP PMA Control Register for Rx Equalization Delta IQ.

_blkPHY0_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A050;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY1_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A0D0;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY2_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A150;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY3_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A1D0;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHYBROADCAST_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001AFD0;
 WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

Bits Description

31:17 Reserved.

16 **rx_eq_delta_iq_ovrd_en.** Read-write. Reset: 0. Override Enable for Rx Equalization Delta IQ.15:12 **ln3_rx_eq_delta_iq.** Read-write. Reset: 0h. Override Value for Rx Equalization Delta IQ - Lane 3.11:8 **ln2_rx_eq_delta_iq.** Read-write. Reset: 0h. Override Value for Rx Equalization Delta IQ - Lane 2.7:4 **ln1_rx_eq_delta_iq.** Read-write. Reset: 0h. Override Value for Rx Equalization Delta IQ - Lane 1.3:0 **ln0_rx_eq_delta_iq.** Read-write. Reset: 0h. Override Value for Rx Equalization Delta IQ - Lane 0.

SERDESAG3KPXx0001A064...WAFLCNTRP5KPXx0001AFE4 (PCS::DXIO::KPNP_LANE_SOFT_RESET)

Read-write. Reset: 0000_0000h.

KPNP Lane Soft Reset Register

_blkPHY0_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A064;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY1_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A0E4;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY2_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A164;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY3_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A1E4;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHYBROADCAST_inst[WAFLCONTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001AFE4;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

Bits Description

31:8	Reserved.
7	Ln3_Rx_Soft_Reset. Read-write. Reset: 0. Lane 3 Rx Soft Reset - when set to 1 directs KPNP LCU to assert PHY receiver data path reset for Lane 3.
6	Ln3_Tx_Soft_Reset. Read-write. Reset: 0. Lane 3 Tx Soft Reset - when set to 1 directs KPNP LCU to assert PHY transmitter data path reset for Lane 3.
5	Ln2_Rx_Soft_Reset. Read-write. Reset: 0. Lane 2 Rx Soft Reset - when set to 1 directs KPNP LCU to assert PHY receiver data path reset for Lane 2.
4	Ln2_Tx_Soft_Reset. Read-write. Reset: 0. Lane 2 Tx Soft Reset - when set to 1 directs KPNP LCU to assert PHY transmitter data path reset for Lane 2.
3	Ln1_Rx_Soft_Reset. Read-write. Reset: 0. Lane 1 Rx Soft Reset - when set to 1 directs KPNP LCU to assert PHY receiver data path reset for Lane 1.
2	Ln1_Tx_Soft_Reset. Read-write. Reset: 0. Lane 1 Tx Soft Reset - when set to 1 directs KPNP LCU to assert PHY transmitter data path reset for Lane 1.
1	Ln0_Rx_Soft_Reset. Read-write. Reset: 0. Lane 0 Rx Soft Reset - when set to 1 directs KPNP LCU to assert PHY receiver data path reset for Lane 0.
0	Ln0_Tx_Soft_Reset. Read-write. Reset: 0. Lane 0 Tx Soft Reset - when set to 1 directs KPNP LCU to assert PHY transmitter data path reset for Lane 0.

SERDESAG3KPXx0001A068...WAFLCNTRP5KPXx0001AFE8 (PCS::DXIO::REG_RST_CTRL)

Read-write. Reset: 0000_0001h.

Debug bit per PHY in **PCS** that resets sequencer/SM of **LCU** chain but not the PHY

_blkPHY0_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A068;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY1_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A0E8;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY2_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A168;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHY3_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001A1E8;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

_blkPHYBROADCAST_inst[WAFLCNTAINERP5KPX9WAFL,WAFLCONTAINERP4KPX8WAFL,SERDESAG3KPX7SERDES,SERDESBG[2:0]KPX4SERDES,SERDESBP[3:1]KPX4SERDES,SERDESAP0KPX7SERDES]_aliasSMN;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPXx0001AFE8;
WAFLCNTRP[5:4]KPX,SERDESAG3KPX,SERDESBG[2:0]KPX0,SERDESBP[3:1]KPX0,SERDESAP0KPX=1[88:7F]0_0000h

Bits Description

31:1 Reserved.

0 **reset_regs_when_dxio_phy_rst.** Read-write. Reset: 1. 0: dxio_phy_rst will not reset any registers; 1: dxio_phy_rst will reset non EFUSE registers

SERDESAG3PCIEx00000C00...WAFLCNTRP5PCIEx00000F80 (PCS::DXIO::PCS_RX_CONTROL_BANK)

Read-write. Reset: 0000_0000h.

PCS_RX_CONTROL0_BANK1

_blk[PCIEX16CONTEXT[7:0]]_instSERDESAG3PCS21PCIE_aliasSMN; SERDESAG3PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]0;
SERDESAG3PCIE=12F0_0000h

_blk[SATAX8CONTEXT[2:0]]_instSERDESAG3PCS24SATA_aliasSMN; SERDESAG3SATA0x0000_0[D0,C8,C0]0; SERDESAG3SATA0=1320_0000h

_blk[SATAX8CONTEXT[2:0]]_instSERDESAG3PCS37SATA_aliasSMN; SERDESAG3SATA1x0000_0[D0,C8,C0]0; SERDESAG3SATA1=19E0_0000h

_blk[PCIEX16CONTEXT[7:0]]_instSERDESAP0PCS21PCIE_aliasSMN; SERDESAP0PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]0;
SERDESAP0PCIE=1260_0000h

_blk[SATAX8CONTEXT[2:0]]_instSERDESAP0PCS24SATA_aliasSMN; SERDESAP0SATA0x0000_0[D0,C8,C0]0; SERDESAP0SATA0=1300_0000h

_blk[SATAX8CONTEXT[2:0]]_instSERDESAP0PCS37SATA_aliasSMN; SERDESAP0SATA1x0000_0[D0,C8,C0]0; SERDESAP0SATA1=1310_0000h

_blk[PCIEX16CONTEXT[7:0]]_instSERDESBG0PCS18PCIE_aliasSMN; SERDESBG0PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]0;
SERDESBG0PCIE=12C0_0000h

_blk[PCIEX16CONTEXT[7:0]]_instSERDESBG1PCS18PCIE_aliasSMN; SERDESBG1PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]0;
SERDESBG1PCIE=12D0_0000h

_blk[PCIEX16CONTEXT[7:0]]_instSERDESBG2PCS18PCIE_aliasSMN; SERDESBG2PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]0;
SERDESBG2PCIE=12E0_0000h

_blk[PCIEX16CONTEXT[7:0]]_instSERDESBP1PCS18PCIE_aliasSMN; SERDESBP1PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]0;
SERDESBP1PCIE=1270_0000h

_blk[PCIEX16CONTEXT[7:0]]_instSERDESBP2PCS18PCIE_aliasSMN; SERDESBP2PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]0;
SERDESBP2PCIE=1280_0000h

_blk[PCIEX16CONTEXT[7:0]]_instSERDESBP3PCS18PCIE_aliasSMN; SERDESBP3PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]0;
SERDESBP3PCIE=1290_0000h

_blk[PCIEX4CONTEXT[7:0]]_instWAFLCONTAINERP4PCS16PCIE_aliasSMN; WAFLCNTRP4PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]0;
WAFLCNTRP4PCIE=12A0_0000h

_blk[PCIEX4CONTEXT[7:0]]_instWAFLCONTAINERP5PCS17PCIE_aliasSMN; WAFLCNTRP5PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]0;
WAFLCNTRP5PCIE=12B0_0000h

Bits Description

31:16 Reserved.

15 **rxX_term_disable.** Read-write. Reset: 0. rxX_term_disable, [0]

14:0 Reserved.

SERDESAG3PCIEx00000C04... WAFLCNTRP5PCIEx00000F84 (PCS::DXIO::PCS_RX_CONTROL1_BANK)

Read-write. Reset: 0501_2130h.

PCS_RX_CONTROL1_BANK_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESAG3PCS21PCIE_aliasSMN; SERDESAG3PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]4;
SERDESAG3PCIE=12F0_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAG3PCS24SATA_aliasSMN; SERDESAG3SATA0x0000_0[D0,C8,C0]4; SERDESAG3SATA0=1320_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAG3PCS37SATA_aliasSMN; SERDESAG3SATA1x0000_0[D0,C8,C0]4; SERDESAG3SATA1=19E0_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESAP0PCS21PCIE_aliasSMN; SERDESAP0PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]4;
SERDESAP0PCIE=1260_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAP0PCS24SATA_aliasSMN; SERDESAP0SATA0x0000_0[D0,C8,C0]4; SERDESAP0SATA0=1300_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAP0PCS37SATA_aliasSMN; SERDESAP0SATA1x0000_0[D0,C8,C0]4; SERDESAP0SATA1=1310_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBG0PCS18PCIE_aliasSMN; SERDESBG0PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]4;
SERDESBG0PCIE=12C0_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBG1PCS18PCIE_aliasSMN; SERDESBG1PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]4;
SERDESBG1PCIE=12D0_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBG2PCS18PCIE_aliasSMN; SERDESBG2PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]4;
SERDESBG2PCIE=12E0_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBP1PCS18PCIE_aliasSMN; SERDESBP1PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]4;
SERDESBP1PCIE=1270_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBP2PCS18PCIE_aliasSMN; SERDESBP2PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]4;
SERDESBP2PCIE=1280_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBP3PCS18PCIE_aliasSMN; SERDESBP3PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]4;
SERDESBP3PCIE=1290_0000h_blk[PCIE_X4_CONTEXT[7:0]]_instWAFLCONTAINERP4PCS16PCIE_aliasSMN; WAFLCNTRP4PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]4;
WAFLCNTRP4PCIE=12A0_0000h_blk[PCIE_X4_CONTEXT[7:0]]_instWAFLCONTAINERP5PCS17PCIE_aliasSMN; WAFLCNTRP5PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]4;
WAFLCNTRP5PCIE=12B0_0000h

Bits	Description
31:29	Reserved.
28:24	ElasticFIFONominalEmptyHighThreshold. Read-write. Reset: 05h. the value in this field sets the high threshold of the elastic fifo for SKP removal when operating in nominal empty mode in Gen1/Gen2 speed for PCIe protocol and for USB protocol.
23:21	Reserved.
20:16	ElasticFIFONominalHalfLowThreshold. Read-write. Reset: 01h. the value in this field sets the low threshold of the elastic fifo for SKP removal when operating in nominal half mode in Gen1/Gen2 speeds for PCIe protocol and for USB protocol.
15:13	ElasticBufferProjectedWritePointerOffset. Read-write. Reset: 1h. the value in this field sets the default of the projected elastic fifo write pointer position.
12:8	ElasticFIFONominalHalfHighThreshold. Read-write. Reset: 01h. the value in this field sets the high threshold for SKP removal when operating in nominal half mode in Gen1/Gen2 speeds for PCIe protocol and for USB protocol.
7:6	Reserved.
5	OverrideElasticFIFOControlSettings. Read-write. Reset: 1. when set to 1, the default values of the elastic fifo controls shall be overwritten with corresponding register settings.
4:0	ElasticFIFONominalHalfMidPoint. Read-write. Reset: 10h. the value in field sets the default distance between write and read pointers of the elastic fifo when operating in nominal half mode in Gen1/Gen2 speeds for PCIe protocol and for USB protocol.

SERDESAG3PCIEx00000C08... WAFLCNTRP5PCIEx00000F88 (PCS::DXIO::PCS_CONTROL2_BANK)

Read-write. Reset: 0000_0078h.

PCS_CONTROL2_BANK_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESAG3PCS21PCIE_aliasSMN; SERDESAG3PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]8;
SERDESAG3PCIE=12F0_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAG3PCS24SATA_aliasSMN; SERDESAG3SATA0x0000_0[D0,C8,C0]8; SERDESAG3SATA0=1320_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAG3PCS37SATA_aliasSMN; SERDESAG3SATA1x0000_0[D0,C8,C0]8; SERDESAG3SATA1=19E0_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESAP0PCS21PCIE_aliasSMN; SERDESAP0PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]8;
SERDESAP0PCIE=1260_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAP0PCS24SATA_aliasSMN; SERDESAP0SATA0x0000_0[D0,C8,C0]8; SERDESAP0SATA0=1300_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAP0PCS37SATA_aliasSMN; SERDESAP0SATA1x0000_0[D0,C8,C0]8; SERDESAP0SATA1=1310_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBG0PCS18PCIE_aliasSMN; SERDESBG0PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]8;
SERDESBG0PCIE=12C0_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBG1PCS18PCIE_aliasSMN; SERDESBG1PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]8;
SERDESBG1PCIE=12D0_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBG2PCS18PCIE_aliasSMN; SERDESBG2PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]8;
SERDESBG2PCIE=12E0_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBP1PCS18PCIE_aliasSMN; SERDESBP1PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]8;
SERDESBP1PCIE=1270_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBP2PCS18PCIE_aliasSMN; SERDESBP2PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]8;
SERDESBP2PCIE=1280_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBP3PCS18PCIE_aliasSMN; SERDESBP3PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]8;
SERDESBP3PCIE=1290_0000h_blk[PCIE_X4_CONTEXT[7:0]]_instWAFLCNTRP4PCS16PCIE_aliasSMN; WAFLCNTRP4PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]8;
WAFLCNTRP4PCIE=12A0_0000h_blk[PCIE_X4_CONTEXT[7:0]]_instWAFLCNTRP5PCS17PCIE_aliasSMN; WAFLCNTRP5PCIEx0000_0[F8,F0,E8,E0,D8,D0,C8,C0]8;
WAFLCNTRP5PCIE=12B0_0000h**Bits Description**

31:10 Reserved.

9:0 **SERDESPHYReceiverOtime.** Read-write. Reset: 078h. the value in this field specifies the duration (in 25ns increments) for which CDR circuit in the SERDES PHY is turned on while [PCS](#) is trying to achieve symbol lock.

SERDESAG3PCIEx00000C20... WAFLCNTRP5PCIEx00000FA0 (PCS::DXIO::PCS_CONTROL1_BANK1)

Read-write.

PCS_CONTROL1_BANK1

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESAG3PCS21PCIE_aliasSMN; SERDESAG3PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]0;
SERDESAG3PCIE=12F0_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAG3PCS24SATA_aliasSMN; SERDESAG3SATA0x0000_0[D2,CA,C2]0; SERDESAG3SATA0=1320_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAG3PCS37SATA_aliasSMN; SERDESAG3SATA1x0000_0[D2,CA,C2]0; SERDESAG3SATA1=19E0_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESAP0PCS21PCIE_aliasSMN; SERDESAP0PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]0;
SERDESAP0PCIE=1260_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAP0PCS24SATA_aliasSMN; SERDESAP0SATA0x0000_0[D2,CA,C2]0; SERDESAP0SATA0=1300_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAP0PCS37SATA_aliasSMN; SERDESAP0SATA1x0000_0[D2,CA,C2]0; SERDESAP0SATA1=1310_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBG0PCS18PCIE_aliasSMN; SERDESBG0PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]0;
SERDESBG0PCIE=12C0_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBG1PCS18PCIE_aliasSMN; SERDESBG1PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]0;
SERDESBG1PCIE=12D0_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBG2PCS18PCIE_aliasSMN; SERDESBG2PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]0;
SERDESBG2PCIE=12E0_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBP1PCS18PCIE_aliasSMN; SERDESBP1PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]0;
SERDESBP1PCIE=1270_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBP2PCS18PCIE_aliasSMN; SERDESBP2PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]0;
SERDESBP2PCIE=1280_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBP3PCS18PCIE_aliasSMN; SERDESBP3PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]0;
SERDESBP3PCIE=1290_0000h

_blk[PCIE_X4_CONTEXT[7:0]]_instWAFLCONTAINERP4PCS16PCIE_aliasSMN; WAFLCNTRP4PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]0;
WAFLCNTRP4PCIE=12A0_0000h

_blk[PCIE_X4_CONTEXT[7:0]]_instWAFLCONTAINERP5PCS17PCIE_aliasSMN; WAFLCNTRP5PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]0;
WAFLCNTRP5PCIE=12B0_0000h

Bits	Description
31:29	Reserved.
28:24	context_id. Read-write. context_id per protocol per link rate Reset: _blk[PCIE_X16_CONTEXT[7:0]]_inst[SERDESBP[3:1]PCS18PCIE,SERDESBG[2:0]PCS18PCIE,SERDESAP0PCS21PCIE,SERDESAG3PCS21PCIE]_aliasSMN _blk[PCIE_X4_CONTEXT[7:0]]_inst[WAFLCONTAINERP5PCS17PCIE,WAFLCONTAINERP4PCS16PCIE]_aliasSMN 00h Reset: _blk[SATA_X8_CONTEXT[2:0]]_inst[SERDESAP0PCS[37,24]SATA,SERDESAG3PCS[37,24]SATA]_aliasSMN: 05h
23	tx_cx. Read-write. Reset: 0. tx_cx, [0]
22:21	Reserved.
20:15	tx_cp. Read-write. Reset: 00h. tx_cp, [4..0]
14	Reserved.
13:8	tx_cn. Read-write. Reset: 00h. tx_cn, [3..0]
7:6	Reserved.
5:0	tx_c0. Read-write. Reset: 00h. tx_c0, [5..0]

SERDESAG3PCIEx00000C24... WAFLCNTRP5PCIEx00000FA4 (PCS::DXIO::PCS_CONTROL1_BANK)

Read-write. Reset: 2760_3F00h.

PCS_CONTROL1_BANK_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESAG3PCS21PCIE_aliasSMN; SERDESAG3PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]4;
SERDESAG3PCIE=12F0_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAG3PCS24SATA_aliasSMN; SERDESAG3SATA0x0000_0[D2,CA,C2]4; SERDESAG3SATA0=1320_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAG3PCS37SATA_aliasSMN; SERDESAG3SATA1x0000_0[D2,CA,C2]4; SERDESAG3SATA1=19E0_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESAP0PCS21PCIE_aliasSMN; SERDESAP0PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]4;
SERDESAP0PCIE=1260_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAP0PCS24SATA_aliasSMN; SERDESAP0SATA0x0000_0[D2,CA,C2]4; SERDESAP0SATA0=1300_0000h

_blk[SATA_X8_CONTEXT[2:0]]_instSERDESAP0PCS37SATA_aliasSMN; SERDESAP0SATA1x0000_0[D2,CA,C2]4; SERDESAP0SATA1=1310_0000h

_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBG0PCS18PCIE_aliasSMN; SERDESBG0PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]4;
SERDESBG0PCIE=12C0_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBG1PCS18PCIE_aliasSMN; SERDESBG1PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]4;
SERDESBG1PCIE=12D0_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBG2PCS18PCIE_aliasSMN; SERDESBG2PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]4;
SERDESBG2PCIE=12E0_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBP1PCS18PCIE_aliasSMN; SERDESBP1PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]4;
SERDESBP1PCIE=1270_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBP2PCS18PCIE_aliasSMN; SERDESBP2PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]4;
SERDESBP2PCIE=1280_0000h_blk[PCIE_X16_CONTEXT[7:0]]_instSERDESBP3PCS18PCIE_aliasSMN; SERDESBP3PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]4;
SERDESBP3PCIE=1290_0000h_blk[PCIE_X4_CONTEXT[7:0]]_instWAFLCONTAINERP4PCS16PCIE_aliasSMN; WAFLCNTRP4PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]4;
WAFLCNTRP4PCIE=12A0_0000h_blk[PCIE_X4_CONTEXT[7:0]]_instWAFLCONTAINERP5PCS17PCIE_aliasSMN; WAFLCNTRP5PCIEx0000_0[FA,F2,EA,E2,DA,D2,CA,C2]4;
WAFLCNTRP5PCIE=12B0_0000h

Bits	Description
31:30	Reserved.
29:20	EIDetectorOffTime. Read-write. Reset: 276h. when PCS_LANEN_CONTROL.EIDetectorCycle is set to 1, the value in this field specifies the duration/duty (in 100ns increments) for which the electrical idle detector in the PHY receiver is powered off (and thus unable to detect a break from electrical idle) to reduce overall power consumption.
19:18	Reserved.
17:8	EIDetectorOnTime. Read-write. Reset: 03Fh. when PCS_GLOBAL_CONTROL0.EIDetectorCycle is set to 1, the value in this field specifies the duration/duty (in 100ns increments) for which the electrical idle detector in the PHY receiver is powered on in order to detect a break from electrical idle.
7:2	Reserved.
1	AggressiveEIDetectorCycle. Read-write. Reset: 0. 0: EI detector is not forced to be in cycling mode. 1: EI detector is forced to be in cycling mode. This register bit only takes affect during P0 and CDR is locked.
0	AggressiveEIDetectorOff. Read-write. Reset: 0. 0: EI detector is not forced to be off. 1: EI detector is forced to be off. This register bit only takes affect during P0 and CDR is locked.

SERDESAG3PCIEx00008000...SERDESBP3XGMIX00008000 (PCS::DXIO::DXIO_HWDID_SERDES_IOD)

Read-only.

The DXIO Hardware Discovery ID Register (DXIO_HDID) register may be interrogated by system software in order to determine the presence, type, and source of a protocol [PCS](#), and the associated DXIO discovery data-structures. Where the presence of a PCS component is determined, this register contains information that informs software of the specific version and revision of the component, nominally expressed as: HwMajVer.HwMinVer.HwRev

_inst[AG3PCS[37,24]SATASATA,AP0PCS[37,24]SATASATA,AG3PCS21PCIEPCIE,BG[2:0]PCS18PCIEPCIE,BP[3:1]PCS18PCIEPCIE,AP0PCS21PCIEPCIE,AG3PCS7XGMIGOP,BG[2:0]PCS4XGMIGOP,BP[3:1]PCS4XGMIGOP,AP0PCS7XGMIGOP]_aliasSMN;
 SERDESAG3SATA[1:0],SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIX00008000;
 SERDESAG3SATA[1:0],SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIX00008000=[19E00000,1[32:2C]0_0000,12[9:6]0_0000,1[21:1A]0_0000]h

Bits	Description
31:26	PCS_Vendor_ID. Read-only. Reset: 01h. Description: identifies the vendor of the PCS solution. Currently, the following PCS vendor values are defined: 01h : Advanced Micro Devices (AMD) 10h : vendor1 all other values are reserved.
25:20	Protocol_PCS. Read-only. Reset: _instAG3PCS21PCIEPCIE_aliasSMN: 01h Reset: _inst[AG3PCS[37,24]SATASATA]_aliasSMN: 03h Reset: _instAG3PCS7XGMIGOP_aliasSMN: 20h Reset: _instAP0PCS21PCIEPCIE_aliasSMN: 01h Reset: _inst[AP0PCS[37,24]SATASATA]_aliasSMN: 03h Reset: _instAP0PCS7XGMIGOP_aliasSMN: 20h Reset: _instBG0PCS18PCIEPCIE_aliasSMN: 01h Reset: _instBG0PCS4XGMIGOP_aliasSMN: 20h Reset: _instBG1PCS18PCIEPCIE_aliasSMN: 01h Reset: _instBG1PCS4XGMIGOP_aliasSMN: 20h Reset: _instBG2PCS18PCIEPCIE_aliasSMN: 01h Reset: _instBG2PCS4XGMIGOP_aliasSMN: 20h Reset: _instBP1PCS18PCIEPCIE_aliasSMN: 01h Reset: _instBP1PCS4XGMIGOP_aliasSMN: 20h Reset: _instBP2PCS18PCIEPCIE_aliasSMN: 01h Reset: _instBP2PCS4XGMIGOP_aliasSMN: 20h Reset: _instBP3PCS18PCIEPCIE_aliasSMN: 01h Reset: _instBP3PCS4XGMIGOP_aliasSMN: 20h Description: identifies the SERDES protocol of the PCS instance associated with this register. Currently, the following PCS protocol values are defined: 01h : PCI Express 02h : USB 03h : SATA 08h : Digital Display 10h : Ethernet 20h : GOP 22h : GMI all other values are reserved.
19:13	Hardware_Major_Version_Number. Read-only. Reset: 05h. identifies the major IP version of the hardware component to software. This value should remain stable across all silicon revisions of the product on which this IP is deployed
12:6	Hardware_Minor_Version_Number. Read-only. Reset: 00h. identifies the minor IP version of the hardware component to software. This value should remain stable across all silicon revisions of the product on which this IP is deployed
5:0	Hardware_Revision. Read-only. Reset: 00h. identifies the hardware revision of the hardware component to software. This value must be 00h on the initial silicon revision and should be incremented, as required, on subsequent silicon revisions

SERDESAG3PCIEx0000A000... WAFLCNTRP5WAFL1x0000AF80 (PCS::DXIO::KPDMX_32_LANE_TEMP)

Read-only.

spare Register

_chiplet[15:0]_instSERDESAG3_aliasSMN; SERDESAG3PCIEx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESAG3PCIE=12F0_0000h

_inst[SERDESAG3KPDMXLANEBCAST,SERDESBG[2:0]KPDMXLANEBCAST,P5PCS17,P4PCS16,SERDESBP[3:1]KPDMXLANEBCAST,SERDESAP0KPDMXLANEBCAST,KPDMXLANEBCASTWAFL[1:0]]_aliasSMN;

SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0]x0000AF80;

SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,WAFLCNTRP5WAFL[1:0]=12[F:4]0_0000h

_chiplet[15:0]_instSERDESAP0_aliasSMN; SERDESAP0PCIEx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESAP0PCIE=1260_0000h

_chiplet[15:0]_instSERDESBG0_aliasSMN; SERDESBG0PCIEx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBG0PCIE=12C0_0000h

_chiplet[15:0]_instSERDESBG1_aliasSMN; SERDESBG1PCIEx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBG1PCIE=12D0_0000h

_chiplet[15:0]_instSERDESBG2_aliasSMN; SERDESBG2PCIEx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBG2PCIE=12E0_0000h

_chiplet[15:0]_instSERDESBP1_aliasSMN; SERDESBP1PCIEx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBP1PCIE=1270_0000h

_chiplet[15:0]_instSERDESBP2_aliasSMN; SERDESBP2PCIEx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBP2PCIE=1280_0000h

_chiplet[15:0]_instSERDESBP3_aliasSMN; SERDESBP3PCIEx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBP3PCIE=1290_0000h

_chiplet[15:0]_instP4PCS16_aliasSMN; WAFLCNTRP4PCIEx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; WAFLCNTRP4PCIE=12A0_0000h

_chiplet[15:0]_instP5PCS17_aliasSMN; WAFLCNTRP5PCIEx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; WAFLCNTRP5PCIE=12B0_0000h

_chiplet[15:0]_instWAFL0_aliasSMN; WAFLCNTRP5WAFL0x0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; WAFLCNTRP5WAFL0=1240_0000h

_chiplet[15:0]_instWAFL1_aliasSMN; WAFLCNTRP5WAFL1x0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; WAFLCNTRP5WAFL1=1250_0000h

Bits	Description
31:20	Reserved.
19:13	HwMajVer. Read-only. spare Register
12:6	HwMinVer. Read-only. spare Register
5:0	HwRev. Read-only. spare Register

SERDESAG3PCIEx0000B000... WAFLCNTRP5PCIEx0000EE00**(PCS::DXIO::UPI2_ENCODE_32_LANE_Local)**

Read-write. Reset: 0000_0000h.

Local Reset Control

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

SERDESAG3PCIE=12F0_0000h

_inst[SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,P5PCS17,P4PCS16,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN;

SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIEx0000EE00;

SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE=12[F:6]0_0000h

_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

SERDESAP0PCIE=1260_0000h

_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

SERDESBG0PCIE=12C0_0000h

_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

SERDESBG1PCIE=12D0_0000h

_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

SERDESBG2PCIE=12E0_0000h

_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

SERDESBP1PCIE=1270_0000h

_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

SERDESBP2PCIE=1280_0000h

_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

SERDESBP3PCIE=1290_0000h

_instP4PCS16_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

WAFLCNTRP4PCIE=12A0_0000h

_instP5PCS17_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;

WAFLCNTRP5PCIE=12B0_0000h

Bits	Description
31:1	Reserved.
0	SwRst. Read-write. Reset: 0. Local SW Reset

**SERDESAG3PCIEx0000B004...WAFLCNTRP5PCIEx0000EE04
(PCS::DXIO::UPI2_ENCODE_32_LANE_DYN_CLK)**

Read-write. Reset: 003F_003Fh.

Control dynamic clock of Encoder/Packetizer

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESAG3PCIE=12F0_0000h

_inst[SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,P5PCS17,P4PCS16,SERDESBP[3:1]ENCODELANEBROAD
CAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN;
SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIEx0000EE04;
SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE=12[F:6]0_0000h

_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESAP0PCIE=1260_0000h

_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESBG0PCIE=12C0_0000h

_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESBG1PCIE=12D0_0000h

_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESBG2PCIE=12E0_0000h

_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESBP1PCIE=1270_0000h

_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESBP2PCIE=1280_0000h

_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESBP3PCIE=1290_0000h

_instP4PCS16_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
WAFLCNTRP4PCIE=12A0_0000h

_instP5PCS17_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
WAFLCNTRP5PCIE=12B0_0000h

Bits	Description
31:25	Reserved.
24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:9	Reserved.
8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

SERDESAG3PCIEx0000B008...SERDESBP3PCIEx0000EE08 (PCS::DXIO::UPI2_ENCODE_32_LANE_Select)

Reset: 0000_1EB0h.

Select Mux Control_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESAG3PCIE=12F0_0000h_inst[SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0
ENCODELANEBROADCAST]_upi2_aliasSMN; SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIEx0000EE08;
SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE=[12[F:C]0_0000,12[9:6]0_0000]h_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESAP0PCIE=1260_0000h_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESBG0PCIE=12C0_0000h_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESBG1PCIE=12D0_0000h_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESBG2PCIE=12E0_0000h_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESBP1PCIE=1270_0000h_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESBP2PCIE=1280_0000h_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESBP3PCIE=1290_0000h

Bits	Description
31:28	SelectFSMState. Read-only. Reset: 0h. Read only register for Select FSM State.
27	FSMCMDSelct. Read-only. Reset: 0. Single bit to determine if command path is selected.
26	FSMDataSelect. Read-only. Reset: 0. Single bit to determine if data path is selected.
25	FSMReplayEn. Read-only. Reset: 0. Single bit to determine if Replay is Enabled.
24	FSMLoopbackDisable. Read-only. Reset: 0. Single bit to determine if Loopback is Disabled.
23:20	ForceFSMState. Read-write. Reset: 0h. Force register for Select FSM State. Will only be used if ForceFSMEn is asserted as well.
19	ForceFSMEnable. Read-write. Reset: 0. Force the Encoder Selection FSM to programmed state. Debug feature. State will not move while this bit is active.
18	InjectOverPCS. Read-write. Reset: 0. Debug bit to give injection cmd_request priority over existing PCS commands in the FSM.
17:16	Reserved.
15	DisableAutoRelockCDRPS0Check. Read-write. Reset: 0. For the case Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls, it will check Tx/Rx Power States (=0) before issuing another Relock command. Write to 1 to disable this check.
14	EnableTxPLLSafeRecover. Read-write. Reset: 0. EnableTxPLLSafeRecover - Will send out TxInitPrep/TxInit on a TxPLL Safe Recover command.
13	DisableRelockCDRAtomic. Read-write. Reset: 0. For debug purposes. Will disable logic that block other commands until back-to-back atomic RxRelockCDR is finished.
12:9	EnableRelockCDR. Read-write. Reset: Fh. Description: EnableRelockCDR[0] - Enable Auto-RelockCDR on LockCDR_State = 2/3. EnableRelockCDR[1] - Enable Auto-RelockCDR on on certain SafeRecover_Requests. EnableRelockCDR[2] - Enable Auto-RelockCDR on on certain RxSrcvCommand Requests. EnableRelockCDR[3] - Enable Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls.
8	EnableUsrClkLast. Read-write. Reset: 0. On the PLL Shutdown case, where UsrClk and TxRxPS commands can come concurrently, this logic ensures that the TxRxPS will be non-PS0 otherwise UsrClk command will be held back.
7	BlockTxInit. Read-write. Reset: 1. This logic will hold back the Tx_InitPrep & Tx_Init Requests when in non-PS0 state.
6	Reserved.

5	DisableHoldAck. Read-write. Reset: 1. In the priority encoder, there is a layer to hold all acks to return at the same time which ensures that all commands get a chance to send to the PHY. Setting this bit to 1 will disable the hold layer, reducing command latency but also risking starving lower priority commands from being serviced.
4	EnableLpbk. Read-write. Reset: 1. Default is enabled (1). If PCS is an unselected client to the PHY, can program to 0 and encoder will not provide a loopback response back to the PCS. This will essentially lock up the PCS until it is connected, but good for debug or if we want the PCS to stall until we are ready.
3:2	Reserved.
1	SkipReplay. Read-write. Reset: 0. Skip the Replay state in the Select FSM.
0	Select. Read-write. Reset: 0. Writing to 1 will kick off FSM to give the PCS access to the PHY for this lane. Please note, when connecting, the KPMX/KPDMX must be programmed first. When deselecting, the FSM will wait for last command to finish, then disconnect PCS access to the PHY for this lane.

SERDESAG3PCIEx0000B00C...SERDESBP3PCIEx0000EE0C (PCS::DXIO::UPI2_ENCODE_32_LANE_Handshake)

Reset: 0000_0003h.

Handshake Control

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESAG3PCIE=12F0_0000h

_inst[SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0
ENCODELANEBROADCAST]_upi2_aliasSMN; SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIEx0000EE0C;
SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE=[12[F:C]0_0000,12[9:6]0_0000]h

_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESAP0PCIE=1260_0000h

_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESBG0PCIE=12C0_0000h

_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESBG1PCIE=12D0_0000h

_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESBG2PCIE=12E0_0000h

_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESBP1PCIE=1270_0000h

_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESBP2PCIE=1280_0000h

_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESBP3PCIE=1290_0000h

Bits	Description
31:29	HandshakeState. Read-only. Reset: 0h. Read only register for UPI2 Handshake State.
28:8	Reserved.
7:0	ReqDelay. Read-write. Reset: 03h. Encoder will delay the command request this many clocks in its handshake to the PHY. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the PHY will sample on the arrival of the delayed request.

SERDESAG3PCIEx0000B010...WAFLCNTRP5PCIEx0000EE10
(PCS::DXIO::UPI2_ENCODE_32_LANE_Handshake_RO)

Read-only. Reset: 0000_0000h.

Handshake Readonly_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESAG3PCIE=12F0_0000h_inst[SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,P5PCS17,P4PCS16,SERDESBP[3:1]ENCODELANEBROAD
CAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN;
SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIEx0000EE10;
SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE=12[F:6]0_0000h_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESAP0PCIE=1260_0000h_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESBG0PCIE=12C0_0000h_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESBG1PCIE=12D0_0000h_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESBG2PCIE=12E0_0000h_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESBP1PCIE=1270_0000h_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESBP2PCIE=1280_0000h_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESBP3PCIE=1290_0000h_instP4PCS16_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
WAFLCNTRP4PCIE=12A0_0000h_instP5PCS17_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
WAFLCNTRP5PCIE=12B0_0000h

Bits	Description
31:8	ActiveCommandParam. Read-only. Reset: 00_0000h. Read only register to read the active command parameter to the PHY.
7:0	ActiveCommandCode. Read-only. Reset: 00h. Read only register to read the active command code to the PHY.

SERDESAG3PCIEx0000B014...WAFLCNTRP5PCIEx0000EE14
(PCS::DXIO::UPI2_ENCODE_32_LANE_LockoutFuse)

Read-write. Reset: 0000_0000h.

Lockout the client from being able to connect.

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESAG3PCIE=12F0_0000h_inst[SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,P5PCS17,P4PCS16,SERDESBP[3:1]ENCODELANEBROAD
CAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN;
SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIEx0000EE14;
SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE=12[F:6]0_0000h_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESAP0PCIE=1260_0000h_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESBG0PCIE=12C0_0000h_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESBG1PCIE=12D0_0000h_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESBG2PCIE=12E0_0000h_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESBP1PCIE=1270_0000h_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESBP2PCIE=1280_0000h_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESBP3PCIE=1290_0000h_instP4PCS16_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
WAFLCNTRP4PCIE=12A0_0000h_instP5PCS17_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
WAFLCNTRP5PCIE=12B0_0000h

Bits	Description
31:1	Reserved.
0	LockoutFuse. Read-write. Reset: 0. Writing 1 to this register will force the Select to 0. It is a W1RO register.

SERDESAG3PCIEx0000B018...WAFLCNTRP5PCIEx0000EE18
(PCS::DXIO::UPI2_ENCODE_32_LANE_InjectionParamCode)

Read-write. Reset: 0000_0000h.

Command Injection Parameters

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESAG3PCIE=12F0_0000h_inst[SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,P5PCS17,P4PCS16,SERDESBP[3:1]ENCODELANEBROAD
CAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN;
SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIEx0000EE18;
SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE=12[F:6]0_0000h_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESAP0PCIE=1260_0000h_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESBG0PCIE=12C0_0000h_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESBG1PCIE=12D0_0000h_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESBG2PCIE=12E0_0000h_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESBP1PCIE=1270_0000h_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESBP2PCIE=1280_0000h_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESBP3PCIE=1290_0000h_instP4PCS16_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
WAFLCNTRP4PCIE=12A0_0000h_instP5PCS17_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
WAFLCNTRP5PCIE=12B0_0000h

Bits	Description
31:0	InjectionParamCode. Read-write. Reset: 0000_0000h. [31:8] - 24-bit Parameter used in command injection. [7:0] - 8-bit Code used in command injection. Writing to this register will initiate a command injection.

SERDESAG3PCIEx0000B01C...WAFLCNTRP5PCIEx0000EE1C
(PCS::DXIO::UPI2_ENCODE_32_LANE_InjectionReadback)

Reset: 0000_0000h.

Command Injection Readback Registers

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
 SERDESAG3PCIE=12F0_0000h

_inst[SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,P5PCS17,P4PCS16,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN;
 SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIEx0000EE1C;
 SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE=12[F:6]0_0000h

_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
 SERDESAP0PCIE=1260_0000h

_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
 SERDESBG0PCIE=12C0_0000h

_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
 SERDESBG1PCIE=12D0_0000h

_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
 SERDESBG2PCIE=12E0_0000h

_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
 SERDESBP1PCIE=1270_0000h

_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
 SERDESBP2PCIE=1280_0000h

_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
 SERDESBP3PCIE=1290_0000h

_instP4PCS16_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
 WAFLCNTRP4PCIE=12A0_0000h

_instP5PCS17_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
 WAFLCNTRP5PCIE=12B0_0000h

Bits	Description
31:24	InjectionAckCount. Read-only. Reset: 00h. Count the number of times a command injection has been acknowledged.
23:16	InjectionReqCount. Read-only. Reset: 00h. Count the number of times a command injection has been requested.
15:14	Reserved.
13	CommandOverrideGranted. Read-only. Reset: 0. After writing CommandOverride, check this register is set to confirm that the override is active. After this, you can inject commands consecutively without interruption from the PCS .
12	CommandOverride. Read-write. Reset: 0. Write to '1' to flip the injection mux to injection mode. Useful for bursting injection commands, or blocking traffic upstream (as the case with PHY Reset). Not self clearing - must turn off after command override is complete.
11	Reserved.
10	InjectionInProgress. Read-only. Reset: 0. After writing InjectionParams, check this register is cleared before launching another injection.
9	InjectionError. Read-only. Reset: 0. Error from Injection Command.
8	Reserved.
7:0	InjectionResponse. Read-only. Reset: 00h. Response from Injection Command.

```

_inst[AG3PCS[37,24]SATAUPI2ENCODE,AP0PCS[37,24]SATAUPI2ENCODE,AG3PCS21PCIEUPI2ENCODE,BG[2:0]PCS18PCIEUPI2ENCODE,BP[3:1]PCS1
8PCIEUPI2ENCODE,AP0PCS21PCIEUPI2ENCODE,AG3PCS7XGMIUPI2XGMIENCODE,BG[2:0]PCS4XGMIUPI2XGMIENCODE,BP[3:1]PCS4XGMIUPI2X
GMIENCODE,AP0PCS7XGMIUPI2XGMIENCODE],lane8_upi2_ aliasSMN;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,SERDESAG3XGMI,SERD
ESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIX0000C02C;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,SERDESAG3XGMI,SERD
ESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIX=19E00000,1[32:2C]0_0000,12[9:6]0_0000,1[21:1A]0_0000)h

```

571

```

_inst[AG3PCS[37,24]SATAUPI2ENCODE,AP0PCS[37,24]SATAUPI2ENCODE,AG3PCS21PCIEUPI2ENCODE,BG[2:0]PCS18PCIEUPI2ENCODE,BP[3:1]PCS1
8PCIEUPI2ENCODE,AP0PCS21PCIEUPI2ENCODE,AG3PCS7XGMIUPI2XGMIENCODE,BG[2:0]PCS4XGMIUPI2XGMIENCODE,BP[3:1]PCS4XGMIUPI2X
GMIENCODE,AP0PCS7XGMIUPI2XGMIENCODE],lane8_upi2_ aliasSMN;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,SERDESAG3XGMI,SERD
ESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIX0000C04C;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0],SERDESAG3PCIE,SERDESBG[2:0]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE,SERDESAG3XGMI,SERD
ESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIX19E00000,1[32:2C]0_0000,12[9:6]0_0000,1[21:1A]0_0000)h

```

573

**SERDESAG3PCIEx0000B0F4...WAFLCNTRP5PCIEx0000EEF4
(PCS::DXIO::UPI2_ENCODE_32_LANE_CMDMASK)**

Read-write. Reset: 0000_000Fh.

cmdMask Injection Value_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESAG3PCIE=12F0_0000h_inst[SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,P5PCS17,P4PCS16,SERDESBP[3:1]ENCODELANEBROAD
CAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN;
SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIEx0000EEF4;
SERDESAG3PCIE,SERDESBG[2:0]PCIE,WAFLCNTRP[5:4]PCIE,SERDESBP[3:1]PCIE,SERDESAP0PCIE=12[F:6]0_0000h_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESAP0PCIE=1260_0000h_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESBG0PCIE=12C0_0000h_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESBG1PCIE=12D0_0000h_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESBG2PCIE=12E0_0000h_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESBP1PCIE=1270_0000h_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESBP2PCIE=1280_0000h_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESBP3PCIE=1290_0000h_instP4PCS16_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
WAFLCNTRP4PCIE=12A0_0000h_instP5PCS17_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
WAFLCNTRP5PCIE=12B0_0000h

Bits	Description
31:4	Reserved.
3:0	InjectionCmdMask. Read-write. Reset: Fh. For GMI3 only. When command injection is enabled through the InjectionParamCode register, this value will be used for cmdMask.

SERDESAG3SATA0x0000A000...SERDESAP0SATA1x0000AF80 (PCS::DXIO::KPDMX_20_LANE_TEMP)

Read-only.

spare Register

_chiplet[15:0]_instG3PCS24_aliasSMN; SERDESAG3SATA0x0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESAG3SATA0=1320_0000h

_inst[G3PCS[37,24],P0PCS[37,24]]_aliasSMN; SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]x0000AF80;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]=[19E00000,13[2:0]0_0000]h

_chiplet[15:0]_instG3PCS37_aliasSMN; SERDESAG3SATA1x0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESAG3SATA1=19E0_0000h

_chiplet[15:0]_instP0PCS24_aliasSMN; SERDESAP0SATA0x0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESAP0SATA0=1300_0000h

_chiplet[15:0]_instP0PCS37_aliasSMN; SERDESAP0SATA1x0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESAP0SATA1=1310_0000h

Bits	Description
31:20	Reserved.
19:13	HwMajVer. Read-only. spare Register
12:6	HwMinVer. Read-only. spare Register
5:0	HwRev. Read-only. spare Register

SERDESAG3SATA0x0000B000...SERDESAP0SATA1x0000EE00
(PCS::DXIO::UPI2_ENCODE_20_LANE_Local)

Read-write. Reset: 0000_0000h.

Local Reset Control_instG3PCS24_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;
SERDESAG3SATA0=1320_0000h_inst[G3PCS[37,24],P0PCS[37,24]]_upi2_aliasSMN; SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]x0000EE00;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]=[19E00000,13[2:0]0_0000]h_instG3PCS37_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;
SERDESAG3SATA1=19E0_0000h_instP0PCS24_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;
SERDESAP0SATA0=1300_0000h_instP0PCS37_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00;
SERDESAP0SATA1=1310_0000h

Bits	Description
------	-------------

31:1	Reserved.
------	-----------

0	SwRst. Read-write. Reset: 0. Local SW Reset
---	--

SERDESAG3SATA0x0000B004...SERDESAP0SATA1x0000EE04
(PCS::DXIO::UPI2_ENCODE_20_LANE_DYN_CLK)

Read-write. Reset: 003F_003Fh.

Control dynamic clock of Encoder/Packetizer_instG3PCS24_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESAG3SATA0=1320_0000h_inst[G3PCS[37,24],P0PCS[37,24]]_upi2_aliasSMN; SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]x0000EE04;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]=[19E00000,13[2:0]0_0000]h_instG3PCS37_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESAG3SATA1=19E0_0000h_instP0PCS24_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESAP0SATA0=1300_0000h_instP0PCS37_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESAP0SATA1=1310_0000h

Bits	Description
------	-------------

31:25	Reserved.
-------	-----------

24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
----	--

23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
-------	--

15:9	Reserved.
------	-----------

8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
---	---

7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
-----	---

SERDESAG3SATA0x0000B008...SERDESAP0SATA1x0000EE08
(PCS::DXIO::UPI2_ENCODE_20_LANE_Select)

Reset: 0000_1EB0h.

Select Mux Control_instG3PCS24_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESAG3SATA0=1320_0000h_inst[G3PCS[37,24],P0PCS[37,24]]_upi2_aliasSMN; SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]x0000EE08;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]=[19E00000,13[2:0]0_0000]h_instG3PCS37_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESAG3SATA1=19E0_0000h_instP0PCS24_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESAP0SATA0=1300_0000h_instP0PCS37_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESAP0SATA1=1310_0000h

Bits	Description
31:28	SelectFSMState. Read-only. Reset: 0h. Read only register for Select FSM State.
27	FSMCMDSelct. Read-only. Reset: 0. Single bit to determine if command path is selected.
26	FSMDataSelect. Read-only. Reset: 0. Single bit to determine if data path is selected.
25	FSMReplayEn. Read-only. Reset: 0. Single bit to determine if Replay is Enabled.
24	FSMLoopbackDisable. Read-only. Reset: 0. Single bit to determine if Loopback is Disabled.
23:20	ForceFSMState. Read-write. Reset: 0h. Force register for Select FSM State. Will only be used if ForceFSMEn is asserted as well.
19	ForceFSMEnable. Read-write. Reset: 0. Force the Encoder Selection FSM to programmed state. Debug feature. State will not move while this bit is active.
18	InjectOverPCS. Read-write. Reset: 0. Debug bit to give injection cmd_request priority over existing PCS commands in the FSM.
17:16	Reserved.
15	DisableAutoRelockCDRPS0Check. Read-write. Reset: 0. For the case Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls, it will check Tx/Rx Power States (=0) before issuing another Relock command. Write to 1 to disable this check.
14	EnableTxPLLSafeRecover. Read-write. Reset: 0. EnableTxPLLSafeRecover - Will send out TxInitPrep/TxInit on a TxPLL Safe Recover command.
13	DisableRelockCDRAtomic. Read-write. Reset: 0. For debug purposes. Will disable logic that block other commands until back-to-back atomic RxRelockCDR is finished.
12:9	EnableRelockCDR. Read-write. Reset: Fh. Description: EnableRelockCDR[0] - Enable Auto-RelockCDR on LockCDR_State = 2/3. EnableRelockCDR[1] - Enable Auto-RelockCDR on on certain SafeRecover_Requests. EnableRelockCDR[2] - Enable Auto-RelockCDR on on certain RxSrvCommand Requests. EnableRelockCDR[3] - Enable Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls.
8	EnableUsrClkLast. Read-write. Reset: 0. On the PLL Shutdown case, where UsrClk and TxRxPS commands can come concurrently, this logic ensures that the TxRxPS will be non-PS0 otherwise UsrClk command will be held back.
7	BlockTxInit. Read-write. Reset: 1. This logic will hold back the Tx_InitPrep & Tx_Init Requests when in non-PS0 state.
6	Reserved.
5	DisableHoldAck. Read-write. Reset: 1. In the priority encoder, there is a layer to hold all acks to return at the same time which ensures that all commands get a chance to send to the PHY. Setting this bit to 1 will disable the hold layer, reducing command latency but also risking starving lower priority commands from being serviced.
4	EnableLpbk. Read-write. Reset: 1. Default is enabled (1). If PCS is an unselected client to the PHY, can program to 0 and encoder will not provide a loopback response back to the PCS. This will essentially lock up the PCS until it is connected, but good for debug or if we want the PCS to stall until we are ready.
3:2	Reserved.
1	SkipReplay. Read-write. Reset: 0. Skip the Replay state in the Select FSM.

0	Select. Read-write. Reset: 0. Writing to 1 will kick off FSM to give the PCS access to the PHY for this lane. Please note, when connecting, the KPMX/KPDMX must be programmed first. When deselecting, the FSM will wait for last command to finish, then disconnect PCS access to the PHY for this lane.
---	--

SERDESAG3SATA0x0000B00C...SERDESAP0SATA1x0000EE0C (PCS::DXIO::UPI2_ENCODE_20_LANE_Handshake)

Reset: 0000_0003h.

Handshake Control

_instG3PCS24_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESAG3SATA0=1320_0000h

_inst[G3PCS[37,24],P0PCS[37,24]]_upi2_aliasSMN; SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]x0000EE0C;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]=[19E00000,13[2:0]0_0000]h

_instG3PCS37_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESAG3SATA1=19E0_0000h

_instP0PCS24_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESAP0SATA0=1300_0000h

_instP0PCS37_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESAP0SATA1=1310_0000h

Bits	Description
31:29	HandshakeState. Read-only. Reset: 0h. Read only register for UPI2 Handshake State.
28:8	Reserved.
7:0	ReqDelay. Read-write. Reset: 03h. Encoder will delay the command request this many clocks in its handshake to the PHY. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the PHY will sample on the arrival of the delayed request.

SERDESAG3SATA0x0000B010...SERDESAP0SATA1x0000EE10 (PCS::DXIO::UPI2_ENCODE_20_LANE_Handshake_RO)

Read-only. Reset: 0000_0000h.

Handshake Readonly

_instG3PCS24_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESAG3SATA0=1320_0000h

_inst[G3PCS[37,24],P0PCS[37,24]]_upi2_aliasSMN; SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]x0000EE10;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]=[19E00000,13[2:0]0_0000]h

_instG3PCS37_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESAG3SATA1=19E0_0000h

_instP0PCS24_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESAP0SATA0=1300_0000h

_instP0PCS37_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESAP0SATA1=1310_0000h

Bits	Description
31:8	ActiveCommandParam. Read-only. Reset: 00_0000h. Read only register to read the active command parameter to the PHY.
7:0	ActiveCommandCode. Read-only. Reset: 00h. Read only register to read the active command code to the PHY.

SERDESAG3SATA0x0000B014...SERDESAP0SATA1x0000EE14
(PCS::DXIO::UPI2_ENCODE_20_LANE_LockoutFuse)

Read-write. Reset: 0000_0000h.

Lockout the client from being able to connect.

_instG3PCS24_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESAG3SATA0=1320_0000h_inst[G3PCS[37,24],P0PCS[37,24]]_upi2_aliasSMN; SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]x0000EE14;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]=[19E00000,13[2:0]0_0000]h_instG3PCS37_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESAG3SATA1=19E0_0000h_instP0PCS24_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESAP0SATA0=1300_0000h_instP0PCS37_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESAP0SATA1=1310_0000h

Bits	Description
31:1	Reserved.
0	LockoutFuse. Read-write. Reset: 0. Writing 1 to this register will force the Select to 0. It is a W1RO register.

SERDESAG3SATA0x0000B018...SERDESAP0SATA1x0000EE18
(PCS::DXIO::UPI2_ENCODE_20_LANE_InjectionParamCode)

Read-write. Reset: 0000_0000h.

Command Injection Parameters

_instG3PCS24_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESAG3SATA0=1320_0000h_inst[G3PCS[37,24],P0PCS[37,24]]_upi2_aliasSMN; SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]x0000EE18;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]=[19E00000,13[2:0]0_0000]h_instG3PCS37_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESAG3SATA1=19E0_0000h_instP0PCS24_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESAP0SATA0=1300_0000h_instP0PCS37_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESAP0SATA1=1310_0000h

Bits	Description
31:0	InjectionParamCode. Read-write. Reset: 0000_0000h. [31:8] - 24-bit Parameter used in command injection. [7:0] - 8-bit Code used in command injection. Writing to this register will initiate a command injection.

SERDESAG3SATA0x0000B01C...SERDESAP0SATA1x0000EE1C
(PCS::DXIO::UPI2_ENCODE_20_LANE_InjectionReadback)

Reset: 0000_0000h.

Command Injection Readback Registers_instG3PCS24_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
SERDESAG3SATA0=1320_0000h_inst[G3PCS[37,24],P0PCS[37,24]]_upi2_aliasSMN; SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]x0000EE1C;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]=[19E00000,13[2:0]0_0000]h_instG3PCS37_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
SERDESAG3SATA1=19E0_0000h_instP0PCS24_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
SERDESAP0SATA0=1300_0000h_instP0PCS37_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C;
SERDESAP0SATA1=1310_0000h

Bits	Description
31:24	InjectionAckCount. Read-only. Reset: 00h. Count the number of times a command injection has been acknowledged.
23:16	InjectionReqCount. Read-only. Reset: 00h. Count the number of times a command injection has been requested.
15:14	Reserved.
13	CommandOverrideGranted. Read-only. Reset: 0. After writing CommandOverride, check this register is set to confirm that the override is active. After this, you can inject commands consecutively without interruption from the PCS .
12	CommandOverride. Read-write. Reset: 0. Write to '1' to flip the injection mux to injection mode. Useful for bursting injection commands, or blocking traffic upstream (as the case with PHY Reset). Not self clearing - must turn off after command override is complete.
11	Reserved.
10	InjectionInProgress. Read-only. Reset: 0. After writing InjectionParams, check this register is cleared before launching another injection.
9	InjectionError. Read-only. Reset: 0. Error from Injection Command.
8	Reserved.
7:0	InjectionResponse. Read-only. Reset: 00h. Response from Injection Command.

SERDESAG3SATA0x0000B0F4...SERDESAP0SATA1x0000EEF4
(PCS::DXIO::UPI2_ENCODE_20_LANE_CMDMASK)

Read-write. Reset: 0000_000Fh.

cmdMask Injection Value_instG3PCS24_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESAG3SATA0=1320_0000h_inst[G3PCS[37,24],P0PCS[37,24]]_upi2_aliasSMN; SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]x0000EEF4;
SERDESAG3SATA[1:0],SERDESAP0SATA[1:0]=[19E00000,13[2:0]0_0000]h_instG3PCS37_lane[15:0]_upi2_aliasSMN; SERDESAG3SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESAG3SATA1=19E0_0000h_instP0PCS24_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESAP0SATA0=1300_0000h_instP0PCS37_lane[15:0]_upi2_aliasSMN; SERDESAP0SATA1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESAP0SATA1=1310_0000h

Bits	Description
31:4	Reserved.
3:0	InjectionCmdMask. Read-write. Reset: Fh. For GMI3 only. When command injection is enabled through the InjectionParamCode register, this value will be used for cmdMask.

SERDESAG3XGMIx00000070...SERDESBP3XGMIx00000070
(PCS::DXIO::PCS_XGMI3X16_PCS_STATE_HIST1)

Read-only.

Status registers R

_inst[SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00000070;
 SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=1[21:1A]0_0000h

Bits	Description
31:24	PrevState3. Read-only. link state history register
23:16	PrevState2. Read-only. link state history register
15:8	PrevState1. Read-only. link state history register
7:0	CurrentState. Read-only. link state history register

SERDESAG3XGMIx00000074...SERDESBP3XGMIx00000074
(PCS::DXIO::PCS_XGMI3X16_PCS_STATE_HIST2)

Read-only.

Status registers R

_inst[SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00000074;
 SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=1[21:1A]0_0000h

Bits	Description
31:24	PrevState7. Read-only. link state history register
23:16	PrevState6. Read-only. link state history register
15:8	PrevState5. Read-only. link state history register
7:0	PrevState4. Read-only. link state history register

SERDESAG3XGMIx00000078...SERDESBP3XGMIx00000078
(PCS::DXIO::PCS_XGMI3X16_PCS_STATE_HIST3)

Read-only.

Status registers R

_inst[SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx00000078;
 SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=1[21:1A]0_0000h

Bits	Description
31:24	PrevState11. Read-only. link state history register
23:16	PrevState10. Read-only. link state history register
15:8	PrevState9. Read-only. link state history register
7:0	PrevState8. Read-only. link state history register

SERDESAG3XGMIx0000007C...SERDESBP3XGMIx0000007C
(PCS::DXIO::PCS_XGMI3X16_PCS_STATE_HIST4)

Read-only.

Status registers R

_inst[SERDESAG3,SERDESBG[2:0],SERDESBP[3:1],SERDESAP0]_aliasSMN;
 SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000007C;
 SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=1[21:1A]0_0000h

Bits	Description
31:24	PrevState15. Read-only. link state history register
23:16	PrevState14. Read-only. link state history register
15:8	PrevState13. Read-only. link state history register
7:0	PrevState12. Read-only. link state history register

SERDESAG3XGMIx0000A000...SERDESBP3XGMIx0000AF80 (PCS::DXIO::KPDMX_16_LANE_TEMP)

Read-only.

spare Register

_chiplet[15:0]_instSERDESAG3_aliasSMN; SERDESAG3XGMIx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESAG3XGMI=1210_0000h

_inst[SERDESAG3KPDMXLANEBCAST,SERDESBG[2:0]KPDMXLANEBCAST,SERDESBP[3:1]KPDMXLANEBCAST,SERDESAP0KPDMXLANEBCAST]_aliasSMN; SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000AF80; SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=1[21:1A]0_0000h

_chiplet[15:0]_instSERDESAP0_aliasSMN; SERDESAP0XGMIx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESAP0XGMI=11A0_0000h

_chiplet[15:0]_instSERDESBG0_aliasSMN; SERDESBG0XGMIx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBG0XGMI=11E0_0000h

_chiplet[15:0]_instSERDESBG1_aliasSMN; SERDESBG1XGMIx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBG1XGMI=11F0_0000h

_chiplet[15:0]_instSERDESBG2_aliasSMN; SERDESBG2XGMIx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBG2XGMI=1200_0000h

_chiplet[15:0]_instSERDESBP1_aliasSMN; SERDESBP1XGMIx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBP1XGMI=11B0_0000h

_chiplet[15:0]_instSERDESBP2_aliasSMN; SERDESBP2XGMIx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBP2XGMI=11C0_0000h

_chiplet[15:0]_instSERDESBP3_aliasSMN; SERDESBP3XGMIx0000_A[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; SERDESBP3XGMI=11D0_0000h

Bits Description

31:20 Reserved.

19:13 **HwMajVer.** Read-only. spare Register12:6 **HwMinVer.** Read-only. spare Register5:0 **HwRev.** Read-only. spare Register**SERDESAG3XGMIx0000B000...WAFLCNTRP5WAFL1x0000EE00****(PCS::DXIO::UPI2_ENCODE_16_LANE_Local)**

Read-write. Reset: 0000_0000h.

Local Reset Control

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; SERDESAG3XGMI=1210_0000h

_inst[ENCODELANEBROADCASTWAFL[1:0],SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN; WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EE00; WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[12500000,12400000,1[21:1A]0_0000]h

_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; SERDESAP0XGMI=11A0_0000h

_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; SERDESBG0XGMI=11E0_0000h

_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; SERDESBG1XGMI=11F0_0000h

_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; SERDESBG2XGMI=1200_0000h

_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; SERDESBP1XGMI=11B0_0000h

_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; SERDESBP2XGMI=11C0_0000h

_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; SERDESBP3XGMI=11D0_0000h

_instENCODWAFL0_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; WAFLCNTRP5WAFL0=1240_0000h

_instENCODWAFL1_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]00; WAFLCNTRP5WAFL1=1250_0000h

Bits Description

31:1 Reserved.

0 **SwRst.** Read-write. Reset: 0. Local SW Reset

SERDESAG3XGMIx0000B004...WAFLCNTRP5WAFL1x0000EE04
(PCS::DXIO::UPI2_ENCODE_16_LANE_DYN_CLK)

Read-write. Reset: 003F_003Fh.

Control dynamic clock of Encoder/Packetizer

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESAG3XGMI=1210_0000h_inst[ENCODELANEBROADCASTWAFL[1:0],SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN;
WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EE04;
WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[12500000,12400000,1[21:1A]0_0000]h_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESAP0XGMI=11A0_0000h_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESBG0XGMI=11E0_0000h_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESBG1XGMI=11F0_0000h_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESBG2XGMI=1200_0000h_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESBP1XGMI=11B0_0000h_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESBP2XGMI=11C0_0000h_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
SERDESBP3XGMI=11D0_0000h_instENCODEWAFL0_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
WAFLCNTRP5WAFL0=1240_0000h_instENCODEWAFL1_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]04;
WAFLCNTRP5WAFL1=1250_0000h

Bits	Description
31:25	Reserved.
24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:9	Reserved.
8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

SERDESAG3XGMIx0000B008...SERDESBP3XGMIx0000EE08
(PCS::DXIO::UPI2_ENCODE_16_LANE_Select)

Reset: 0000_1EB0h.

Select Mux Control_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESAG3XGMI=1210_0000h_inst[SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0
ENCODELANEBROADCAST]_upi2_aliasSMN; SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EE08;
SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=1[21:1A]0_0000h_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESAP0XGMI=11A0_0000h_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESBG0XGMI=11E0_0000h_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESBG1XGMI=11F0_0000h_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESBG2XGMI=1200_0000h_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESBP1XGMI=11B0_0000h_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESBP2XGMI=11C0_0000h_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
SERDESBP3XGMI=11D0_0000h

Bits	Description
31:28	SelectFSMState. Read-only. Reset: 0h. Read only register for Select FSM State.
27	FSMCMDSelct. Read-only. Reset: 0. Single bit to determine if command path is selected.
26	FSMDataSelect. Read-only. Reset: 0. Single bit to determine if data path is selected.
25	FSMReplayEn. Read-only. Reset: 0. Single bit to determine if Replay is Enabled.
24	FSMLoopbackDisable. Read-only. Reset: 0. Single bit to determine if Loopback is Disabled.
23:20	ForceFSMState. Read-write. Reset: 0h. Force register for Select FSM State. Will only be used if ForceFSMEn is asserted as well.
19	ForceFSMEnable. Read-write. Reset: 0. Force the Encoder Selection FSM to programmed state. Debug feature. State will not move while this bit is active.
18	InjectOverPCS. Read-write. Reset: 0. Debug bit to give injection cmd_request priority over existing PCS commands in the FSM.
17:16	Reserved.
15	DisableAutoRelockCDRPS0Check. Read-write. Reset: 0. For the case Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls, it will check Tx/Rx Power States (=0) before issuing another Relock command. Write to 1 to disable this check.
14	EnableTxPLLSafeRecover. Read-write. Reset: 0. EnableTxPLLSafeRecover - Will send out TxInitPrep/TxInit on a TxPLL Safe Recover command.
13	DisableRelockCDRAtomic. Read-write. Reset: 0. For debug purposes. Will disable logic that block other commands until back-to-back atomic RxRelockCDR is finished.
12:9	EnableRelockCDR. Read-write. Reset: Fh. Description: EnableRelockCDR[0] - Enable Auto-RelockCDR on LockCDR_State = 2/3. EnableRelockCDR[1] - Enable Auto-RelockCDR on on certain SafeRecover_Requests. EnableRelockCDR[2] - Enable Auto-RelockCDR on on certain RxSrcvCommand Requests. EnableRelockCDR[3] - Enable Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls.
8	EnableUsrClkLast. Read-write. Reset: 0. On the PLL Shutdown case, where UsrClk and TxRxPS commands can come concurrently, this logic ensures that the TxRxPS will be non-PS0 otherwise UsrClk command will be held back.
7	BlockTxInit. Read-write. Reset: 1. This logic will hold back the Tx_InitPrep & Tx_Init Requests when in non-PS0 state.
6	Reserved.

5	DisableHoldAck. Read-write. Reset: 1. In the priority encoder, there is a layer to hold all acks to return at the same time which ensures that all commands get a chance to send to the PHY. Setting this bit to 1 will disable the hold layer, reducing command latency but also risking starving lower priority commands from being serviced.
4	EnableLpbk. Read-write. Reset: 1. Default is enabled (1). If PCS is an unselected client to the PHY, can program to 0 and encoder will not provide a loopback response back to the PCS. This will essentially lock up the PCS until it is connected, but good for debug or if we want the PCS to stall until we are ready.
3:2	Reserved.
1	SkipReplay. Read-write. Reset: 0. Skip the Replay state in the Select FSM.
0	Select. Read-write. Reset: 0. Writing to 1 will kick off FSM to give the PCS access to the PHY for this lane. Please note, when connecting, the KPMX/KPDMX must be programmed first. When deselecting, the FSM will wait for last command to finish, then disconnect PCS access to the PHY for this lane.

SERDESAG3XGMIx0000B00C...SERDESBP3XGMIx0000EE0C (PCS::DXIO::UPI2_ENCODE_16_LANE_Handshake)

Reset: 0000_0003h.

Handshake Control

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESAG3XGMI=1210_0000h

_inst[SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0
ENCODELANEBROADCAST]_upi2_aliasSMN; SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EE0C;
SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=1[21:1A]0_0000h

_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESAP0XGMI=11A0_0000h

_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESBG0XGMI=11E0_0000h

_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESBG1XGMI=11F0_0000h

_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESBG2XGMI=1200_0000h

_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESBP1XGMI=11B0_0000h

_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESBP2XGMI=11C0_0000h

_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
SERDESBP3XGMI=11D0_0000h

Bits	Description
31:29	HandshakeState. Read-only. Reset: 0h. Read only register for UPI2 Handshake State.
28:8	Reserved.
7:0	ReqDelay. Read-write. Reset: 03h. Encoder will delay the command request this many clocks in its handshake to the PHY. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the PHY will sample on the arrival of the delayed request.

SERDESAG3XGMIx0000B010...WAFLCNTRP5WAFL1x0000EE10
(PCS::DXIO::UPI2_ENCODE_16_LANE_Handshake_RO)

Read-only. Reset: 0000_0000h.

Handshake Readonly

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESAG3XGMI=1210_0000h

_inst[ENCODELANEBROADCASTWAFL[1:0],SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN;
WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EE10;
WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[12500000,12400000,1[21:1A]0_0000]h

_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESAP0XGMI=11A0_0000h

_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESBG0XGMI=11E0_0000h

_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESBG1XGMI=11F0_0000h

_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESBG2XGMI=1200_0000h

_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESBP1XGMI=11B0_0000h

_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESBP2XGMI=11C0_0000h

_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
SERDESBP3XGMI=11D0_0000h

_instENCODEWAFL0_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
WAFLCNTRP5WAFL0=1240_0000h

_instENCODEWAFL1_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]10;
WAFLCNTRP5WAFL1=1250_0000h

Bits	Description
31:8	ActiveCommandParam. Read-only. Reset: 00_0000h. Read only register to read the active command parameter to the PHY.
7:0	ActiveCommandCode. Read-only. Reset: 00h. Read only register to read the active command code to the PHY.

SERDESAG3XGMIx0000B014...WAFLCNTRP5WAFL1x0000EE14 (PCS::DXIO::UPI2_ENCODE_16_LANE_LockoutFuse)

Read-write. Reset: 0000_0000h.

Lockout the client from being able to connect.

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESAG3XGMI=1210_0000h

_inst[ENCODELANEBROADCASTWAFL[1:0],SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN;
WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EE14;
WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[12500000,12400000,1[21:1A]0_0000]h

_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESAP0XGMI=11A0_0000h

_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESBG0XGMI=11E0_0000h

_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESBG1XGMI=11F0_0000h

_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESBG2XGMI=1200_0000h

_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESBP1XGMI=11B0_0000h

_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESBP2XGMI=11C0_0000h

_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
SERDESBP3XGMI=11D0_0000h

_instENCODEWAFL0_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
WAFLCNTRP5WAFL0=1240_0000h

_instENCODEWAFL1_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]14;
WAFLCNTRP5WAFL1=1250_0000h

Bits	Description
31:1	Reserved.
0	LockoutFuse. Read-write. Reset: 0. Writing 1 to this register will force the Select to 0. It is a W1RO register.

SERDESAG3XGMIx0000B018...WAFLCNTRP5WAFL1x0000EE18 (PCS::DXIO::UPI2_ENCODE_16_LANE_InjectionParamCode)

Read-write. Reset: 0000_0000h.

Command Injection Parameters

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESAG3XGMI=1210_0000h

_inst[ENCODELANEBROADCASTWAFL[1:0],SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN;
WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EE18;
WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[12500000,12400000,1[21:1A]0_0000]h

_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESAP0XGMI=11A0_0000h

_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESBG0XGMI=11E0_0000h

_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESBG1XGMI=11F0_0000h

_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESBG2XGMI=1200_0000h

_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESBP1XGMI=11B0_0000h

_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESBP2XGMI=11C0_0000h

_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
SERDESBP3XGMI=11D0_0000h

_instENCODEWAFL0_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
WAFLCNTRP5WAFL0=1240_0000h

_instENCODEWAFL1_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]18;
WAFLCNTRP5WAFL1=1250_0000h

Bits	Description
31:0	InjectionParamCode. Read-write. Reset: 0000_0000h. [31:8] - 24-bit Parameter used in command injection. [7:0] - 8-bit Code used in command injection. Writing to this register will initiate a command injection.

SERDESAG3XGMIx0000B01C...WAFLCNTRP5WAFL1x0000EE1C (PCS::DXIO::UPI2_ENCODE_16_LANE_InjectionReadback)

Reset: 0000_0000h.

Command Injection Readback Registers

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; SERDESAG3XGMI=1210_0000h	
_inst[ENCODELANEBROADCASTWAFL[1:0],SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN; WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EE1C; WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[12500000,12400000,1[21:1A]0_0000]h	
_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; SERDESAP0XGMI=11A0_0000h	
_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; SERDESBG0XGMI=11E0_0000h	
_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; SERDESBG1XGMI=11F0_0000h	
_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; SERDESBG2XGMI=1200_0000h	
_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; SERDESBP1XGMI=11B0_0000h	
_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; SERDESBP2XGMI=11C0_0000h	
_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; SERDESBP3XGMI=11D0_0000h	
_instENCODEWAFL0_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; WAFLCNTRP5WAFL0=1240_0000h	
_instENCODEWAFL1_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]1C; WAFLCNTRP5WAFL1=1250_0000h	

Bits	Description
31:24	InjectionAckCount. Read-only. Reset: 00h. Count the number of times a command injection has been acknowledged.
23:16	InjectionReqCount. Read-only. Reset: 00h. Count the number of times a command injection has been requested.
15:14	Reserved.
13	CommandOverrideGranted. Read-only. Reset: 0. After writing CommandOverride, check this register is set to confirm that the override is active. After this, you can inject commands consecutively without interruption from the PCS .
12	CommandOverride. Read-write. Reset: 0. Write to '1' to flip the injection mux to injection mode. Useful for bursting injection commands, or blocking traffic upstream (as the case with PHY Reset). Not self clearing - must turn off after command override is complete.
11	Reserved.
10	InjectionInProgress. Read-only. Reset: 0. After writing InjectionParams, check this register is cleared before launching another injection.
9	InjectionError. Read-only. Reset: 0. Error from Injection Command.
8	Reserved.
7:0	InjectionResponse. Read-only. Reset: 00h. Response from Injection Command.

SERDESAG3XGMIx0000B0F4... WAFLCNTRP5WAFL1x0000EEF4 (PCS::DXIO::UPI2_ENCODE_16_LANE_CMDMASK)

Read-write. Reset: 0000_000Fh.

cmdMask Injection Value

_instSERDESAG3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAG3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESAG3XGMI=1210_0000h

_inst[ENCODELANEBROADCASTWAFL[1:0],SERDESAG3ENCODELANEBROADCAST,SERDESBG[2:0]ENCODELANEBROADCAST,SERDESBP[3:1]ENCODELANEBROADCAST,SERDESAP0ENCODELANEBROADCAST]_upi2_aliasSMN;
WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMIx0000EEF4;
WAFLCNTRP5WAFL[1:0],SERDESAG3XGMI,SERDESBG[2:0]XGMI,SERDESBP[3:1]XGMI,SERDESAP0XGMI=[12500000,12400000,1[21:1A]0_0000]h

_instSERDESAP0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESAP0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESAP0XGMI=11A0_0000h

_instSERDESBG0ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG0XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESBG0XGMI=11E0_0000h

_instSERDESBG1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESBG1XGMI=11F0_0000h

_instSERDESBG2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBG2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESBG2XGMI=1200_0000h

_instSERDESBP1ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP1XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESBP1XGMI=11B0_0000h

_instSERDESBP2ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP2XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESBP2XGMI=11C0_0000h

_instSERDESBP3ENCODE_lane[15:0]_upi2_aliasSMN; SERDESBP3XGMIx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
SERDESBP3XGMI=11D0_0000h

_instENCODEWAFL0_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
WAFLCNTRP5WAFL0=1240_0000h

_instENCODEWAFL1_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]F4;
WAFLCNTRP5WAFL1=1250_0000h

Bits	Description
31:4	Reserved.
3:0	InjectionCmdMask. Read-write. Reset: Fh. For GMI3 only. When command injection is enabled through the InjectionParamCode register, this value will be used for cmdMask.

WAFLCNTRP4KPXx00000004... WAFLCNTRP5WAFL1x00009004 (PCS::DXIO::TRANSACTION_STATUS_REGISTER0_WAFL_IOD)

Transaction Debug Register

_inst[P5KPX9LCUKPFIFOWAFL,P4KPX8LCUKPFIFOWAFL]_aliasSMN; WAFLCNTRP[5:4]KPXx00000004; WAFLCNTRP[5:4]KPX=18[8:7]0_0000h

_inst[P5PCS17PCIELCUPCIE,P4PCS16PCIELCUPCIE,WAFL[1:0]]_aliasSMN; WAFLCNTRP[5:4]PCIE,WAFLCNTRP5WAFL[1:0]x00009004;
WAFLCNTRP[5:4]PCIE,WAFLCNTRP5WAFL[1:0]=[12B00000,12A00000,12500000,12400000]h

Bits	Description
31:12	Reserved.
11:9	Consecutive_Transaction_Timeout. Read-only. Contains Transaction status if two consecutive transactions have timed out
8	Clear_Status. Write-only. Reset: 0. Write 1 to clear the register
7:5	Transaction_Status. Read-only. Description: 1 - Timeout 0 - Successful execution
4	Transaction_Type. Read-only. Description: 1 - Write Transaction 0 - Read Transaction
3:0	Register_Space. Read-only. Register space decode.

WAFLCNTRP4KPXx0000001C...WAFLCNTRP5WAFL1x0000901C
(PCS::DXIO::LCU_OPERATIONAL_CONTROL_REGISTER1_WAFL)
LCU Operational Control Register

_inst[P5KPX9LCUKPFIFOWAFL,P4KPX8LCUKPFIFOWAFL]_aliasSMN; WAFLCNTRP[5:4]KPXx0000001C; WAFLCNTRP[5:4]KPX=18[8:7]0_0000h

_inst[P5PCS17PCIELCUPCIE,P4PCS16PCIELCUPCIE,WAFL[1:0]]_aliasSMN; WAFLCNTRP[5:4]PCIE,WAFLCNTRP5WAFL[1:0]x0000901C;
 WAFLCNTRP[5:4]PCIE,WAFLCNTRP5WAFL[1:0]=[12B00000,12A00000,12500000,12400000]h

Bits	Description
31:7	Reserved.
6	RSMU_Slave_Reg_Error_ChickenBit . Read-write. Reset: 0. Disables use of RSMU_Slave_Reg_Error signal. Tied off to 0 when set
5	Tile_PG_Enable . Read-write. Reset: 0. Enable PCS PG Feature.
4	PHY_PG_Enable . Read-write. Reset: 0. Enable PHY PG Feature.
3	FIFO_Bypass_Ready . Read-only. Indicates that FIFO has been successfully bypassed
2	FIFO_Bypass_Enable . Read-write. Reset: 1. Bypasses LCU FIFO
1	Fast_Write_Enable . Read-write. Reset: 0. Enables Fast Write mode of transaction execution, where applicable
0	Clock_Gating_Enable . Read-write. Reset: 0. Enables clock gating throughout LCU driven register destinations

WAFLCNTRP[4...5]KPXx00000208 (PCS::DXIO::LOAD_STEP_MANAGEMENT_CTRL0_WAFL)

Read-write. Reset: 0030_F104h.

_inst[P5KPX9,P4KPX8]_aliasSMN; WAFLCNTRP[5:4]KPXx00000208; WAFLCNTRP[5:4]KPX=18[8:7]0_0000h

Bits	Description
31:24	Reserved.
23:16	StartDelay . Read-write. Reset: 30h.
15:12	BypassStartingPhys . Read-write. Reset: Fh.
11:10	Reserved.
9	DidtEnable . Read-write. Reset: 0.
8	BypassArbiter . Read-write. Reset: 1.
7:4	StaggerDelay . Read-write. Reset: 0h.
3:0	MaxTokens . Read-write. Reset: 4h.

WAFLCNTRP4KPXx00001000...WAFLCNTRP5KPXx00002F80
(PCS::DXIO::KPMX_WAFL_LANE_LN_LaneLocal)

Read-write. Reset: 0000_0000h.

Local Reset

_chiplet[15:0]_instP4KPX8_aliasSMN; WAFLCNTRP4KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; WAFLCNTRP4KPX=1870_0000h

_inst[P5KPX9,P4KPX8]_aliasSMN; WAFLCNTRP[5:4]KPXx00002F80; WAFLCNTRP[5:4]KPX=18[8:7]0_0000h

_chiplet[15:0]_instP5KPX9_aliasSMN; WAFLCNTRP5KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]0; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:1	Reserved.
0	SwRst . Read-write. Reset: 0. Local SW Reset

WAFLCNTRP4KPXx00001004...WAFLCNTRP5KPXx00002F84
(PCS::DXIO::KPMX_WAFL_LANE_LN_Controller)

Reset: 0000_FF12h.

KPMX Control Settings

_chiplet[15:0]_instP4KPX8_aliasSMN; WAFLCNTRP4KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; WAFLCNTRP4KPX=1870_0000h

_inst[P5KPX9,P4KPX8]_aliasSMN; WAFLCNTRP[5:4]KPXx00002F84; WAFLCNTRP[5:4]KPX=18[8:7]0_0000h

_chiplet[15:0]_instP5KPX9_aliasSMN; WAFLCNTRP5KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]4; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:24	SelectRd. Read-only. Reset: 00h. Readback Client Select Bits out of select block
23	ResetSelectRd. Read-only. Reset: 0. Readback Reset Select out of select block
22	ActiveRd. Read-only. Reset: 0. Readback KPMX Active out of select block
21:16	Reserved.
15:8	DmxClkEn. Read-write. Reset: FFh. Client ClkDmx Enable (8-bit) - Capability to disable upstream clocks for power savings. Each bit controls a client. Bit 0 - Client 0, Bit 1 - Client 1, etc...
7:5	Reserved.
4	MxClkEn. Read-write. Reset: 1. Client ClkMx Enable (1-bit) - Capability to disable downstream clocks for power savings.
3:1	Select. Read-write. Reset: 1h. Client Select (3-bit) - Currently max 8 clients. Controls Client Select directly.
0	Active. Read-write. Reset: 0. KPMX Active (1-bit) - Controls No Client Select directly. Ensures quiet busses to the PHY.

WAFLCNTRP4KPXx00001008...WAFLCNTRP5KPXx00002F88
(PCS::DXIO::KPMX_WAFL_LANE_LN_Lockout)

Read-write. Reset: 0000_0000h.

KPMX Lockout registers

_chiplet[15:0]_instP4KPX8_aliasSMN; WAFLCNTRP4KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; WAFLCNTRP4KPX=1870_0000h

_inst[P5KPX9,P4KPX8]_aliasSMN; WAFLCNTRP[5:4]KPXx00002F88; WAFLCNTRP[5:4]KPX=18[8:7]0_0000h

_chiplet[15:0]_instP5KPX9_aliasSMN; WAFLCNTRP5KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]8; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:16	Reserved.
15:8	LockoutFuse. Read-write. Reset: 00h. Client Lockout Fuse (8-bit - one per client) - Capability to not allow client to be selected. To be set by fuse, and will prevent FW from selecting clients that aren't allowed. Each bit controls a client. Bit 0 - Client 0, Bit 1 - Client 1, etc...
7:1	Reserved.
0	WriteDisable. Read-write. Reset: 0. W1RO

WAFLCNTRP4KPXx0000100C...WAFLCNTRP5KPXx00002F8C
(PCS::DXIO::LCU_KPMX_WAFL_LANE_LN)

Read-write. Reset: 0000_003Fh.

control dynamic clock of lcu kpmux

_chiplet[15:0]_instP4KPX8_aliasSMN; WAFLCNTRP4KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; WAFLCNTRP4KPX=1870_0000h

_inst[P5KPX9,P4KPX8]_aliasSMN; WAFLCNTRP[5:4]KPXx00002F8C; WAFLCNTRP[5:4]KPX=18[8:7]0_0000h

_chiplet[15:0]_instP5KPX9_aliasSMN; WAFLCNTRP5KPXx0000_1[78,70,68,60,58,50,48,40,38,30,28,20,18,10,08,00]C; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:9	Reserved.
8	KPMX_DYNAMIC_CLK_EN. Read-write. Reset: 0. For LCU , enable kpmx dynamic clock when set to 1
7:0	KPMX_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. For LCU , kpmx will gate clock if there is no transaction after waiting for KPMX_DYNAMIC_CLK_TIMER number of clock cycles

WAFLCNTRP4KPXx00014004...WAFLCNTRP5KPXx00014FC4
(PCS::DXIO::SCRAMBLER_DYN_CLK_WAFL_IOD)

Read-write. Reset: 003F_003Fh.

Control dynamic clock of PHY Clock.

_blk[LANEBROADCAST,LANE[31:0]]_instP4KPX8_aliasSMN;

WAFLCNTRP4KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

WAFLCNTRP4KPX=1870_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instP5KPX9_aliasSMN;

WAFLCNTRP5KPXx[00014FC4,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]4];

WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:25	Reserved.
24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:9	Reserved.
8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

WAFLCNTRP4KPXx00014008...WAFLCNTRP5KPXx00014FC8
(PCS::DXIO::SCRAMBLER_CONTROL_WAFL_IOD)

Read-write. Reset: 0000_0215h.

SCRAMBLER Control

_blk[LANEBROADCAST,LANE[31:0]]_instP4KPX8_aliasSMN;

WAFLCNTRP4KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];

WAFLCNTRP4KPX=1870_0000h

_blk[LANEBROADCAST,LANE[31:0]]_instP5KPX9_aliasSMN;

WAFLCNTRP5KPXx[00014FC8,0001_4[7C,78,74,70,6C,68,64,60,5C,58,54,50,4C,48,44,40,3C,38,34,30,2C,28,24,20,1C,18,14,10,0C,08,04,00]8];

WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:10	Reserved.
9	pipelineOutData. Read-write. Reset: 1. when set to 1, output data from scrambler will be pipelined
8	dataValidClkGateEn. Read-write. Reset: 0. when set to 1, clock will be gated when data valid is low
7	bypassClkGateEn. Read-write. Reset: 0. when set to 1, clock will be gated when bypass is selected
6:3	deScrEnSKPnum. Read-write. Reset: 2h. num of SKP received before enable near PHY descrambler.DVRange(2-f)
2	bypassMode. Read-write. Reset: 1. Set to 0 to bypass encoding/decoding
1	bypassSymAlign. Read-write. Reset: 0. Set to 1 to bypass the symbol alignment.
0	Scrambler_Bypass_Enable. Read-write. Reset: 1. Set to 1 to bypass the scrambler.

WAFLCNTRP4KPXx0001A004...WAFLCNTRP5KPXx0001AF84
(PCS::DXIO::KPNP_PHY_DYN_CLK_WAFL_IOD)

Read-write. Reset: 003F_003Fh.

Control dynamic clock of PHY Clock.

_blk[PHYBROADCAST,PHY[3:0]]_instP4KPX8_aliasSMN; WAFLCNTRP4KPXx[0001AF84,0001_A[18,10,08,00]4]; WAFLCNTRP4KPX=1870_0000h

_blk[PHYBROADCAST,PHY[3:0]]_instP5KPX9_aliasSMN; WAFLCNTRP5KPXx[0001AF84,0001_A[18,10,08,00]4]; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:25	Reserved.
24	LCU_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
23:16	LCU_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles
15:9	Reserved.
8	CTRL_DYNAMIC_CLK_EN. Read-write. Reset: 0. enable upi2 dynamic clock when set to 1
7:0	CTRL_DYNAMIC_CLK_TIMER. Read-write. Reset: 3Fh. upi2 will gate clock if there is no transaction after waiting for DYNAMIC_CLK_TIMER number of clock cycles

WAFLCNTRP4KPXx0001A020...WAFLCNTRP5KPXx0001AFA0
(PCS::DXIO::KPNP_PHY_CONTROL_WAFL_IOD)

Read-write. Reset: 0000_0000h.

PHY Control

_blk[PHYBROADCAST,PHY[3:0]]_instP4KPX8_aliasSMN; WAFLCNTRP4KPXx[0001AFA0,0001_A[1A,12,0A,02]0]; WAFLCNTRP4KPX=1870_0000h

_blk[PHYBROADCAST,PHY[3:0]]_instP5KPX9_aliasSMN; WAFLCNTRP5KPXx[0001AFA0,0001_A[1A,12,0A,02]0]; WAFLCNTRP5KPX=1880_0000h

Bits	Description
31:28	Reserved.
27	mpllb_recal_skip_en. Read-write. Reset: 0. mpll_b_recal_skip_en
26	mpllb_recal_force_en. Read-write. Reset: 0. mpll_b_recal_force_en
25	mpllb_force_disable. Read-write. Reset: 0. mpll_b_force_disable
24	mpllb_force_en. Read-write. Reset: 0. mpll_b_force_en
23	mplla_recal_skip_en. Read-write. Reset: 0. mplla_recal_skip_en
22	mplla_recal_force_en. Read-write. Reset: 0. mplla_recal_force_en
21	mplla_force_disable. Read-write. Reset: 0. mplla_force_disable
20	mplla_force_en. Read-write. Reset: 0. mplla_force_en
19:16	mpllb_phy_lane. Read-write. Reset: 0h. mpll_b_phy_lane control select
15:12	mplla_phy_lane. Read-write. Reset: 0h. mplla_phy_lane control select
11:8	cmn_phy_lane. Read-write. Reset: 0h. cmn_phy_lane control select
7:4	usrclk1_phy_lane. Read-write. Reset: 0h. usrclk1_phy_lane control select
3:0	usrclk0_phy_lane. Read-write. Reset: 0h. usrclk0_phy_lane control select

WAFLCNTRP4PCIEx00008000...WAFLCNTRP5WAFL1x00008000 (PCS::DXIO::DXIO_HWDID_WAFL_IOD)

Read-only.

The DXIO Hardware Discovery ID Register (DXIO_HDID) register may be interrogated by system software in order to determine the presence, type, and source of a protocol [PCS](#), and the associated DXIO discovery data-structures. Where the presence of a PCS component is determined, this register contains information that informs software of the specific version and revision of the component, nominally expressed as: HwMajVer.HwMinVer.HwRev

_inst[P5PCS17,P4PCS16,WAFL[1:0]]_aliasSMN; WAFLCNTRP[5:4]PCIE,WAFLCNTRP5WAFL[1:0]x00008000;
WAFLCNTRP[5:4]PCIE,WAFLCNTRP5WAFL[1:0]=[12B00000,12A00000,12500000,12400000]h

Bits	Description
31:26	PCS_Vendor_ID. Read-only. Reset: 01h. Description: identifies the vendor of the PCS solution. Currently, the following PCS vendor values are defined: 01h : Advanced Micro Devices (AMD) 10h : vendor1 all other values are reserved.
25:20	Protocol_PCS. Read-only. Reset: _inst[P5PCS17,P4PCS16]_aliasSMN: 01h Reset: _inst[WAFL[1:0]]_aliasSMN: 20h Description: identifies the SERDES protocol of the PCS instance associated with this register. Currently, the following PCS protocol values are defined: 01h : PCI Express 02h : USB 03h : SATA 08h : Digital Display 10h : Ethernet 20h : GOP 22h : GMI all other values are reserved.
19:13	Hardware_Major_Version_Number. Read-only. Reset: 05h. identifies the major IP version of the hardware component to software. This value should remain stable across all silicon revisions of the product on which this IP is deployed
12:6	Hardware_Minor_Version_Number. Read-only. Reset: 00h. identifies the minor IP version of the hardware component to software. This value should remain stable across all silicon revisions of the product on which this IP is deployed
5:0	Hardware_Revision. Read-only. Reset: 00h. identifies the hardware revision of the hardware component to software. This value must be 00h on the initial silicon revision and should be incremented, as required, on subsequent silicon revisions

WAFLCNTRP4PCIEx0000B008...WAFLCNTRP5PCIEx0000EE08
(PCS::DXIO::UPI2_ENCODE_32_LANE_Select_WAFL)

Reset: 0000_1EB0h.

Select Mux Control_instP4PCS16_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
WAFLCNTRP4PCIE=12A0_0000h

_inst[P5PCS17,P4PCS16]_upi2_aliasSMN; WAFLCNTRP[5:4]PCIEx0000EE08; WAFLCNTRP[5:4]PCIE=12[B:A]0_0000h

_instP5PCS17_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
WAFLCNTRP5PCIE=12B0_0000h

Bits	Description
31:28	SelectFSMState. Read-only. Reset: 0h. Read only register for Select FSM State.
27	FSMCMDSelct. Read-only. Reset: 0. Single bit to determine if command path is selected.
26	FSMDataSelect. Read-only. Reset: 0. Single bit to determine if data path is selected.
25	FSMReplayEn. Read-only. Reset: 0. Single bit to determine if Replay is Enabled.
24	FSMLoopbackDisable. Read-only. Reset: 0. Single bit to determine if Loopback is Disabled.
23:20	ForceFSMState. Read-write. Reset: 0h. Force register for Select FSM State. Will only be used if ForceFSMEn is asserted as well.
19	ForceFSMEnable. Read-write. Reset: 0. Force the Encoder Selection FSM to programmed state. Debug feature. State will not move while this bit is active.
18	InjectOverPCS. Read-write. Reset: 0. Debug bit to give injection cmd_request priority over existing PCS commands in the FSM.
17:16	Reserved.
15	DisableAutoRelockCDRPS0Check. Read-write. Reset: 0. For the case Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls, it will check Tx/Rx Power States (=0) before issuing another Relock command. Write to 1 to disable this check.
14	EnableTxPLLSafeRecover. Read-write. Reset: 0. EnableTxPLLSafeRecover - Will send out TxInitPrep/TxInit on a TxPLL Safe Recover command.
13	DisableRelockCDRAtomic. Read-write. Reset: 0. For debug purposes. Will disable logic that block other commands until back-to-back atomic RxRelockCDR is finished.
12:9	EnableRelockCDR. Read-write. Reset: Fh. Description: EnableRelockCDR[0] - Enable Auto-RelockCDR on LockCDR_State = 2/3. EnableRelockCDR[1] - Enable Auto-RelockCDR on on certain SafeRecover_Requests. EnableRelockCDR[2] - Enable Auto-RelockCDR on on certain RxSrvCommand Requests. EnableRelockCDR[3] - Enable Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls.
8	EnableUsrClkLast. Read-write. Reset: 0. On the PLL Shutdown case, where UsrClk and TxRxPS commands can come concurrently, this logic ensures that the TxRxPS will be non-PS0 otherwise UsrClk command will be held back.
7	BlockTxInit. Read-write. Reset: 1. This logic will hold back the Tx_InitPrep & Tx_Init Requests when in non-PS0 state.
6	Reserved.
5	DisableHoldAck. Read-write. Reset: 1. In the priority encoder, there is a layer to hold all acks to return at the same time which ensures that all commands get a chance to send to the PHY. Setting this bit to 1 will disable the hold layer, reducing command latency but also risking starving lower priority commands from being serviced.
4	EnableLpbk. Read-write. Reset: 1. Default is enabled (1). If PCS is an unselected client to the PHY, can program to 0 and encoder will not provide a loopback response back to the PCS. This will essentially lock up the PCS until it is connected, but good for debug or if we want the PCS to stall until we are ready.
3:2	Reserved.
1	SkipReplay. Read-write. Reset: 0. Skip the Replay state in the Select FSM.
0	Select. Read-write. Reset: 0. Writing to 1 will kick off FSM to give the PCS access to the PHY for this lane. Please note, when connecting, the KPMX/KPDMX must be programmed first. When deselecting, the FSM will wait for last command to finish, then disconnect PCS access to the PHY for this lane.

WAFLCNTRP4PCIEx0000B00C...WAFLCNTRP5PCIEx0000EE0C
(PCS::DXIO::UPI2_ENCODE_32_LANE_Handshake_WAFL)

Reset: 0000_0003h.

Handshake Control_instP4PCS16_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
WAFLCNTRP4PCIE=12A0_0000h

_inst[P5PCS17,P4PCS16]_upi2_aliasSMN; WAFLCNTRP[5:4]PCIEx0000EE0C; WAFLCNTRP[5:4]PCIE=12[B:A]0_0000h

_instP5PCS17_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
WAFLCNTRP5PCIE=12B0_0000h

Bits	Description
31:29	HandshakeState . Read-only. Reset: 0h. Read only register for UPI2 Handshake State.
28:8	Reserved.
7:0	ReqDelay . Read-write. Reset: 03h. Encoder will delay the command request this many clocks in its handshake to the PHY. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the PHY will sample on the arrival of the delayed request.

WAFLCNTRP4PCIEx0000B02C...WAFLCNTRP5WAFL1x0000EE2C
(PCS::DXIO::CMDTransform0_3_WAFL_IOD)

Read-write. Reset: FFFF_FFFFh.

Command Transformer Control 3_instP4PCS16_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C;
WAFLCNTRP4PCIE=12A0_0000h_inst[P5PCS17,P4PCS16,ENCODELANEBROADCASTWAFL[1:0]]_upi2_aliasSMN; WAFLCNTRP[5:4]PCIE,WAFLCNTRP5WAFL[1:0]x0000EE2C;
WAFLCNTRP[5:4]PCIE,WAFLCNTRP5WAFL[1:0]=[12B00000,12A00000,12500000,12400000]h_instP5PCS17_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C;
WAFLCNTRP5PCIE=12B0_0000h_instENCODEWAFL0_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C;
WAFLCNTRP5WAFL0=1240_0000h_instENCODEWAFL1_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]2C;
WAFLCNTRP5WAFL1=1250_0000h

Bits	Description
31:0	SubstMask . Read-write. Reset: FFFF_FFFFh. 1 will take the substitute command bit, 0 will take the live command bit. Note: [31:8] 24-bit Parameter [7:0] 8-bit Code.

WAFLCNTRP4PCIEx0000B04C...WAFLCNTRP5WAFL1x0000EE4C
(PCS::DXIO::CMDTransform1_3_WAFL_IOD)

Read-write. Reset: FFFF_FFFFh.

Command Transformer Control 3_instP4PCS16_lane[15:0]_upi2_aliasSMN; WAFLCNTRP4PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C;
WAFLCNTRP4PCIE=12A0_0000h_inst[P5PCS17,P4PCS16,ENCODELANEBROADCASTWAFL[1:0]]_upi2_aliasSMN; WAFLCNTRP[5:4]PCIE,WAFLCNTRP5WAFL[1:0]x0000EE4C;
WAFLCNTRP[5:4]PCIE,WAFLCNTRP5WAFL[1:0]=[12B00000,12A00000,12500000,12400000]h_instP5PCS17_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5PCIEx0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C;
WAFLCNTRP5PCIE=12B0_0000h_instENCODEWAFL0_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C;
WAFLCNTRP5WAFL0=1240_0000h_instENCODEWAFL1_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]4C;
WAFLCNTRP5WAFL1=1250_0000h

Bits	Description
31:0	SubstMask . Read-write. Reset: FFFF_FFFFh. 1 will take the substitute command bit, 0 will take the live command bit. Note: [31:8] 24-bit Parameter [7:0] 8-bit Code.

**WAFLCNTRP5WAFL0x0000B008...WAFLCNTRP5WAFL1x0000EE08
(PCS::DXIO::UPI2_ENCODE_16_LANE_Select_WAFL)**

Reset: 0000_1EB0h.

Select Mux Control_instENCODEWAFL0_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
WAFLCNTRP5WAFL0=1240_0000h

_inst[ENCODELANEBROADCASTWAFL[1:0]]_upi2_aliasSMN; WAFLCNTRP5WAFL[1:0]x0000EE08; WAFLCNTRP5WAFL[1:0]=12[5:4]0_0000h

_instENCODEWAFL1_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]08;
WAFLCNTRP5WAFL1=1250_0000h

Bits	Description
31:28	SelectFSMState. Read-only. Reset: 0h. Read only register for Select FSM State.
27	FSMCMDSelct. Read-only. Reset: 0. Single bit to determine if command path is selected.
26	FSMDataSelect. Read-only. Reset: 0. Single bit to determine if data path is selected.
25	FSMReplayEn. Read-only. Reset: 0. Single bit to determine if Replay is Enabled.
24	FSMLoopbackDisable. Read-only. Reset: 0. Single bit to determine if Loopback is Disabled.
23:20	ForceFSMState. Read-write. Reset: 0h. Force register for Select FSM State. Will only be used if ForceFSMEn is asserted as well.
19	ForceFSMEnable. Read-write. Reset: 0. Force the Encoder Selection FSM to programmed state. Debug feature. State will not move while this bit is active.
18	InjectOverPCS. Read-write. Reset: 0. Debug bit to give injection cmd_request priority over existing PCS commands in the FSM.
17:16	Reserved.
15	DisableAutoRelockCDRPS0Check. Read-write. Reset: 0. For the case Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls, it will check Tx/Rx Power States (=0) before issuing another Relock command. Write to 1 to disable this check.
14	EnableTxPLLSafeRecover. Read-write. Reset: 0. EnableTxPLLSafeRecover - Will send out TxInitPrep/TxInit on a TxPLL Safe Recover command.
13	DisableRelockCDRAtomic. Read-write. Reset: 0. For debug purposes. Will disable logic that block other commands until back-to-back atomic RxRelockCDR is finished.
12:9	EnableRelockCDR. Read-write. Reset: Fh. Description: EnableRelockCDR[0] - Enable Auto-RelockCDR on LockCDR_State = 2/3. EnableRelockCDR[1] - Enable Auto-RelockCDR on on certain SafeRecover_Requests. EnableRelockCDR[2] - Enable Auto-RelockCDR on on certain RxSrvCommand Requests. EnableRelockCDR[3] - Enable Auto-RelockCDR when rx_LockCDR_Valid was 1 and rx_wclkValid falls.
8	EnableUsrClkLast. Read-write. Reset: 0. On the PLL Shutdown case, where UsrClk and TxRxPS commands can come concurrently, this logic ensures that the TxRxPS will be non-PS0 otherwise UsrClk command will be held back.
7	BlockTxInit. Read-write. Reset: 1. This logic will hold back the Tx_InitPrep & Tx_Init Requests when in non-PS0 state.
6	Reserved.
5	DisableHoldAck. Read-write. Reset: 1. In the priority encoder, there is a layer to hold all acks to return at the same time which ensures that all commands get a chance to send to the PHY. Setting this bit to 1 will disable the hold layer, reducing command latency but also risking starving lower priority commands from being serviced.
4	EnableLpbk. Read-write. Reset: 1. Default is enabled (1). If PCS is an unselected client to the PHY, can program to 0 and encoder will not provide a loopback response back to the PCS. This will essentially lock up the PCS until it is connected, but good for debug or if we want the PCS to stall until we are ready.
3:2	Reserved.
1	SkipReplay. Read-write. Reset: 0. Skip the Replay state in the Select FSM.
0	Select. Read-write. Reset: 0. Writing to 1 will kick off FSM to give the PCS access to the PHY for this lane. Please note, when connecting, the KPMX/KPDMX must be programmed first. When deselecting, the FSM will wait for last command to finish, then disconnect PCS access to the PHY for this lane.

**WAFLCNTRP5WAFL0x0000B00C...WAFLCNTRP5WAFL1x0000EE0C
(PCS::DXIO::UPI2_ENCODE_16_LANE_Handshake_WAFL)**

Reset: 0000_0003h.

Handshake Control_instENCODEWAFL0_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL0x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
WAFLCNTRP5WAFL0=1240_0000h

_inst[ENCODELANEBROADCASTWAFL[1:0]]_upi2_aliasSMN; WAFLCNTRP5WAFL[1:0]x0000EE0C; WAFLCNTRP5WAFL[1:0]=12[5:4]0_0000h

_instENCODEWAFL1_lane[15:0]_upi2_aliasSMN; WAFLCNTRP5WAFL1x0000_[CE,CC,CA,C8,C6,C4,C2,C0,BE,BC,BA,B8,B6,B4,B2,B0]0C;
WAFLCNTRP5WAFL1=1250_0000h

Bits	Description
31:29	HandshakeState . Read-only. Reset: 0h. Read only register for UPI2 Handshake State.
28:8	Reserved.
7:0	ReqDelay . Read-write. Reset: 03h. Encoder will delay the command request this many clocks in its handshake to the PHY. Since the command interface is transmitted asynchronously, this value should be large enough for the command bus to settle, then the PHY will sample on the arrival of the delayed request.

List of Namespaces

Namespace	Heading(s)
CXLARBMUX	13.7.8.2 [CXLARBMUX Registers]
CXLIMPLSP	13.7.8.3 [CXLIMPLSP Registers]
CXLIO	13.7.8.1 [CXLIO Registers]
Core::X86::Apic	2.1.17.2.2 [Local APIC Registers]
Core::X86::Cpuid	2.1.18.1 [CPUID Instruction Functions]
Core::X86::Msr	2.1.19.1 [MSRs - MSR0000 xxxx] 2.1.19.2 [MSRs - MSRC000 xxxx] 2.1.19.3 [MSRs - MSRC001_0xxx] 2.1.19.4 [MSRs - MSRC001_1xxx]
Core::X86::Pmc::Core	2.1.20.4 [Large Increment per Cycle Events] 2.1.20.5.1 [Floating-Point (FP) Events] 2.1.20.5.2 [Load/Store (LS) Events] 2.1.20.5.3 [Instruction Cache (IC) and Branch Prediction (BP) Events] 2.1.20.5.4 [DE Events] 2.1.20.5.5 [EX (SC) Events]
Core::X86::Pmc::L2	2.1.20.5.6 [L2 Cache Events]
Core::X86::Pmc::L3	2.1.20.6.1 [L3 Cache PMC Events]
Core::X86::Smm	2.1.17.1.6 [System Management State]
DF	11.10.1 [Function 0 Registers] 11.10.2 [Function 1 Registers] 11.10.3 [Function 2 Registers] 11.10.4 [Function 3 Registers] 11.10.5 [Function 4 Registers] 11.10.6 [Function 5 Registers] 11.10.7 [Function 6 Registers] 11.10.8 [Function 7 Registers] 11.10.9 [CXL Registers]
DF::PMC::CAKE	11.9.2.2 [Data Fabric CAKE Performance Monitor Events]
DF::PMC::CCM	11.9.2.3 [Data Fabric CCM Performance Monitor Events]
DF::PMC::CS	11.9.2.4 [Data Fabric CS Performance Monitor Events]
DF::PMC::IOM	11.9.2.5 [Data Fabric IOM Performance Monitor Events]

FCHUSBWCUSB31CNTR0	15.3.3.2 [USB 3.1 – Controller Register]
FCH::AB	14.3.2.1 [Registers]
FCH::AOAC	14.3.11 [Always On Always Connected (AOAC) Registers]
FCH::ASF	14.3.12.2 [ASF (Alert Standard Format) Registers]
FCH::GPIO	14.3.15.2 [GPIO Registers]
FCH::I2C	14.3.7 [I2C Registers]
FCH::I3C	14.3.8.1 [MIPI I3C Registers]
FCH::IO	14.3.1.1 [Registers]
FCH::IOAPIC	14.3.4.1 [IOAPIC Registers]
FCH::IOMUX	14.3.15.1 [IOMUX Registers]
FCH::ITF::ESPI	14.3.13.4 [eSPI Registers]
FCH::LPCHOSTSPIREG	14.3.13.3.2 [Serial Peripheral Interface (SPI) Registers]
FCH::LPCPCICFG	14.3.13.2 [Device 14h Function 3 (SPI/eSPI Bridge) Configuration Registers]
FCH::MISC	14.3.14.1 [Miscellaneous (MISC) Registers]
FCH::MISC2	14.3.14.2 [Miscellaneous (MISC2) Registers]
FCH::PM	14.3.14.3 [Power Management (PM) Registers and Standard ACPI Registers]
FCH::PM::RTCEXT	14.3.14.4 [RTC External Registers]
FCH::RMTGPIO	14.3.15.3 [REMOTE GPIO and IOMUX Registers]
FCH::SDP	14.3.3.1 [Registers]
FCH::SMBUS	14.3.12.3 [SMBUS Register]
FCH::SMBUSPCI	14.3.12.1 [Device 14h Function 0 (SMBus) Configuration Registers]
FCH::SMI	14.3.5 [SMI Registers]
FCH::TMR::ACDC	14.3.10 [Wake Alarm Device (AcDcTimer) Registers]
FCH::TMR::HPET	14.3.6 [High Precision Event Timer (HPET) Registers]
FCH::TMR::WDT	14.3.9 [Watchdog Timer (WDT) Registers]
HDT	2.1.16.2 [HDT Interface]
IO	2.1.11 [PCI Configuration Legacy Access]
IOAGR	13.2.6.2 [IOAGR Registers]
IOAPIC	13.4.4 [IOAPIC Registers]
IOAPIC::RCEC	13.3.5 [IOAPIC RCEC Registers]
IOHC	13.2.6.1 [IOHC Registers]

IOMMUL1	13.5.2.1 [IOMMUL1 Registers]
IOMMUL2	13.5.2.2 [IOMMUL2 Registers]
IOMMUMMIO	13.5.2.3 [IOMMUMMIO Registers]
L3::L3CRB	2.2.1 [L3 MSR Registers]
L3::L3CT	2.2.2 [L3 Clocks and Test (CT) MSR Registers.]
MCA::CS	3.2.5.8 [CS]
MCA::DE	3.2.5.4 [DE]
MCA::EX	3.2.5.5 [EX]
MCA::FP	3.2.5.6 [FP]
MCA::IF	3.2.5.2 [IF]
MCA::KPX::GMI	3.2.5.18 [KPX GMI]
MCA::KPX::SERDES	3.2.5.17 [KPX SERDES]
MCA::KPX::WAFL	3.2.5.20 [KPX WAFL]
MCA::L2	3.2.5.3 [L2]
MCA::L3	3.2.5.7 [L3]
MCA::LS	3.2.5.1 [LS]
MCA::MP5	3.2.5.14 [MP5]
MCA::MPDMA	3.2.5.26 [MPDMA]
MCA::NBIF	3.2.5.22 [NBIF]
MCA::NBIO	3.2.5.15 [NBIO]
MCA::PB	3.2.5.11 [PB]
MCA::PCIE	3.2.5.16 [PCIE]
MCA::PCS::GMI	3.2.5.19 [PCS GMI]
MCA::PCS::XGMI	3.2.5.21 [PCS XGMI]
MCA::PIE	3.2.5.9 [PIE]
MCA::PSP	3.2.5.12 [PSP]
MCA::SATA	3.2.5.25 [SATA]
MCA::SHUB	3.2.5.23 [SHUB]
MCA::SMU	3.2.5.13 [SMU]
MCA::UMC	3.2.5.10 [UMC]
MCA::USB	3.2.5.24 [USB]
MP::MPDMACRU	6.4.1.1.1.1 [MPDMA Configuration Unit (CRU) Register]
NBIFEPF0CFG	13.8.4.1 [NBIFEPF0CFG Registers]
NBIFEPFNCFG	13.8.4.2 [NBIFEPFNCFG Registers]
NBIFMM	13.8.4.5 [NBIFMM Registers]
NBIFRCCFG	13.8.4.3 [NBIFRCCFG Registers]
NBIFSWDSCFG	13.8.4.4 [NBIFSWDSCFG Registers]
NTB	13.6.3 [NTB Registers]
PCIECORE	13.7.5.1 [PCIe Core Registers]

PCIEPORT	13.7.5.2 [PCIe Port Registers]
PCIERCCFG	13.7.5.3 [PCIe RC Configuration Registers]
PCS::DXIO	16.3.1 [PCS_DXIO Registers]
SBRMI	8.6 [SB-RMI Registers]
SBTSI	9.4 [SB-TSI Registers]
SDPMUX	13.2.6.3 [SDPMUX Registers]
SMU::THM	6.4.3.1 [Registers]
SST	13.2.6.4 [Source Synchronous Tunnel (SST) Registers]
SYSHUBMM	13.8.4.6 [SYSHUBMM Registers]
SYSHUB::SATA::AHCI	15.2.3.1 [SATA Advanced Host Controller Interface (AHCI) Registers]
SYSHUB::SATA::PORT	15.2.3.2 [SATA Port Registers]
SYSHUB::SATA::SGPIO	15.2.3.3 [SATA Serial General Purpose IO (SGPIO) Registers]
UMC	12.12.1 [Controller Registers]
UMC::PMC	12.10.2 [UMC Performance Monitor Events]
UMC::Phy	12.12.2 [PHY Registers]
USB31::USB20LANE PARAMCTRLREGCNTR0PORT	15.3.3.3 [USB 2.0 – Lane Parameter Registers]
USB31::USB20PHYPARAMCTRLREGCNTR0	15.3.3.4 [USB 2.0 – PHY Parameter Registers]
USB31::USB31LANE PARAMCTRLREGCNTR0	15.3.3.5 [USB 3.1 – Lane Parameter Registers]
USB31::USB31PHYPARAMCTRLREGCNTR0	15.3.3.6 [USB 3.1 – PHY Parameter Registers]
USB31::USBCONTAINERREGCNTR0	15.3.3.1 [USB 3.1 – USB Container Register]
USB31::USBCONTAINERS0REGCNTR0	15.3.3.7 [USB 3.1 – USB S0 Container 0 Registers]

List of Definitions

ABS: [ABS](#)(integer expression): Remove sign from signed value.

AGESA™: AMD Generic Encapsulated Software Architecture.

AP: Application [Processor](#).

APML: Advanced Platform Management Link.

ARA: Alert response address.

ARP: Address Resolution Protocol

ASP: AMD Secure Processor. Provides run time security services.

BAPM: Bidirectional Application Power Management.

BAR: The [BAR](#), or base address register, physical register mnemonic format is of the form PREFIXxZZZ. PREFIX is an all capital letter name that connotes the BAR to which the offset is added to get the physical address of the operation. ZZZ is the offset.

BCD: Binary Coded Decimal number format.

BCS: Base Configuration Space.

BERT: Bit Error Rate Tester. A piece of test equipment that generate arbitrary test patterns and checks that a device under test returns them without errors.

BIST: Built-In Self-Test. Hardware within the processor that generates test patterns and verifies that they are stored correctly (in the case of memories) or received without error (in the case of links).

BMC: Base management controller.

Boot VID: Boot Voltage ID. This is the VDD and VDDNB voltage level that the processor requests from the external voltage regulator during the initial phase of the cold boot sequence.

BSC: Boot strap core. Core 0 of the [BSP](#).

BSP: Boot strap processor.

C-states: These are ACPI defined core power states. C0 is operational. All other C-states are low-power states in which the processor is not executing code. See [docACPI](#).

Canonical-address: An address in which the state of the most-significant implemented bit is duplicated in all the remaining higher-order bits, up to bit[63].

CCC: Common Command Code for [I3C](#)

CCD: Core Complex Die.

CCX: Core Complex where more than one core shares L3 resources.

CEIL: [CEIL](#)(real expression): Rounds real number up to nearest integer.

CMP: Specifies the core number.

COF: Current operating frequency of a given clock domain.

Cold reset: PWROK is de-asserted and RESET_L is asserted.

Configurable: Indicates that the access type is configurable as described by the documentation.

Controller or I3C Controller: The device that initiates and terminates all communication and drives the clock, SCL.

CoreCOF: Core current operating frequency in MHz. $\text{CoreCOF} = (\text{Core}::\text{X86}::\text{Msr}::\text{PStateDef}[\text{CpuFid}[7:0]]/\text{Core}::\text{X86}::\text{Msr}::\text{PStateDef}[\text{CpuFid}]) * 200$. A nominal frequency reduction can occur if spread spectrum clocking is enabled.

COUNT: [COUNT](#)(integer expression): Returns the number of binary 1's in the integer.

CpuCoreNum: Specifies the core number.

CPUID: The [CPUID](#), or x86 processor identification state, physical register mnemonic format is of the form CPUID FnXXXX_XXXX_EiX[_xYYY], where XXXX_XXXX is the hex value in the EAX and YYY is the hex value in ECX.

CXL™: Compute Express Link™, see <https://www.computeexpresslink.org>

DataPoisonEnabled: Data Poisoning is enabled.

Ddr5Mode: DDR5 Mode Select (UMC::UmcConfig[DdrType] == 1h).

Decode Error: This is a PCI-defined term that is applied to transactions on other than PCI buses. It indicates that the transaction is terminated without affecting the intended target; Reads return all 1s; Writes are discarded; the decode error code is returned in the response, if applicable; decode error bits are set if applicable.

Dentist Feature: This feature intended to dynamically throttle the programmable RefClk clock branch in a configurable and periodic manner to generate an effectively low RefClk toggling rate. It is configured via the dentist ratio setting when the [PCS](#) or KPX is idle. The dentist ratio setting ranges from 0x1 to 0x7. For example, 0x1 setting reduces the toggling rate by a factor of two, while 0x6 reduces the toggling rate by a factor of sixty-four. 0x7 setting shuts off RefClk permanently. It can be applied to unused PCS or KPX container, which do not need to respond to any external

handshaking like RSMU access. This feature implemented in PCS and KPX is activated when there is outstanding register transactions and [UPI2](#) transactions.

DF: Data Fabric, also known as AMD Infinity Fabric™, is a technology introduced by AMD that enables high-speed and efficient communication between different components within a system.

DFI: DDR PHY Interface; the UMC interfaces to the PHY through the [DFI](#). The DFI specification defines the protocol between memory controller logic and PHY interface ([ddr-phy.org](#)).

DID: Divisor Identifier. Specifies the post-PLL divisor used to reduce the [COF](#).

DiePresentMask: Die Present Mask.

docACPI: Advanced Configuration and Power Interface (ACPI) Specification. <http://www.acpi.info>.

docAMDSVI: AMD Serial [VID](#) Interface 3.0 ([SVI3](#)) Specification, Publication No. 56413.

docAPM1: AMD64 Architecture Programmer's Manual Volume 1: Application Programming, Publication No. 24592.

docAPM2: AMD64 Architecture Programmer's Manual Volume 2: System Programming, Publication No. 24593.

docAPM3: AMD64 Architecture Programmer's Manual Volume 3: Instruction-Set Reference, Publication No. 24594.

docAPM4: AMD64 Architecture Programmer's Manual Volume 4: 128-Bit and 256-Bit Media Instructions, Publication No. 26568.

docAPM5: AMD64 Architecture Programmer's Manual Volume 5: 64-Bit Media and x87 Floating-Point Instructions, Publication No. 26569.

docElec: Electrical Data Sheet ([EDS](#)) for AMD Family 19h Models 10h-1Fh Socket SP5 Processors, Publication No. 56897; Electrical Data Sheet (EDS) for AMD Family 19h Model 18h TR5 Processor, Publication No. 57329.

docFDS: AMD Socket SP5 Processor Functional Data Sheet, Publication No. 56900; AMD TR5 Processor Functional Data Sheet, Publication No. 57324.

docI3C: MIPI I3C Specification, <http://www.mipi.org>

docJEDEC: JEDEC Standards. <http://www.jedec.org>.

docMBDG: AMD Socket SP5 Processor Motherboard Design Guide, Publication No. 56870; AMD TR5 Processor Motherboard Design Guide, Publication No. 57326.

docPCIe: PCI Express® Specification. <http://www.pcisig.com>.

docPCILb: PCI Local Bus Specification. <http://www.pcisig.com>.

docRevG: Revision Guide for AMD Family 19h Models 10h-1Fh Processors, Publication No. 57095.

docSEV: Secure Encrypted Visualization API Specification, Publication No. 55766.

docSMB: System Management Bus ([SMBus](#)) Specification. <http://www.smbus.org>.

docTDG: Socket SP5 Thermal Design Guide, Publication No. 56931.

Doubleword: A 32-bit value.

Downcoring: Removal of cores.

DPIK: PHY Interface De-Kompressor

DW: [Doubleword](#).

DXIO: Distributed IO Crossbar Subsystem

EC: Embedded Controller.

ECS: Extended Configuration Space.

EDS: Electrical Data Sheet. See [docElec](#).

ENTDAA: Enter Dynamic Address Assignment [CCC](#) for I3C

Error-on-read: Error occurs on read.

Error-on-write: Error occurs on write.

Error-on-write-0: Error occurs on bitwise write of 0.

Error-on-write-1: Error occurs on bitwise write of 1.

FCH: The integrated platform subsystem that contains the IO interfaces and bridges them to the system BIOS. Previously included in the Southbridge.

FID: Frequency Identifier. Specifies the PLL frequency multiplier for a given clock domain.

FLOOR: [FLOOR](#)(integer expression): Rounds real number down to nearest integer.

GOP: GMI over [PCIe®](#) link, referred to as the data link layer of either [xGMI](#) or WAFL

GOPX1: GMI over PCIe link, with a link-width of 1 lane, referred to as WAFL link layer

GOPX16: GMI over PCIe link, with a link-width of 16 lanes, referred to as xGMI data link layer

GT/s: Giga-Transfers per second.

HBA: Host Bus Adapter.

HDT: Hardware Debug Tool.

HSMP: Host System Management Port

HWPF: Hardware Prefetcher.

I2C: Inter-Integrated Circuit

I3C: Improved Inter-Integrated Circuit

IBS: Instruction based sampling.

IFCM: Isochronous flow-control mode, as defined in the link specification.

ILM: Internal loopback mode. Mode in which the link receive lanes are connected directly to the transmit lanes of the same link for testing and characterization.

Inaccessible: Not readable or writable (e.g., Hide ? [Inaccessible](#) : Read-Write).

InitiatorTrust: Initiator Trust Level

IO configuration: Access to configuration space through IO ports CF8h and CFCh.

IOD: I/O Die.

IOHC: IOHUB Core; the I/O crossbar.

IOMMU: I/O Memory Management Unit.

IORR: IO range register.

Is1NodeSystem: 1 node is connected in the system.

Is2Node2LinkSystem: 2 nodes are connected in the system with two links.

Is2NodeSystem: 2 nodes are connected in the system.

IsCcm0Enabled: CCM0 is enabled.

IsCcm1Enabled: CCM1 is enabled.

IsCcm2Enabled: CCM2

IsCcm3Enabled: CCM3

IsCcm4Enabled: CCM4

IsCcm5Enabled: CCM5

IsCcm6Enabled: CCM6

IsCcm7Enabled: CCM7

IsEccEnabled: ECC is enabled.

IsMultiDie: Multi-die.

IsMultiNode: Multi-node.

IsMultiSocket: Multi-socket.

IsNode0: Node0 value

IsNode1: Node1 value

IsProbeFilterEnabled: Probe Filter is enabled.

IsSltMode: SLT mode.

IsSmtEnabled: [SMT](#) is enabled.

KBC: Keyboard Controller.

KPFIFO: KPRI Transmit Elasticity FIFO element

KPMX: KPRI multiplexing element

KPNP: Kompressed Packet Near PHY element

KPRI: Kompressed Physical-to-Raw PCS Interface

L1 cache: The level 1 caches (instruction cache and the data cache).

L2 cache: The level 2 caches.

LCU: Local Register Configuration Unit

Linear (virtual) address: The address generated by a core after the segment is applied.

LINT: Local interrupt.

Logical address: The address generated by a core before the segment is applied.

logical mnemonic: The register mnemonic format that describes the register functionally, what namespace to which the register belongs, a name for the register that connotes its function, and optionally, named parameters that indicate the different function of each instance (e.g., Link::Phy::PciDevVendIDF3). See 1.4.3.1 [\[Logical Mnemonic\]](#).

LRU: Least recently used.

LVT: Local vector table. A collection of APIC registers that define interrupts for local events (e.g., APIC[530:500] [Extended Interrupt [3:0] Local Vector Table]).

Macro-op: The front-end of the pipeline breaks instructions into macro-ops and transfers (dispatches) them to the back-end of the pipeline for scheduling and execution. See Software Optimization Guide.

MAX: [MAX](#)(integer expression list): Picks maximum integer or real value of comma separated list.

MB: Megabyte; 1024 KB.

MCA: Machine Check Architecture.

MCAX: Machine Check Architecture eXtensions.

MCTP: Management Component Transport Protocol. A manageability protocol that supports communication over a variety of interfaces including PCI Express and SMBus.

MDC: Mega Data Center

MergeEvent: A [PMC](#) event that is capable of counter increments greater than 15, thus requiring merging a pair of even/odd performance monitors.

Micro-op: Processor schedulers break down macro-ops into sequences of even simpler instructions called micro-ops, each of which specifies a single primitive operation. See Software Optimization Guide.

MIN: [MIN](#)(integer expression list): Picks minimum integer or real value of comma separated list.

MMIO: Memory-Mapped Input-Output range. This is physical address space that is mapped to the IO functions such as the IO links or [MMIO configuration](#).

MMIO configuration: Access to configuration space through memory space.

MOP: Memory Operation; the [MOP](#) is a subblock of the [SRSM](#) and contains the binary configuration information to be transmitted to the DDR PHYs and DRAM.

MP1: Power Management Microprocessor (also see [PMFW](#)).

MP5: System and Power Management Microprocessor for the [CCD](#).

MPB: Microcode patch block.

MPIO: Microprocessor responsible for I/O link initialization and management for PCIe and xGMI, as well as [MCTP](#) transport communication with [BMC](#).

MR: Mode Register (refer to JEDEC DDR5 SDRAM standard).

MRL: Maximum Read Latency; [MRL](#) is the measure in units of MCLK between DFI Read Data Enable and DFI Read Data Valid.

MRR: Mode Register Read command (refer to JEDEC DDR5 SDRAM standard).

MRS: Mode Register Set; set of commands to program the DRAM Mode Register ([MR](#)).

MRW: Mode Register Write command (refer to JEDEC DDR5 SDRAM standard).

MSID: Manufacturing specific identifier.

MSR: The [MSR](#), or x86 model specific register, physical register mnemonic format is of the form MSRXXXX_XXXX, where XXXX_XXXX is the hexadecimal MSR number. This space is accessed through x86 defined RDMSR and WRMSR instructions.

MTRR: Memory-type range register. The MTRRs specify the type of memory associated with various memory ranges.

MyDieId: Identifier of this die.

MySocketId: Identifier of this socket.

NativeModelId: See Core::X86::CpuId::ExtCpuTopologyEbx[NativeModelId]

NBC: [NBC](#)=(CPUID Fn00000001_EBX[LocalApicId[3:0]] == 0). Node Base Core. The lowest numbered core in the node.

NTA: Non-Temporal Access.

NTB: Non-transparent bridge. A device that links the memory space of two separate systems together. The processor implements a [NTB](#) that connects two systems together using the PCIe interface.

NumChannels: Number of DRAM channels.

NumDiesInSystem: Number of dies in the system.

NumEnabledThreadsInSystem: Number of enabled CPU threads in the system.

NumNodesInSystem: Number of nodes in the system.

ODTS: On die temperature sensing. UMC could be configured to manage DIMM thermals via command throttling and appropriate refresh rate based on temperature range reported by inband MR4 reading from DRAM devices.

OOB: Out of Band interface, typically referring to [APML](#) as opposed to In Band interface which refers to [HSMP](#)

Operational frequency: The frequency at which the processor operates.

OW: Octword. An 128-bit value.

P-state: Performance state. See 2.1.6 [\[CPU Power Management\]](#).

P2P: Operations sent directly from one I/O device to another I/O device

PBA: Per Buffer Addressability; ability to target individual DIMMs using commands that include one or more [MRS](#) commands or BCW commands (refer to JEDEC DDR5 SDRAM standard).

PCICFG: The [PCICFG](#), or PCI defined configuration space, physical register mnemonic format is of the form DXFYxZZZ. Bus 0 is implied, X specifies the hexadecimal device number (this may be 1 or 2 digits). Y specifies the function number. ZZZ specifies the hexadecimal byte address (this may be 2 or 3 digits). Example: D18F2x40 specifies the register at bus 0, device 18h, function 2, and address 40h. If the mnemonic starts with B, then the [physical mnemonic](#) format is BWWDXYFYxZZZ where WW specifies the hexadecimal bus number (1 or 2 hex digits) or "XX" implying that the bus is relocatable. Example; BXXD00F6x40 specifies that the bus is

relocatable, B0AD00F2x000 specifies that the bus is 0Ah.

PCIe®: PCI Express.

PCS: Physical Coding Sublayer.

PDA: Per DRAM Addressability; uses the strobes and DQ[0] of each DRAM which allows the host to uniquely select individual DRAM to be programmed (refer to JEDEC DDR5 SDRAM standard).

PDC: Page Directory Cache

PDE: Page Directory Entry

PDM: Processor debug mode.

PEC: Packet Error Checking or Packet Error Code.

Physical address: Addresses used by cores in transactions sent to memory.

physical mnemonic: The register mnemonic that is formed based on the physical address used to access the register (e.g., D18F3x00). See 1.4.3.2 [Physical Mnemonic].

PIK: PHY Interface Kompressor

PLR: Per Logic Rank; used for addressing along with CS, Bank, Row, Channel. Often contains Chip ID (CID) addresses.

PMA: Physical Media Access, a.k.a. PHY

PMC: The PMC, or x86 performance monitor counter, physical register mnemonic format is any of the forms {PMCXXX, L2IPMCXXX, NBPMMCXXX}, where XXX is the performance monitor select.

PMFW: Power Management firmware. The main functionality of PMFW is to execute power management algorithms to control clock frequencies and voltages in the SOC to manage power, current and thermal infrastructure limits.

PMU: PHY Microprocessor Unit; used to initialize the DDR PHY and train the PHY for optimum timing margins. Includes dedicated instruction and data SRAMs that are used to store the training code and data structures.

POR: Power on reset.

POW: **POW**(base, exponent): **POW**(x,y) returns the value x to the power of y.

PPIN: Protected Processor Inventory Number.

PRA: Per Rank Addressability.

PRBS: Pseudo-random bit sequence.

Processor: System on Chip (SoC) covered by this PPR. See 1.8 [Processor Overview].

PSI: Power Status Indicator.

PSP: AMD Platform Security Processor (legacy term). Replaced by AMD Secure Processor (see **ASP**).

PTE: Page table entry.

PXCMD: Port x Command and Status. X indicates port number. Refer to registers SYSHUB::SATA::PORT::SATA_AHCI_P_CMD.

QW: Quadword. A 64-bit value.

RAS: Reliability, availability and serviceability (industry term). See 3.1 [Machine Check Architecture].

RC: Root Complex.

RCEC: Root Complex Event Collector.

REFCLK: Reference clock. Refers to the clock frequency (100 MHz) or the clock period (10 ns) depending on the context used.

register instance parameter specifier: A **register instance parameter specifier** is of the form **_register parameter name[register parameter value list]** (e.g., The register instance parameter specifier **_dct[1:0]** has a **register parameter name** of **dct** (The DCT PHY instance name) and a register parameter value list of "1:0" or 2 instances of DCT PHY).

register instance specifier: The **register instance specifier** exists when there is more than one instance for a register. The register instance specifier consists of one or more register instance parameter specifier (e.g., The register instance specifier **_dct[1:0]_chiplet[BCST,3:0]_pad[BCST,11:0]** consists of 3 register instance parameter specifiers, **_dct[1:0]**, **_chiplet[BCST,3:0]**, and **_pad[BCST,11:0]**).

register name: A name that denotes the function of the register.

register namespace: A namespace for which the **register name** must be unique. A **register namespace** indicates to which IP it belongs and an IP may have multiple namespaces. A namespace is a string that supports a list of "::<" separated names. The convention is for the list of names to be hierarchical, with the most significant name first and the least significant name last (e.g., Link::Phy::Rx is the RX component in the Link PHY).

register parameter name: A register parameter name is the name of the number of instances at some level of the logical hierarchy (e.g., The register parameter name **dct** specifies how many instances of the DCT PHY exist).

register parameter value list: The register parameter value list is the logical name for each instance of the register parameter name (e.g., For **_dct[1:0]**, there are 2 DCT PHY instances, with the logical names 0 and 1, but it should

be noted that the logical names 0 and 1 can correspond to physical values other than 0 and 1). It is the purpose of the **AddressMappingTable** to map these register parameter values to physical address values for the register.

Reserved-write-as-0: Reads are undefined. Must always write 0.

Reserved-write-as-1: Reads are undefined. Must always write 1.

ROUND: **ROUND**(real expression): Rounds to the nearest integer; halfway rounds away from zero.

RTS: Remote temperature sensor, typical examples are ADM1032, LM99, MAX6657, EMC1002.

SB-RMI: Remote Management interface.

SB-TSI: Sideband Internal Temperature Sensor Interface. See **APML**.

SBI: Sideband interface.

SCE: Scalable Control Fabric, synonymous with **SMN**.

SDR: Single Data Rate

SDU: Scan Dump Utility

SecurePart: Fuse state that determines if security settings are applied. All production parts are "secure".

SETDASA: Set Dynamic Address from Static Address CCC for I3C

Shutdown: A state in which the affected core waits for either INIT, RESET, or NMI. When shutdown state is entered, a shutdown special cycle is sent on the IO links.

Slam: Refers to changing the voltage to a new value in one step (as opposed to stepping).

SMBus: System Management Bus. Refers to the protocol on which the Serial VID interface (SVI) commands and **SBI** are based. See 1.2 [Reference Documents].

SMI: System management interrupt.

SMM: System Management Mode.

SmmBios: A trust level (and thus register access security) while the BIOS is running in System Management Mode (**SMM**).

SMN: System Management Network

SMT: Simultaneous multithreading. See

Core::X86::Cpuid::CoreId[ThreadsPerCore].

Speculative event: A performance monitor event counter that counts all occurrences of the event even if the event occurs during speculative code execution.

SRSRM: Self Refresh State Machine; the SRSRM in the UMC responds to power management and frequency change requests from the **DE**. Its responsibilities includes putting memory in self-refresh, putting DDR PHYs in various power states, configuring Mode Registers in DRAM, etc.

SSC: Spread Spectrum Clocking.

SVI3: Serial VID 3.0 interface.

SVM: Secure virtual machine.

Target or I3C target: The target cannot initiate I3C communication and cannot drive the clock but can drive the data signal SDA and the alert signal ALERT_L.

TCB: Trace Capture Buffer.

Tctl: Processor temperature control value.

TDC: Thermal Design Current.

TDP: Thermal Design Power. A power consumption parameter that is used in conjunction with thermal specifications to design appropriate cooling solutions for the processor.

Thread: One architectural context for instruction execution.

TOM2: Top of extended Memory.

TSI: Temperature sensor interface.

TSM: Temperature sensor macro.

TSOD: Temperature sensor mounted on DIMM PCB.

UI: Unit interval. This is the amount of time equal to one half of a clock cycle.

UMI: Unified Media Interface. The link between the processor and the **FCH**.

UNIT: **UNIT**(register field reference): Input operand is a register field reference that contains a valid values table that defines a value with a unit (e.g., clocks, ns, ms, etc.). This function takes the value in the register field and returns the value associated with the unit (e.g., If the field had a valid value definition where 1010b was defined as 5 ns). Then if the field had the value of 1010b, then **UNIT()** would return the value 5.

Unpredictable: The behavior of both reads and writes is unpredictable.

UPI2: Universal Phy Interface v2

VDM: Vendor Defined Message. A type of PCI Express message that is vendor defined.

VID: Voltage level identifier.

VMPL: Virtual Machine Privilege Level.

Volatile: Indicates that a register field value may be modified by hardware,

firmware, or microcode when fetching the first instruction and/or might have read or write side effects. No read may depend on the results of a previous read and no write may be omitted based on the value of a previous read or write. Not volatile indicates that software may service a read from the results of a previous read and that a write may be dropped if its value matches the value previously read or written.

VRM: Voltage Regulator Module.

Warm reset: RESET_L is asserted only (while PWROK stays high).

WDT: Watchdog timer. A timer that detects activity and triggers an error if a specified period of time expires without the activity.

WdtControl: Watchdog Timer Control.

WRIG: Writes Ignored.

Write-0-only: Writing a 0 clears to a 0; Writing a 1 has no effect. If not associated with Read, then reads are undefined.

Write-1-only: Writing a 1 sets to a 1; Writing a 0 has no effect. If not associated with Read, then reads are undefined.

Write-1-to-clear: Writing a 1 clears to a 0; Writing a 0 has no effect. If not associated with Read, then reads are undefined.

Write-once: Capable of being written once; all subsequent writes have no effect. If not associated with Read, then reads are undefined.

X2APICEN: x2 APIC is enabled. X2APICEN =

(Core::X86::Msr::APIC_BAR[ApicEn] &&

Core::X86::Msr::APIC_BAR[x2ApicEn]).

XBAR: Cross bar; command packet switch.

xGMI: A high-bandwidth, low-latency interconnect link between two processors (CPU sockets).

XgmiDlwmEnabled: XGMI DLWM is enabled.