

## **AES IMPLEMENTATION on FPGA**


Kalpan Mehta - [ksm469@nyu.edu](mailto:ksm469@nyu.edu)

Step 1) Download the Tiny AES code from the given link

2) Open Vivado HLS (High-Level Synthesis ) Tool and click on create new project.



3) Give the project name and location. Click Next after.



4) In the Add/Remove C Source File click on the Add Files button and select the AES.c file.


New Vivado HLS Project

## Add/Remove Files


Add/remove C-based source files (design specification)

Top Function:


Design Files

Name	CFLAGS	CSIMFLAGS
 aes.c		


5) Then click on Browse and select Cipher as the top function (Shown below). Click ok, Click Next.




6) Add the testbench file test.c . Click Next and then click on Finish. (You can




7) Click on Project and then click on Run C Simulation.



8) In the C Simulation dialog, make sure to check Launch Debugger. Then click ok.




9) Once compiled, click on the run/resume button highlighted in green. You will see the output in the console at the bottom.




If the console shows Failure or there is any error in compiling, make sure that aes.h file is included. If not, include it from the sources.

10) Click on the synthesis tab on the top right corner to get out from the debug mode.




11) Click on Solution > Run C Synthesis > Active Solution.






12) A synthesis report will be generated. Study the report to understand the latency and are requirements of your implementation.




13) On the explorer window, notice that a folder named syn has been created. Expand it then expand the Verilog Folder (As shown on the left). There will be Verilog files created by the Vivado HLS tool.

14) Double click on Cipher.v file. Take a quick look to understand how it is implemented and what are the inputs and the outputs. Hover over the title to know the location of this Verilog file. Shown below.



15) Download the Lab 1 code from the Github link and open the project (.xpr file) in the Vivado.


16) open the cipher.autotb.v file and on Line 11 make sure that there is the Cipher module as DUT.



17) Click on the + (Highlighted) to add the Verilog files. Click Add/Create design sources and click next.

18) Click on Add files and go to the location of the Cipher.v file you discovered on step 14.

19) Select all the files on that location. Click ok. Click Finish.



20) you will see that the 4 files have now been merged into the project.

21) Click on generate bitstream in the flow navigator.

## Flow Navigator



Language Templates

 IP Catalog

Edit Packaged IP

### ▼ IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design


### ▼ SIMULATION

Run Simulation

### ▼ RTL ANALYSIS


> Open Elaborated Design

### ▼ SYNTHESIS

 Run Synthesis


> Open Synthesized Design

### ▼ IMPLEMENTATION

 Run Implementation


> Open Implemented Design

### ▼ PROGRAM AND DEBUG

 Generate Bitstream

> Open Hardware Manager

- 22) if there are any errors at all, make sure you have selected the right Nexyx/Basys Board and added the constraint file as well.
- 23) Once Bitstream is generated, open hardware manager > open target > Autoconnect.
- 24) Connect your FPGA to your device.
- 25) once the hardware manager is open, click on program device. The .bit file generated should be already visible.



If not, click on (...) open project folder> .runs>impl\_1. > search for .bit file. Select it and click program.


26) Your FPGA should show IDLE over its LED display.

27) Install any of the available tools available for serial communication. Make sure that the tool lets you communicate in hex. For windows, we recommend hterm.exe while for Linux we recommend moserial.

I have uploaded HTerm on the drive [HERE](#).

28) Open HTerm/ Moserial and select the port to communicate to the FPGA. You can find which port your FPGA is connected to by opening the device manager> Ports.

29) For HTerm, make sure the following details match. Check whether Hex is ticked out, Baudrate is set correctly & Port is connected or not.



### 30) Controls on your FPGA:

SW 15 and 14:Displays input and output

SW 13: Displays the key

SW 12: Run AES

SW 11 and 10: Enter Input

SW 9: Enter Key

31) Turn on SW 15 to see what the input is default input is 0. The default key is the given in the test.c file.

[illegible]

32) press run (Turn on SW 12).

33) Display the output. The output starts with 7D F7 6B.....

34) You can verify your AES output at <http://aes.online-domain-tools.com/>

For any issues with the implementation Pl. email me on [ksm469@nyu.edu](mailto:ksm469@nyu.edu)