


MINUTE PAPER

INTEL 80386 DX MICROPROCESSOR



BUS INTERFACE UNIT

BIU CONNECTS THE 80386 WITH MEMORY & I/O

IT HOLDS 32 BIT BIDIRECTIONAL DATABUS & 32 BIT ADDRESS BUS

IT CONTROLS THE INTERFACE TO EXTERNAL BUS MASTERS AND COPROCESSORS.

IT ALSO PROVIDES THE ADDRESS RELOCATION FACILITY IT INCLUDE SUPPORTS FOR MULTITASKING OPERATING SYSTEM

CODE PREFETCHQUEUE UNIT

THIS UNIT FETCHES THE INSTRUCTIONS STORED IN THE MEMORY BY MAKING USE OF SYSTEM BUSES. THE SYSTEM GENERATES A NEED FOR INSTRUCTION THEN THE CODE PREFETCH UNIT FETCHES THAT INSTRUCTION FROM THE MEMORY AND STORES IT IN A 16-BYTE PREFETCH QUEUE.

THIS UNIT FETCHES ONE DOUBLE WORD (32 BITS) IN SINGLE ACCESS

INSTRUCTION DECODE UNIT

THIS UNIT DECODES THE INSTRUCTIONS STORED IN THE PREFETCH QUEUE.

THE INSTRUCTION DECODE UNIT TAKES THE INSTRUCTION BYTES FROM THE CODE PREFETCH QUEUE AND TRANSLATES THEM INTO MICROCODE.

THE DECODED INSTRUCTIONS ARE THEN STORED IN THE INSTRUCTION QUEUE. THEY ARE PASSED TO CONTROL SECTION FOR DERIVING THE NECESSARY CONTROL SIGNALS

EXECUTION UNIT

THESE INSTRUCTIONS ARE PROVIDED TO THE EXECUTION UNIT IN ORDER TO EXECUTE INSTRUCTIONS. THE CONTROL UNIT CONTAINS MICROCODE AND PARALLEL HARDWARE FOR FAST MULTIPLY, DIVIDE, AND EFFECTIVE ADDRESS CALCULATION.

THIS UNIT HAS A 32-BIT ALU, THAT PERFORMS THE OPERATION OVER 32-BIT DATA IN ONE CYCLE. ALSO, IT CONSISTS OF 8 GENERAL PURPOSE AS WELL AS 8 SPECIAL PURPOSE REGISTERS. THESE ARE USED FOR DATA HANDLING AND CALCULATION OF OFFSET ADDRESS.

Segmentation Unit

MEMORY MANAGEMENT UNIT

- THE SEGMENTATION UNIT OFFERS A PROTECTION MECHANISM IN ORDER TO PROTECT THE CODE OR DATA PRESENT IN THE MEMORY FROM APPLICATION PROGRAMS.
- IT GIVES 4 LEVEL PROTECTION TO THE DATA OR CODE PRESENT IN THE MEMORY.
- EVERY INFORMATION IN THE MEMORY IS ASSIGNED A PRIVILEGE LEVEL FROM PL0 TO PL3. HERE, PL0 HOLDS THE HIGHEST PRIORITY AND PL3 HOLDS THE LOWEST PRIORITY.

Paging Unit

PAGING IS A FUNCTION OF MEMORY MANAGEMENT WHERE A COMPUTER WILL STORE AND RETRIEVE DATA FROM A DEVICE'S SECONDARY STORAGE TO THE PRIMARY STORAGE..

General purpose Register

- THE 80386 CONTAINS 32-BIT GENERAL PURPOSE REGISTER CALLED EAX, EBX, ECX, EDX, ESP, EBP, ESI, AND EDI.
- THE LOWER 16-BITS OF EACH OF THE GENERAL PURPOSE REGISTER CAN BE ACCESSED INDIVIDUALLY.
- THESE 16-BIT REGISTERS ARE ACCESSED AS AX, BX, CX, DX, SP, BP, SI, AND, DI RESPECTIVELY.
- THE AX, BX, CX AND DX REGISTERS CAN BE FURTHER DIVIDED INTO TWO SEPARATE BYTES: HIGHER BYTE AND LOWER BYTE.

EFLAGS

- | ❖ STATUS FLAG | ❖ CONTROL FLAG | ❖ SYSTEM FLAG |
|-----------------------------|-----------------------|--------------------------------------|
| ➤ CF (CARRY FLAG) | ➤ DF (DIRECTION FLAG) | ➤ VM (VIRTUAL MEMORY) FLAG |
| ➤ PF (PARITY FLAG) | | ➤ R (RESUME) FLAG |
| ➤ AF (AUXILIARY CARRY FLAG) | | ➤ NT (NESTED FLAG) |
| ➤ ZF (ZERO FLAG) | | ➤ IOPL (I/O PRIVILEGE LEVEL) |
| ➤ SF (SIGN FLAG) | | ➤ IF (INTERRUPT FLAG) TF (TRAP FLAG) |
| ➤ OF (OVERFLOW FLAG) | | |

Control Register

THE 80386 CONTAINS 32-BIT GENERAL PURPOSE REGISTER CALLED EAX, EBX, ECX, EDX, ESP, EBP, ESI, AND EDI. THE LOWER 16-BITS OF EACH OF THE GENERAL PURPOSE REGISTER CAN BE ACCESSED INDIVIDUALLY. THESE 16-BIT REGISTERS ARE ACCESSED AS AX, BX, CX, DX, SP, BP, SI, AND, DI RESPECTIVELY. THE AX, BX, CX AND DX REGISTERS CAN BE FURTHER DIVIDED INTO TWO SEPARATE BYTES: HIGHER BYTE AND LOWER BYTE.

1. CR0 (CONTROL REGISTER 0): THIS REGISTER CONTROLS VARIOUS SYSTEM OPERATIONS SUCH AS MEMORY MANAGEMENT, TASK SWITCHING, AND PROTECTED MODE. IT HAS SEVERAL BITS THAT CONTROL THESE OPERATIONS, INCLUDING THE PE (PROTECTED MODE ENABLE) BIT, WHICH ENABLES OR DISABLES PROTECTED MODE OPERATION, AND THE PG (PAGING) BIT, WHICH ENABLES OR DISABLES MEMORY PAGING.

2. CR1 (CONTROL REGISTER 1): THIS REGISTER IS RESERVED AND NOT USED BY THE PROCESSOR.

3. CR2 (CONTROL REGISTER 2): THIS REGISTER IS USED FOR DEBUGGING PURPOSES. IT CONTAINS THE LINEAR ADDRESS OF THE LAST PAGE FAULT THAT OCCURRED.

CR3 (CONTROL REGISTER 3): THIS REGISTER IS USED TO SPECIFY THE BASE ADDRESS OF THE PAGE DIRECTORY. THE PAGE DIRECTORY IS USED FOR MEMORY PAGING AND CONTAINS THE PAGE TABLES FOR THE CURRENTLY EXECUTING PROCESS

- ❑ VM can only be enabled in protected mode by VM flag bit set to 1.
- ❑ VM86 mode uses a segmentation scheme identical to that of real mode (for compatibility reasons), which creates 20-bit linear addresses in the same manner as 20-bit physical addresses are created in real mode, but are subject to protected mode's memory paging mechanism

VIRTUAL
MODE

created by

Sukant Thombare

Shantanu Lagvankar

Mayank Fulzele

- ❑ All features of 80386 is enabled here.
- ❑ 32 bits of operations & 32 bits of extended GPRs.
- ❑ 32 bit of Flag register is available
- ❑ PA is calculated by paging , segmentation.
- ❑ All 4 control register available.
- ❑ Max seg size= 4GB as per 32 bit offset register

PROTECTION
MODE

- ❑ 80386 works similar to 8086.
- ❑ 16 bit of operations and 16 bit GPRs
- ❑ Only 8086 flags are available.
- ❑ PA=Segment Register*10H+Offset Reg
- ❑ No Paging , Protection & Multitasking
- ❑ No control register available.
- ❑ Max seg size=64 KB as per 16 bits of offset register.

REAL MODE