

1 I/p devices -This section is responsible for transferring the data in computer system from outside world (2) CPU-The main function of the CPU is to execute the instruction. It consists of 3 separate parts-ALV, control Unit, Memory. control Unit-It controls the whole system by co-ordinating and organising on the operations of computer. - It takes input from various ip devices and organises the ofp to various ofp devices. It sends data to ALV to carry out operations and data to memory for storing purpose. - It performs all the arithemating and logical operations. - All the information stored inside the computer is in its memory. - This information could be program or data - Permanent information is stored in ROM - Runtime information is stored in RAM. Main memory Memory - secondary memory cache memory

	Computer Architecture	computer Organisation
	to the programmer or these	computer organisation definithe operational units and their interconnection that acheives the architectural specification.
	attributes include - no. of bits in architecture instruction set memory technology	Computer organisation includes  Hardware specifications  (These are transparent to the user)  Control signals  Interfacing technical details
3)		no. of organisational moduli with different performances characteristics.
4)	Architecture tells 'what' does the system do.	organisation tells "how" to
		,

## Register organization

Visible (Accesible)

Invisible (Inaccesible

eg.

eg.

- -> General purpose registers
- Address register
- stack pointer (SP)
- -> status Register

- -> Program Counter
- -> Memory Address Reg (MAK
- -> Memory data Reg (MDR)
- > Instruction Reg (IR)

General purpose register -

-These registers are used to store general data during program execution.

They can be changed by arithematic operations

performed by ALV

reg. A register, Breg, C, D, Ereg wirt 8085 processor.

Address register -

-This register is used to hold the memory address

stack pointer (SP)-


- It is used to hold the address of top of stack - A stack is set of memory locations working in

LIFO manner.

- when we PUSH an element into the stack SP

is decremented.

when we pop the element from the stack SP will be incremented.



setering-tending-everyon

Page No.: Youvi

Von Neeumann Architecture: -(Stored program concept.)

Program (ontro)

Unit

(PCU)

PC

MDR

MAR

MAR

Data Processing Unit

(DPU)

MDR

General purpose reg.

-> IR -> ALU

-> Control Unit -> status Req.

the address to generate physical address which is given to MAR.

This address is given to BCL which fetches
the data on that address and loads it on data bus
Data bus provides data to MDR. It data is
opcode then it is sent to TR. If data is
operands it is sent to GPR.

TR Sends opcode to Control Unit and acc. to the instructions control signals are generated.

Control signals are sent to ALU and operands from GPR are also available to ALU. Hence acc. to the CS operations are performed on the data.

Result generated by ALV is stored in GPR. It is also set to Status Register. status Register shows the status and sends it to CU Scanned by Scanner Go dependent processes.

Stored program concept -In single memory program/intructions as well as data is stored. Scanned by Scanner Go

		Page No.
Harvard Archi	itecture	e :-
	ALI	U
	1	
	1	
nemary 1	Contro	21 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	IL	
	I/O	
	Desirce	
Von Neumann		Harvard
system memory for storing data and to be executed.	or -	It has 2 separate memori
- Processor needs clock cycles to co		In one single clk dycl processor can complete instruction (simultaneous fetching of opcode and

Scanned by Scanner Go

Page No.	
Date	Aona
Onte	

Pipelining of instructions Appropriate pipelining is not possible. strategies can be implemented

- It has single set of address and data bus between CPU & memory.

and data buses between CPU and memory hence 2 simultaneous memory fetches are allowed.

- Simple in design as only 1 system bus and 1 memory is needed.

Complex in design as 2 system buses and 2 memory are needed.

- slower in speed.

Faster in speed.

- eg. 8085, 8086 processor

8051 micro-controller, all advance processors.

Addressing modes -

The manner in which operands are fetched for an instruction is called as addressing mode.

1 Immediate addressing mode-

-In this mode the operand is specified in the instruction itself.

timmediately.

eq. MKVIA 35 H

(Move immediately the value 35 H to the accumulator)

Scanned by Scanner Go

Advantages - Programmer can easily identify the operands.
- Execution is fast.

Register addressing modes-In this mode the operand is specified in the registers.

inside the processor to supply the data.

eg. Mov B, C

(Move the content of register C to register B.)

Advantages -

- Instruction will be small in size.

Execution will be very fast as data is already present on the on-chip registers.

Direct addressing mode
In this mode the instruction only contains

the address of the operand.

The processor will then use this address to fetch

the operand from the memory.

(load the accumulator with the content of memory location 2000 H)

- Address of operand is known to user.

- No need to store operand as it is already stored in the memory.

instruction can be used to operate on different memory locations.

eg. STAX B&C.

Advantages length will be smaller compared to direct addressing.
Memory locations can be accessed sequentially to
store data sequentially by using in a loop.

5 Implide Addressing mode - In this mode the operand is implied by the instruction.

Here there is no need to mention the operand separately as the instruction is designed to work with a particular operand only.

eg. STC (set the carry flag from status register)

- Advantages - Smallest in size (1 byte) as operand is not - present.