

Combination Circuits

$$0 \rightarrow \bar{A} ; 1 \rightarrow A$$

Half Adder

Step 1:


A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Step 2 :

$$\text{Sum} \Rightarrow \begin{array}{|c|c|c|} \hline \bar{A} & 0 & 1 \\ \hline \end{array} = \bar{A}\bar{B} + \begin{array}{|c|c|c|} \hline A & 1 & 0 \\ \hline \end{array} = A \oplus B$$

$$\text{Carry} \Rightarrow \begin{array}{|c|c|} \hline 0 & 0 \\ \hline 0 & 1 \\ \hline \end{array} = AB$$

Step 3: Circuit diagram



Full Adder

QRP 1:


A	B	C	Sum	(carry)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Step 2:

$$\begin{array}{ccccc} 0 & 1 & 0 & 1 & \text{sum} = A + B + C \\ 1 & 0 & 1 & 0 & \end{array}$$

$$\begin{array}{|c|c|c|c|} \hline 0 & 0 & 1 & 0 \\ \hline 0 & 1 & 1 & 1 \\ \hline \end{array} \quad \text{Gmny} = AB + AC + BC$$

ФКР 3:



Half Subtractor

Step 1:

A	B	Diff.	Borrow
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	0

Step 1:

A	B	C	Diff.	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Step 2:


$$\text{Difference} = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Borrow} = \bar{A}B$$

Step 2:

Step 3: (invert diagram)

A B



$$\text{Difference} = A \oplus B \oplus C$$

$$\text{Borrow} = \bar{A}C + BC + \bar{A}\bar{B}$$

X Y Z
0 0 0
1 0 1
1 1 1

$$\bar{B}A + B\bar{A} + BA = B$$


$$B\bar{A} + B\bar{A} + BA = B$$

$$BA + BA = BA$$

Introduction to Multiplexers and Demultiplexers

Multiplexers $\Rightarrow 2:1$

5



Multiple input \rightarrow Single output

Output equation:

$$Y = I_0 \cdot \bar{S}_0 + I_1 \cdot S_0$$


$$Y = E I_0 \cdot \bar{S}_0 + E I_1 \cdot S_0$$

10

Circuit inside multiplexer:

15

EN S0 I0 I1



20


25

E	S0	Y
0	X	not in able
1	0	I0
1	1	I1

$$\text{ex.} \Rightarrow Y = AB + \bar{A}B + A\bar{B}$$


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

$$f(AB) = \Sigma m(1, 2, 3)$$



30

Demultiplexers




Input : Output

I : 2

I : 4

Circuit inside demultiplexer:




Truth table:

D_{in}	S_1	S_0	Y_0	Y_1	Y_2	Y_3
D	0	0	D	X	X	X
D	0	1	X	D	X	X
D	1	0	X	X	D	X
D	1	1	X	X	X	D

Combination Logic Circuit


- 1] In combination logic circuit, output depends on current state of input only.
- 2] No concept of memory is used.
- 3] Outputs are lost when input signals are removed.
- 4] Clock signals are not used.



- Ex. \Rightarrow Adders, multipliers, demultiplexers


Sequential Logic Circuit

- 1] In sequential logic circuit, output depends on state of the current input as well as previous state output.
- 2] To store previous state output, memory is required.
- 3] Output signals are retained till next set of inputs are applied.
- 4] Clock is the main requirement of sequential circuit for synchronization of the circuit.



- Ex. \Rightarrow Flip-flops, all registers, Counter, universal shift register, shift register

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

Sequential Circuits1-bit memory cell (latch)


The above shown diagram is called 1-bit memory cell or latch because it is capable of storing 1 bit of information.

It has 2 states Q_n and \bar{Q}_n , which are known as state 1 and state 0. The circuit is called as latch because it holds on latches output of previous operation.

Basic flip-flops or memory elements can be obtained by universal gates NAND and NOR.


SR F/F

Case 1: $Q_n = 0$; $\bar{Q}_n = 1$; $S=R=0$
 $Q_n = 1$; $\bar{Q}_n = 0$




: 7.80 to next unit


Case 2: $Q_n = 0 ; \bar{Q}_n = 1 ; S = 0, R = 1$
 $Q_n = 1 ; \bar{Q}_n = 0$



Case 3: $Q_n = 0 ; \bar{Q}_n = 1 ; S = 1, R = 0$



Case 4: $Q_n = 0 ; \bar{Q}_n = 1 ; S = 1, R = 1$




Truth table of SR F/F:

S	R	Q_{n+1}
0	0	\bar{Q}_n
0	1	$0 \rightarrow \text{Reset}$
1	0	$1 \rightarrow \text{Set}$
1	1	Forbidden state

In case 4, both the outputs will try to reach 1 which is conflicting the definition of 1-bit flip-flop as the outputs should be complement of each. This is called as forbidden state. Thus, this is a drawback of SR flip-flop.

Clocked SR F/F with preset and clear pin



Truth table :


Clock	Preset	Clear	Condition	Output
0	X	X	F/F disabled	Irrespective of input, flip-flop is always disabled.
1	1	1	F/F normal operation	
1	0	1	F/F set Condition	Make circuit in set condition
1	1	0	F/F Reset Condition	Reset previous state output

⇒ Continuous feedback change due to toggling condition at Q_n and \bar{Q}_n
 ⇒ we cannot predict the output at end condition.
 ⇒ previous state output changes and thus feedback also changes
 ... It helps in toggling between 0 and 1.

Camlin Page 64
Date / /

(Time period of if toggling is unpredictable \Rightarrow output is Q_n but at that time, we cannot predict Q_n is 0 OR 1 or it is toggling)

3) JK F/F



$$S = J \cdot \bar{Q}_n$$


$$R = K \cdot Q_n$$

State table:


Truth table:

J	K	Q_n	\bar{Q}_n	S	R	Q_{n+1}	J	K	Q_{n+1}
0	0	0	1	0	0	0	0	0	Q_n
0	0	1	0	0	0	1	0	1	0
0	1	0	1	0	0	0	1	0	1
0	1	1	0	0	1	0	1	1	\bar{Q}_n
1	0	0	1	1	0	1			
1	0	1	0	0	0	1			
1	1	0	1	1	0	1			
1	1	1	0	0	1	0			

Block diagram of JK:



Ques] What is race-around condition in JK flip-flop and how to overcome this?



T_H Clear.

Clock. T_L

Q_{n+1}

15

20] The difficulty of both the inputs sand R I-I, SR flip-flop goes into forbidden state. This drawback, JK flip-flop has overcome using feedback connection from output to G_3 and G_4 gates.

Race-around condition: [continuously toggling condition]

25] Assume that input to G_3 and G_4 coming from the feedback do not change during the active-high clock pulse (which is not true because of the feedback connection).


25] Assume $\text{Clock} = J = K = 1$ and let $Q_n = 0; Q_n = 1$.

30] After a time interval [Δt] i.e., propagation delay, to 2 NAND gates which are in series, output will change to logic 1 (Q_{n+1}).

30] After another time interval Δt , again output will change from 1 to 0. This process continues and hence, we conclude that for T_H (active high-time of clock signal) time period of

clock pulse, output will oscillate between logic 1 and logic 0.
 q) At the end of the T_h , value of new output is unpredictable.
 This situation is referred as race-around condition.

3] Master-slave JK flip-flop



Initially, if $Q_1 = 1$ & $Q_2 = 0$, then after applying clock pulse to master, Q_1 will become 0 and Q_2 will become 1. Now, if we apply clock pulse to slave, then $Q_3 = 1$ & $Q_4 = 0$. So, the final output will be $Q_1 = 0$, $Q_2 = 1$, $Q_3 = 1$, and $Q_4 = 0$.

⇒ 3] Master-slave JK flip-flop is a cascade connection of 1 JK and 1 SR flip-flop, with feedback connection from output of second flip-flop to inputs of first flip-flop.

When positive clock-pulse is applied to first flip-flop, it is inverted before applying it to second flip-flop.

3] When clock signal is 1 (active high), first flip-flop will be enabled and second one will be disabled and vice versa.

3] Second flip-flop simply follows the output of the first flip-flop. Hence it is referred as slave and first one as master.


30] Therefore, entire configuration is known as 'Master-Slave' JK FF, just like inverter having two inputs. It is used to avoid race-around problem to maintain stability of output truth table.

- 3) In this circuit, feedback input to M_{E_3} and M_{E_4} do not change during the active-high clock pulse. Hence output remains constant for one clock pulse.
- 4) Thus, the race-around condition does not exist.

Truth table:

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

Block diagram:




4) D-Flip-flop (Delay of data)

→ same output as D

Truth table:

D	Q_{n+1}
0	0
1	1




5) T-Flip-flop (Toggle)

→ previous state output.

Truth table:

T	Q_{n+1}
0	Q_n
1	\bar{Q}_n




Module 3

Processor Organization and Architecture

Instructions

An instruction (word of processor) defines a task to be performed by the processor and stored in the memory.



Types of instruction:

① Data transfer instruction

These instructions transfer data from memory locations to processor (register) and vice-versa. No arithmetic or logical operations are performed on the data. Hence flags (status registers) are not affected.

ex. ⇒ mov B

② Data processing instructions

These instructions perform all the arithmetic and logical operations on the data. Hence, flags are affected.

ex ⇒ ADD B

③ Control instructions

They control the flow of the program. Hence, they are also called as 'Branch control instructions'.

Their main job is to change the value of program counter.

$\text{JMP } 2000\text{H}$

Instruction format

Every instruction has opcode. Additionally, it may have one or more operands. Opcode indicates the operations to be performed and hence, every instruction has a unique opcode. Operands indicate on which data operations are to be performed.

Opcode	operand 1	operand ... n	Address of result	Address of next instruction
--------	-----------	---------------	-------------------	-----------------------------

Drawbacks:

To fetch each instruction, we require more no. of machine cycles which increases the processor and decreases the speed and performance of the processor.


Solution:

Address of next instruction is replaced by Program Counter which is a separate register.

After fetching each instruction, it is incremented by 1.

Address of result is replaced by Accumulator. It is used to store current arithmetic or logical operations' result.

Instruction Cycle ($5m \Rightarrow$ Diagram and explanation)




Instruction sequencing

Instruction sequencing is the method by which the instructions are selected for execution i.e., manner in which the control of the processor is transferred from one instruction to another. The simplest method of controlling the sequence in which the instructions which are being executed currently will specify the address of the next instruction. But this will increase the instruction length. & Also, the cost of the memory where instructions are stored.

Program Counter contains the address of the instruction. Also, the address of $(i+1)$ instruction can be determined by incrementing the content of PC.

Instruction interpretation



If control unit interprets an instruction in order to determine the control signals to be issued. The control signals are transmitted from control unit to outside world via control lines.

The above fig. shows the main control lines connected to typical control unit. 4 types of control lines are:

i) C' \Rightarrow These signals directly control the operation of the data processing unit. Main function of control unit is to generate C' .

ii) C'' \Rightarrow These signals enable data being processed to influence the control unit; allowing the data dependent decisions to be made. A frequent of C'' indicates the occurrence of unusual conditions such as errors. (underflow/overflow).

iii) C'' \Rightarrow These signals are transmitted to another control unit and may indicate status condition such as 'busy' or 'operation completed'.

iv) C'' \Rightarrow These signals are received from other control units. They typically indicate start signal. C'' and C' primarily used to synchronize with other control units.

Tuesday

Instructions can be of fixed and variable lengths.
The more restrictions we put on size & format of inst.,
less is the flexibility to the programmer. but
processor design becomes simpler. This gives rise to 2 types of
processor design i.e RISC & CISC
Addressing mode \Rightarrow manner in which instructions
are fetched.

Camlin Page 72
Date 18/10/2022

Control Unit Design

Instruction Set Architecture (ISA)

ISA is a structure of the computer that machine language
programmer must understand to write a correct program
for that machine.

Note:

[NOT
for
syllabus]

Reduce Instruction Set Computer (RISC) / Complex Instruction Set Computer (CISC)

Do Study

- | | |
|--|---|
| <ul style="list-style-type: none">1] Size of the instruction is fixed.2] Format of instruction is fixed.3] No. of instructions is limited.4] It is less than 100 or generally above 1000.5] Instructions are more register oriented.6] It will support simple addressing mode.7] More user registers are required. (as inst. are reg-based)8] This supports hard-wired control unit.9] One machine cycle per instruction.10] It supports higher degree of pipelining.11] Complexity in compiler designing. | <ul style="list-style-type: none">1] Size of the instruction is variable.2] Format of inst. is variable.3] Large no. of instructions are there, generally above 1000.4] Instructions are more memory oriented (memory-based).5] It will support very advanced level addressing mode.6] Less no. of user registers are required. (as mem-based).7] Microprogrammed control unit is used.8] Complex instructions will require more machine cycles to complete the tasks.9] It supports lower degree of pipelining.10] Complexity in microprogram control unit designing. |
|--|---|

① Handwired Control Unit

② State Table method:

The behaviour of control unit is represented in form of state table as shown:

States	I_1	I_2	I_3	I_4	I_5	\dots	I_n
S_1	S_{11}	S_{12}	S_{13}	S_{14}	S_{15}	\dots	S_{1n}
S_2	S_{21}	S_{22}					
S_3							
S_4							
S_5							
S_6							
S_7							

The table shows what corresponding output should be generated when different inputs are applied at different states.

Let Cin and $Cout$ denote input and output variables of the control unit. Each row in the state table corresponds to an internal state S_i of the control unit.

A state is determined by the information stored in the processor at that unit of time.

Each column denotes set of input signals applied to control unit.

The intersection of rows S_i and columns I_j means when input I_j is applied to state S_i , we get S_{ij} and Z_{ij} where Z_{ij} is a set of output signals to be activated (control signals) and S_{ij} indicates next state of control unit.

A circuit is constructed based on the state table.

Advantages:

- 1] This is the simplest method to implement hardwired control unit.


Disadvantages:

- 1] If the processor has large no. of states and input combinations (inst.), this method cannot be used as size of the table would become too large and circuit will become very difficult to implement.
- 2] State-table method tends to hide useful information like existence of the loops and repeated pattern. Even if two different states have same behaviour, will require separate hardware for both.
- 3] Circuit design using this method tends to have random structure. and hence difficult to debug and maintain.


b) Delay element method:

Rules:



- 1] Between two successive steps of F/F




- 2] Multiple inputs are combined by OR gate.



3] Conditional branch (Decision box)



② Microprogrammed Control Unit (Wittes' design)



With the large no. of instructions, hardware control unit becomes complicated and not flexible, each time, the change has to be made, the entire control unit has to be modified.

This gives rise to a new approach for control unit design which is more software based and is called microprogrammed control unit.

In this method, for every instruction, there is a set of microinstructions and these indicate the control signals to be activated.

Micro-instructions are stored in ROM and it is called control memory. A set of related micro-instructions used for a single machine instruction is called micro-program.

Each micro-instruction specifies address of next micro-instruction. This is called microprogram instruction sequencing. Main advantage of microprogram control unit is that microinstructions can be changed easily. Hence it is more flexible.

Time is wasted in fetching micro-instructions from control memory. Hence, it is slower in speed as compared to hardwired control unit.

Wilkes' design:

Here, CPU has on-chip control memory. Control memory contains various micro-instructions which will specify control signals to be activated. Each micro-instruction has 2 fields:

i) Control field ii) Address field


micro-instruction format \Rightarrow

Control field	Address field
---------------	---------------

Control field specifies control signals to be activated.

Address field specifies address of next micro-instruction.


Each bit of control field directly corresponds to control signal; hence for any microinstruction, bits which are logic 1 will be the control signals to be generated.




This allows us to change the control unit very easily (simply by adjusting the bits). Starting address of micro-program is produced by internal source to CMAR.

Based on this starting address, the micro-instruction is selected. Using this micro-inst, corresponding control signals are generated and also the address of next micro-inst. is placed in CMAR.

Mod 5 Memory Organisation



Memory Hierarchy



Memory Characteristics:


- 1) Location
 - on-chip (Registers, L₁ cache)
 - internal (L₂, L₃ cache, main/primary)
 - external (only connected)

2) Capacity → 2^n locations [1 location - 8 bit]

3) Access method

- i) Sequential method ⇒ ex. → floppy disk, magnetic tape
- ii) Direct access ⇒ ex. → CD, DVD
- iii) Random access ⇒
- iv) Associative access ⇒ [Content addressable]

4] Performance




5] Physical types

- Magnetic memories
- Semi-conductor memories [Flip-flop]
- Optical memories [DVD]

6] Physical characteristics

- Volatile (erasable)
- Non-Volatile (non-erasable)

Performance characteristics of two level memory



$C_1 \rightarrow$ Cost/bit of M_1

$S_1 \rightarrow$ storage capacity of M_1

$tA_1 \rightarrow$ access time for 1×1

$C_2 \rightarrow$ cost/bit of M_2

$S_2 \rightarrow$ storage capacity of M_2

$tA_2 \rightarrow$ access time for 1×1

$tA \rightarrow$ time required to

3] Hit Ratio (H)

$$H = \frac{N_1}{N_1 + N_2}$$

$N_1 \rightarrow \text{Hit}$

$N_2 \rightarrow \text{Miss}$

Ex. $\Rightarrow 10 \rightarrow 8 \text{ Hit } 2 \text{ Miss}$
 $\therefore H = \frac{8}{10} = 0.8$

4] Avg. access time

$$\text{xA} = H \cdot xA_1 + (1-H) \cdot xA_2$$

5] Avg. cost

$$\text{Avg. cost} = \frac{C_1 s_1 + C_2 s_2}{s_1 + s_2}$$

6] Avg. efficiency

$$E = \frac{xA_1}{xA}$$


7] Speed Ratio

$$\text{Ratio} = \frac{xA_2}{xA_1}$$


Cache memory

1 Cache Architecture

① Look through cache



② Look aside cache



⇒ Looks up penalty

⇒ Concurrency

Solution to Cache inconsistency is Cache write policies.

2 Cache write policies

① Write through policy


② Write back / buffered write / delayed write

③ Snoopy writes

Cache mapping techniques

ex. \rightarrow Pentium processor.


$$\begin{aligned} \text{Main memory} &= 4 \text{ GB} = 2^{32} \\ \text{Cache memory} &= 8 \text{ KB} = 2^{13} \\ \text{Block size} &= 32 \text{ bytes} = 2^5 \end{aligned}$$



$$\text{No. of blocks in cache memory} = \frac{2^{13}}{2^5} = 2^8$$

$$\text{No. of blocks in main memory} = \frac{2^{32}}{2^5} = 2^{27}$$

3] Associative mapping



2] Direct mapping (One way set associative)

