


Name: Yash Santosh Samane.
Div: CMPNA Roll No: 2102A0070
Subject: Microprocessor.

PAGE NO.	/ /
DATE	/ /

Assignment 1

1. Define and explain the architecture of 8086.



The internal architecture of Intel 8086 is divided into 2 units:

- a) Bus Interface Unit (BIU)
- b) Execution Unit (EU)

a) Bus Interface Unit (BIU)

Fuctions:

- i) It generates 20 bit's of physical address for memory access
- ii) Fetch instruction from memory
- iii) Transfer data to and from the memory and I/O.
- iv) manages pipelining using 6 byte instruction queue.

Main components:

i) Segment Register:

It consist of 4 (16-bit) segment registers.

a) Code Segment (CS): Holds the base address for code segment.

b) Data Segment (DS): Holds the base address for data segment.

c) Stack segment: Holds the base address for stack segment.

d) Extra segment (ES): Es holds the base address for extra segment.

ii) Address generation Logic:

It generates the 20 bit physical address using segment & offset addresses.

Using formula given below:

$$\text{Physical address} = (\text{Segment Address}) \times 10H + \text{offset address}$$

iii) Instruction Pointer (IP):

It is 16 bit register. It holds offset of the next instruction in the code segment.

iv) 6 Byte Prefetch queue:

i) It is 6 byte FIFO RAM, used to implement pipelining (2 stage).

ii) BIU fetches next 6 instruction bytes from the code segment and stores it into queue (Prefetch queue).

b) Execution Unit (EU)

Functions:

i) Decode and execute instructions

ii) Perform arithmetic logic and internal data transfer operation.

iii) Send request signal to BIU to access the external module.


iv) It operates with respect to 'T states' (clock cycle).

1
Main Components:

i) General Purpose Registers

8086 has four 16 bit general purpose registers AX, BX, CX, DX, which stores intermediate values during execution.

Each of these divided into two 8-bit registers.



i) Special Purpose Registers.

Special purpose Registers are called offset registers also. Which points to specific memory location under each segment.

- Stack Pointer:

It holds offset address at top of stack.

It used during instructions like PUSH & POP.

- Base Pointer:

can hold the offset address of any location in the stack segment. Used to access random location of stack.

- Source Index:

It holds offset address in Data Segment during string operations.

- Destination Index:

It holds offset address in Extra Segment during string operation.

iii) Arithmetic logic Unit:

Performs 8 and 16-bit arithmetic and logic operations.

iv) Operand:

It is not visible to the user and it holds operand Temporarily.

v) Flag Register:

It has 9 flags that help to change or recognize the state of the microprocessor.

Out of 9 flags, 5 are control Flags and 4 are status Flag.

vi) Control system:

v) Control system:


control system in 8086 microprocessor is a component that manages the overall operation of the microprocessor.

2. Explain the prefetch queue.

- i) The prefetch unit in 8086 UP is responsible for fetching instructions from memory and storing them in a queue.
- ii) It allows up to perform multiple instruction fetches in parallel, improving the overall performance of UP.
- iii) It is a 6 byte FIFO RAM, used to implement pipelining (2 stage).
- iv) Fetching the next instruction while executing the current instruction is called pipelining.
- v) BIU fetches the next 6 instruction bytes from the code segment and stores it into queue.
(Prefetch queue)
- vi) Execution unit removes instruction from the queue & execute them.
- vii) The queue is refilled when at least two bytes are empty as 8086 has 16 bit of data bus.
- viii) Pipelining fails when branch occurs as prefetch instruction are no longer useful.
Hence, as soon as 8086 detects a branch operation it clears / Discards entire prefetch queue.
- ix) Now the next 6 bytes from the new location are fetched and stored in prefetch queue and pipelining continued.

3. Draw and Explain Flag Register.

→ a) 8086 Flag register:



It has 9 flags that help user to change or recognize the state of the microprocessor.

Out of 9 In those 9 flag, 3 are control

Flags while 6 are status Flags as follows:

a) Control Flags:

i) Direction Flag (DF)

1 = Auto Decrement

0 = Auto Increment

(used in string instructions)

ii) Interrupt Flag (IF)

1 = Enable interrupt

0 = Disable interrupt

(Affects only INTR)

iii) Trap Flag (TF)

1 = Perform single stepping

0 = Do not perform single stepping.

b) Status Flags:

i) Overflow Flag (OF)

1 = overflow occurred

0 = NO overflow occurred.

ii) Sign Flag (SF)

1 = MSB of result is 1 (-ve)

0 = MSB of result is 0 (+ve)

(used for "Signed" numbers)

iii) zero flag (ZF):

1 = Reselt = 0

0 = Reselt ≠ 0

iv) Auxiliary carry flag (AF):

1 = carry from Lower Nibble to Higher Nibble

0 = No such carry

(Used in 8-bit operations)

v) Parity flag (PF):

1 = Even Parity

0 = Odd Parity

vi) carry flag (CF)

1 = carry out of MSB

0 = No such carry

4. Write a formula to calculate physical address.

And explain why it's required to calculate it?

→ Formula:

$$\boxed{\text{Physical Address} = (\text{Segment}) \times 10^4 + \text{offset address}}$$

As we know the address bus of 8086 microprocessor is of 20 bit. But the registers in segment register are of 16 bit size. Each register stores the base address (starting address) of corresponding segment. Because segment register cannot store 20 bit's, they only store upper 16 bit's.

So to access a specific memory location from any segment we need 20 bit physical address. Hence it is required to calculate physical address in 8086 microprocessor.

PAGE No	
DATE	/ /

5. Write a note on addressing modes of 8086.

→ Addressing modes is the manner in which an operand is given in an instruction. The different ways of specifying data to be operated by an instruction is known as addressing modes. This specifies that the given data is an immediate data or an address of data or data through registers or register.

Data addressing modes:

1. ~~Direct~~ Immediate Addressing mode:

- i) Operand is specified in the instruction itself.
- ii) Source Operand is 8 bit or 16 bit data.
- iii) Destination operand can never be immediate data.

E.g. ~~MOV CX, 2000H, DL~~

MOV CL, 0AH ; moves 0AH immediately into CL register
MOV CL, 4SH

2. Register Addressing mode:

- i) Here the operand is given using a register
 - ii) The data that we need to operate on is present in some register.
 - iii) Late write name of register in the instruction.
CPU will access data from register & perform operation.
- E.g. MOV CL, DL ; moves data of DL reg to CL reg.
MOV AX, BX ; moves data of BX reg to AX reg.

3. Direct ~~Mode~~ Addressing mode:

- i) Here the address of operand is directly written in the instruction
- ii) The data that we need to work on is present in some memory location.
- iii) This address is not physical address it is a offset address which we write in instruction

E.g. `MOV CL, [2000H]`; moves the data from location $2000H$ in the data segment into CL register.

~~let~~ ; The physical address : $DS * 10H + 2000$, let $DS = 5000H$
 $P.A : 50000 + 2000 = 52000H$
 $\therefore CL \leftarrow [52000H]$

4. Indirect Addressing mode:

This addressing mode is divided into 4 types

a) Register Indirect addressing mode.

i) Here the address of operand is given using registers.

ii) The data that we need to operate on is present in some memory location and address of that memory location is present in the register.

iii) We provide name of register in instruction.

e.g: `MOV CL, [BX]`; CL gets 8-bit data from memory location whose 16-bit address is given by BX, in data segment.

b) Register Relative addressing mode:

i) Here the address of the operand is given as sum of register and a displacement.

e.g: `MOV CL, [BX+4]`; ~~REMOVED~~

moves a byte from location pointed by $BX + 4$ in data segment to CL.

P.A : $DS * 10H + BX + 4H$

c) Base indexed Addressing mode:

i) Here operand address given as sum of Base register plus an Index Register.

e.g.; $MOV CL, [BX+SI]$

moves a byte from the address pointed by $BX+SI$ in data segment to CL.

$$P-A = DS * 10H + BX + SI$$

We only can use base registers BX and BP, and the index registers SI and DI.

$BX, SI \& DI$ will work for data segment & BP will work for stack segment

∴ Possible combinations: $Bx+SI$, $Bx+DI$, $BP+SI$, $BP+DI$

D) Base relative plus indexed addressing mode:

Here, operand address is given as sum of Base register plus an Index register plus a displacement.

e.g.; $MOV CL, [BX+DI+20]$

moves a byte from the address pointed by $BX+SI+20H$ in data segment to CL.

$$P-A = DS * 10H + BX + SI + 20H$$

5. Implied addressing mode:

In this addressing mode the operands are implied and are hence not specified in the instruction.

e.g.; STC ; sets the carry flag

CLD ; clears the direction flag.


6. The instruction ' $MOV BL,[SI]$ ' comes under which type of addressing mode.

→ $MOV BL, [SI]$

Here $[SI]$ indicates the data we need to work on is present in address of data that we need to work on is present SI register.

so, hence BL register gets 8-bit data from a memory location whose 16-bit offset address is given by SI, in stack mode.
Hence it is Register indirect addressing mode.

7. Design Power on reset and manual reset circuit for 8086 processor.



8. What is demultiplexing of address and data bus also explain significance of ALE pin.

→ 8086 has a multiplexed address / data bus.

i) First $A_0 - A_{15}$ address buses are multiplexed with $D_0 - D_{15}$ data buses giving us $AD_0 - AD_{15}$ multiplexed ~~data & address~~ buses.

ii) Whereas $A_{16} - A_{19}$ address buses are multiplexed with $S_8 - S_6$ status signals giving us $A_{16/S_3} - A_{19/S_6}$ multiplexed ~~address & status~~ buses.

iii) Interestingly, address and data are never given simultaneously in any operation. Now this is where demultiplexing comes into picture.

iv) In $AD_0 - AD_{15}$, During $1^{st} T$, they carry lower order 16 bit address and In the remaining ~~time~~ clock cycles they carry data.

v) In $A_{16/S_3} - A_{19/S_6}$, During $1^{st} T$, they carry higher order 4-bit address and In the remaining time they carry status signals.

Significance of ALE Pin:

ALE has very important role in demultiplexing Address and Data buses.

i) When $ALE = 1$ the respective buses carry $A_0 - A_{15}$, $A_{16} - A_{19}$ and \overline{BHE}

ii) When $ALE = 0$ the respective buses carry $D_0 - D_{15}$, $S_8 - S_7$.

iii) During $1^{st} T$ state of any machine cycle ALE is ~~High~~ set of High. At that time the buses carry address and \overline{BHE} . ~~Then~~

iv) Thereafter BHE remains low for rest of machine cycle. At that time buses carry data and states.

Multiplexed signals	$A_{D_0} - A_{P1S}$	$A_{16/S_3} - A_{18/S_6}$	\overline{BHE} / S_7
when $ALE = 1$	$A_D - A_{1S}$	$A_{16} - A_{18}$	\overline{BHE}
when $ALE = 0$	$D_0 - D_{1S}$	$S_3 - S_6$	S_7

8. Why 8084 is needed in 8086 based system?

- i) 8084 is a clock generator IC. It provides
- ii) It provides the CLOCK (CLK) signal, a train of pulses at a constant frequency to entire circuit.
- iii) It synchronizes the READY signal which indicates that interface is ready for data.
- iv) It also synchronizes the RESET signal which is used to initialize the system.
- v) 8084 multiplies the clock frequency = $1/f_{\text{osc}}$ of the input clock frequency to produce a 33% duty cycle required by the microprocessor.
- vi) Also, RESET signal is provided by 8284 clock generator. Generation of reset signal is done by using power on reset circuit.
- vii) The purpose of this circuit is to activate the reset signal as soon as we supply power to 8086.
- viii) This is done so that CS & IP having the above values and the system can initialize the monitor program (BIOS) as soon as 8086 is powered on. This is also called COLD starting the system.

10. List Features of 8086 microprocessor.

- i) Enhanced version of 8085 designed by Intel in 1978.
- ii) It is 16-bit microprocessor.
- iii) It has 20-bit address bus so can access upto 2^{20} memory location.
- iv) 16 bit data lines.
- v) 64 k I/O ports.
- vi) 14, 16 bit registers
- vii) It has powerful instruction set (Multiplication & Divisions)
- viii) It supports two mode of operations:
 - Minimum Mode: suitable for single processor
 - Maximum Mode: suitable for multiple processor.
- ix) It has instruction queue capable of storing 6 instructions bytes from memory resulting in faster processing.
- x) It was the 1st 16 bit processor having 16 bit ALU, 16 Bit Registers, internal data bus resulting in faster processing.
- xi) Available in 3 versions:
 - a) 5 MHz b) 8 MHz c) 10 MHz
- xii) Two stages of pipelining (Fetch + Execution)
- xiii) single phase of pipelining with 33% clock with 83% duty cycle
- xiv) 256 vectored interrupts.

11. What is memory addressing capacity of 8086?

→ The memory addressing capacity of 8086 up to 1 MB. This is because 8086 is a

PAGE No.	
DATE	/ / /


16-bit microprocessor having 20 bit address bus and 16-bit data bus. It

We know an N-bit address bus can totally access 2^N location. So one memory location contains one byte of data.

This brings us to the conclusion that "A processor with an N-bit address bus can access a memory of 2^N bytes.

∴ 8086 can access 2^{20} bytes which is equal to 1 MB.

12) Explain the memory segmentation in 8086 and list its advantages.



Segmentation is a process in which main memory of the computer is divided into different segments and each segment has its own base address.

a) Code Segment :

- This segment used to hold the program to be executed.
- Instructions are fetched from the code segment.
- CS register holds the 16-bit base address for this segment.
- IP register (Instruction pointer) holds 16-bit offset address.

b) Data Segment

- i) This segment is used to hold the general data.
- ii) This segment also holds the source operands during string operations.
- iii) DS register holds the 16-bit base address for this segment.
- iv) BX register is used to hold the 16-bit offset for this segment.
- v) SI register (source index) holds 16-bit offset address during string operations.

c) Stack Segment

- i) This segment ~~operat~~ holds the stack memory which operates in LIFO manner.
- ii) SS holds the base address.
- iii) SP (Stack Pointer) holds the 16-bit offset address of the top of the stack.
- iv) BP (Base Pointer) holds the 16-bit offset address during Random Access.

D) Extra Segment:

- i) This segment is used to hold the general data.
- ii) Additionally, this segment is used as the destination during string operation.
- iii) ES holds the base address.
- iv) DI holds the offset address during string operation.

Advantages:


1. It permits the programmer to access 1MB using only 16-bit address.
2. It divides the memory logically to store Instructions, data and stack separately, allowing more flexibility.
3. Due to segmentation logical address range is from 0000000H to FFFFFH, the code can be loaded at any location in memory.

13. Explain the memory banking in 8086 system and describe its advantages.



Advantages:

The 8086 processor provides a 16 bit data bus, so it is capable of transferring 16 bit's in one cycle but each memory location is only of a byte (8 bit's), therefore we need two cycles to access 16 bits from two different memory location. For this purpose, The memory address space is equally divided into two (banks). One of the banks contains even address called even bank and other contains odd address called odd bank. Even bank always stores lower byte so even bank is also called lower bank (LB) and odd bank is also called a higher bank (HB).



<u>BHE</u>	<u>A₀</u>	Operation
0	0	Read or write 16 bit from both banks
0	1	Read or write 8 bit's from Higher bank
1	0	Read or write 8 bits from lower bank.
1	1	NO operation (Processor is idle)

Examples: 8 bit operation on even bank

1) MOU BL, [2000H]

The operation is of 8 bit.

BL register is going to get a value stored at offset address 2000 H.

Looking at the address (As it is even) CPU is going to select lower bank.

only one bank will be selected,

: $A_0 = 0$ and $\overline{BHE} = 1$

2) MOU BH, [2001H]

-/- -

BH -/- - 2001H

-/- - (As it is odd) -/- - (Higher bank)

-/- -

.: $A_0 = 1$ and $\overline{BHE} = 0$.

3) MOU BX, [2000H]

The operation is of 16 bit.

BX register is going to get a value stored at offset address 2000H and 2001H.

As data is 16 bit both banks will be selected.

.: $A_0 = 0$ and $\overline{BHE} = 0$

- 4) `MOV BX, [2000H]` (misaligned operation)
- # It is 16 bit operation.
 - # BX reg is going to get offset address from 2001H and 2002H
 - # When 16-bit operation ~~is giving~~
begins with odd address if it is said to be misaligned operation.
 - Though misaligned data is a valid data such data transfer cannot happen in one clock cycle.
 - ∴ It will break this operation into two cycles.
 - 1st cycle: 2001H location data is transferred to ~~8~~ Higher Bank.
 - 2nd cycle: 2002H location data is transferred to lower Bank.

PAGE No.	
DATE	/ /

Advantages:

- i) Allows 8086 up to access more memory than it would otherwise ~~not~~ be able to.
- ii) 8086 can better manage memory resources resources by dividing them into small banks.
- iii) cost-effective: Instead of having to purchase more memory chips, processor can access more memory with same amount of hardware.
- iv) Improves the performance of 8086 microprocessor.

15

Explain minimum mode of operation

- 8086 works in minimum mode, when $MN/MX = 1$.
- In minimum mode, 8086 is the only processor in the system.
- CLK, READY and RESET signals are provided by 8284 clock generator.
- Address from the address bus is latched into 8282 8-bit latch. Three such latches are needed, as address bus is 20-bit. The ALE of 8086 is connected to STB of the Latch.
- The data bus is driven through 8286, 8-bit transceivers. Two such transceivers are needed, as the data bus is 16-bit.

The transceivers are enabled through the DEN signal.

Direction of data is controlled by the DT/R signal. The DEN is connected to OE and PT/R is connected to T.

DEN	DT/R	Action
1	X	Transceiver is disabled
0	0	Receive data
0	1	Transmit data.

- control signals for all operations are generated by decoding M/I_O, RD and WR.

M/I _O	RD	WR	Operation
1	0	1	Memory Read
1	1	0	Memory Write
0	0	1	I/O Read
0	1	0	I/O write


PAGE No.	
DATE	/ /

vii) $\overline{M/IO}$, \overline{RD} , \overline{WR} are decoded by 3:8 decoder like IC 74138.


viii) Bus Request (CDMA) is done using the HOLD, and HLDA signals.

ix) \overline{INTA} is given by 8086, in response to an interrupt of INTR line.

* Minimum Mode Configuration.



Optional for increased
data bus drive



15. Explain maximum mode of operation.

- i) 8086 works in maximum mode, when $MN/M\bar{X}=0$
- ii) In maximum mode, we can connect more processors to 8086 (8087, 8088)
- iii) clock is provided by 8284 clock generator.
- iv) The most significant part of the maximum circuit is the 8288 Bus-controller.
- v) Address from the address bus is latched into 8282-8-bit latch.

Three such latches are needed, as address bus is 20 bit.

The ALE is connected to STB of the Latch.

The ALE for this latch is given by 8288 Bus controller.

- vi) The data is driven through 8288 8-bit transceivers.

Two such transceivers are needed, as the data bus is 16-bit. These transceivers are enabled through the DEN signal.

The direction of data is controlled by DT/R signal.

Both DEN & DT/R are given by 8288 Bus controller.

DEN	DT/R	Action
0	X	Transceiver is disabled
1	0	Receive data
1	1	Transmit data.


viii) control signals for cell operations are generated by decoding $\overline{S_2}$, $\overline{S_1}$ and $\overline{S_0}$ signals.

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	Processor state	8288 Active output
0	0	0	Int Ack	INTA
0	0	1	Read I/O port	IOPC
0	1	0	Write I/O port	IOWC & ATOMS
0	1	1	Halt	None
1	0	0	Instruction fetch	MIRDC
1	0	1	Memory Read	MIRDC
1	1	0	Memory Write	MWTC & AMTWC
1	1	1	Inactive	None

17. Draw and explain write/read operation in minimum mode of

17. Draw and ex

maximum Mode Configuration.



18) Draw and explain timing diagram for RD/INR operation in minimum mode of 8085.

→ • Timing Diagram for "read" machine cycle

T_1 = ALE goes high as both multiplexed buses carry address.

This allows the latch to capture the address till ALE goes low.

T_2 = CPU asks for data by making RD signal low.

As address is no longer present in the multiplexed bus, the transceiver is enabled by $\overline{DEN} = 0$.

The data of course does reach the CPU immediately.

Data is coming from memory hence it will take time to travel and reach the CPU. This time is called "Propagation delay".

T_3 = Memory starts sending data on the data bus.

Towards the end of T_3 , CPU checks the Ready signal.

If Ready = 1 it means device is ready and CPU completes the machine cycle in the next T-state (T_4)

If Ready = 0 it means device is not ready

CPU will insert a wait state between T_3 and T_4 .

T_4 = CPU captures the data sent by memory device


The multiplexed buses become tri-stated and will open CPU in next machine cycle.

All signals like RD and \overline{DEN} are deactivated.

RD →
RD20


FAGE No.	
DATE	/ /

Read Cycle.



17. Draw and explain write/read operation timing diagram for maximum mode.

→ Timing Diagram for "read" machine cycle in maximum mode



T₁ = ALE goes high as both multiplexed buses carry address.

This allows the latch to capture the address until ALE goes low.

Also the signals S₃, S₁, S₀ are set to 1 are in the active state

T₂ which allows multiplexed bus A₁₆/S₃-A₈/S₀

T₂ = up asks for data by making

and BHE/S₇ to carry Address.

Also AD₁₅-AD₀ Bus will carry address until ALE goes low.

T_2 = ~~up~~ up asks for data by making MRDC
~~one~~ signal or IORC signal low.

As address is no longer present in the
 multiplexed bus, the receiver is
 enabled by DEN=1

$A_{15}S_3 - A_{12}S_6$ and \overline{BHE}/S_7 multiplexed
 Bus will now carry the signals $S_0 - S_7$
 until mid of T_4 .

Data is coming from memory hence
 it will take time to travel and
 reach the up ("propagation delay")

T_3 = Memory starts sending data on the
 data bus

18) Differentiate between minimum mode and maximum mode.

minimum mode	maximum mode
i) It is uniprocessor mode. 8086 is only processor in circuit.	i) It is a multiprocessor mode. Along with 8086, there can be other processors like 8087 & 8088 in circuit.
ii) MN/MX is connected to Vcc.	ii) Here MN/MX is connected to Ground.
iii) ALE for latch is given by 8086 itself.	iii) As there are multiple processors, ALE for the latch is given by 8288 bus controller.
iv) DEN and DT/R for the transreceivers are given by 8086 itself.	iv) As there are multiple processors, DEN and DT/R for the transreceivers is given by 8288 bus controller.
v) Direct control signals like M/I/O, RD and WR are produced by 8086 itself.	v) Instead of control signals, all processors produce status signals S ₂ , S ₁ and S ₀ .
vi) INTA for interrupt acknowledgement is produced by 8086.	vi) INTA for interrupt acknowledgement is produced by 8288 bus controller.
vii) Control signals M/I/O, RD & WR are decoded by 3:8 decoder (IC 74138)	vii) Status signals S ₂ , S ₁ & S ₀ require special decoding and are decoded by 8288 bus controller.
viii) Does not support multiprocessing.	viii) supports multiprocessing.

18] Explain Types of interrupts:

These are Interrupts are categorise into 4 types:

a) Dedicated Interrupts

i) INT 0 (Divide Error)

- This interrupt occurs when there is a division error i.e. when the result of a division is too large to be stored.
- This condition normally occurs when the divisor is very small as compared to the dividend or the divisor is zero.
- Its ISR address is stored at location $0x4 = 00000H$ in IUT

ii) INT 1 (single step)

- CPU executes this instruction interrupt after every instruction if the TF is set.
- It puts CPU in single stepping mode i.e. CPU pauses after every instruction.
- This is very useful during debugging.
- Its ISR generally displays contents of all registers.
- Its ISR address is stored at location ~~1x4~~ $1x4 = 00004H$ in IUT

iii) INT 2 (Non maskable Interrupt)

- The CPU executes this ISR in response to an interrupt on the NMI line.
- ISR address = $2x4 = 00008H$ in IUT

iv) INT 3 (Break point Interrupt)

- This interrupt is used to cause Breakpoints in the program.
- It is caused by writing instruction INT 03H or simply INT

- Useful in debugging large programs where single stepping is inefficient.
- It's ISR used to display contents of all registers on the screen.
- Its ISR address is stored at location $3 \times 4 = 0000C H$ in IUT.

v) INT 4 (Overflow Interrupt)

- This interrupt occurs if OF is set AND the CPU executes the INTO instruction.
- It is used to display detect overflow errors in signed arithmetic operations.
- ISR address = $4 \times 4 = 00010 H$ in IUT.

b) Reserved Interrupts

INT 5 INT 31

- These levels are reserved by INTEL to be used in higher processors like 80386, Pentium etc.
- They are not available to the user.

c) User Defined Interrupts

INT 32 INT 255

- These are user-defined, software interrupts.
- ISRs for these interrupts are written by the users to service various user defined conditions.
- These interrupts invoked by writing the instruction ~~INT~~ INT n.
- ISR address = nx4 in IUT

D) Hardware Interrupts

i) NMI (Non Maskable Interrupt)

- This is non-maskable, edge triggered, high-priority interrupt.

- On receiving interrupt on NMI line, the CPU executes INT 2.
- ISR address is obtained from location $2 \times 4 = 000008H$ from IUT
- It needs 4 locations starting from this address to get the values for IP and CS, to execute the ISR.


ii) INTR

- This is maskable, level triggered, low priority interrupt.
- On receiving an interrupt on INT R line, the CPU executes 2 INTA pulses.
 - 1st INTA pulse -- the interrupting device calculates the vector number.
 - 2nd INTA pulse -- the interrupting device sends the vector number "N" to the CPU

Now CPU multiplies NR by N and goes to the corresponding location in the IUT to obtain the TSR address.

- It is masked by making IF=0 through CLI instruction
- It is unmasked by making IF=1 through STI instruction.

20 Design Power on reset and manual reset circuit for 8086 processor.



PAGE No.	
DATE	/ /

21. What is demultiplexing of address and data bus also explain significance of ALE pin.

→ 8086 has a multiplexed address / data bus.

- First $A_0 - A_{15}$ address buses are demultiplexed with $D_0 - D_{15}$ data buses giving us $AD_0 - AD_{15}$ multiplexed Data & address bus.
- Whereas $A_{16} - A_{19}$ address buses are multiplexed with $S_0 - S_5$ status signals giving us $A_{16/S_3} - A_{19/S_5}$ multiplexed address & status bus.
- Interestingly, address and data are never given simultaneously in any operation. Now this is where demultiplexing comes into picture.
- In $AD_0 - AD_{15}$, During $1^{st} T$, they carry lower order 16 bit address and In the remaining ~~time~~ clock cycles they carry data.
- In $A_{16/S_3} - A_{19/S_5}$, During $1^{st} T$, they carry higher order 4-bit address and In the remaining time they carry status signals.

Significance of ALE Pin:

ALE has very important role in demultiplexing Address and data buses.

- When $ALE = 1$ the respective buses carry $A_0 - A_{15}$, $A_{16} - A_1$ and \overline{BHE}
- When $ALE = 0$ the respective buses carry $D_0 - D_{15}$, $S_8 - S_7$.
- During $1^{st} T$ state of any machine cycle ALE is ~~High~~ set of High. At that time the buses carry address and \overline{BHE} . ~~Then~~
- Thereafter BHE remains low for rest of machine cycle, At that time buses carry data and status.

multiplexed signals	$A_{D_0} - A_{D_15}$	$A_{16}/S_3 - A_{19}/S_6$	\overline{BHE}/S_7
when $ALE = 1$	$A_D - A_{15}$	$A_{16} - A_{18}$	\overline{BHE}
when $ALE = 0$	$D_0 - D_{15}$	$S_3 - S_6$	S_7

Q2. Why 8084 is needed in 8086 based system?

- i) 8084 is a clock generator IC. It provides
- ii) It provides the CLOCK (CLK) signal, a train of pulses at a constant frequency to entire circuit.
- iii) It synchronizes the READY signal which indicates that interface is ready for data.
- iv) It also synchronizes the RESET signal which is used to initialize the system.
- v) 8084 output's the clock frequency = $1/f_{\text{osc}}$ of the input clock frequency to produce a 33% duty cycle required by the microprocessor.
- vi) Also, RESET signal is provided by 8284 clock generator. Generation of reset signal is done by using power on reset circuit.
- vii) The purpose of this circuit is to activate the reset signal as soon as we supply power to 8086.
- viii) This is done so that CS & IP acquire the above values and the system can initialize the monitor program (BIOS) as soon as 8086 is powered on. This is also called COLD starting the system.

28. Explain Vector interrupt vector table.

- i) The IUT contains ISR address for the 256 interrupts.
- ii) Each ISR address is stored as CS and IP.
- iii) As each ISR address is of 4 bytes (2-CS and 2-IP), each ISR address requires 4 locations to be stored.
- iv) There are 256 interrupts : INT 0 ... INT 255
 ∴ Total size of IUT is $256 \times 4 = 1 \text{ KB}$.
- v) Whenever an interrupt INT N occurs, CPU does $N \times 4$ to get values of IP and CS from the IUT and hence performs the ISR.
- vi) IT contains 3 types of interrupts
 - a) Dedicated interrupts
 - i) INT 0 (divide interrupt) : occurs when there is division error.
 ISR address = $0 \times 4 = 000000 \text{ H}$
 - ii) INT 1 (single step) : IT puts the CPU in single stepping mode after every instruction if TF is set.
 ISR address = $1 \times 4 = 00004 \text{ H}$
 - iii) INT 2 (Non Maskable interrupt) : used to respond to an NMI line.
 ISR address = $2 \times 4 = 00008 \text{ H}$
 - iv) INT 3 (Breakpoint Interrupt) : used to cause breakpoints in the program, useful in debugging large programs.
 ISR address = $3 \times 4 = 0000C \text{ H}$
 - v) INT 4 (Overflow interrupt) : occurs if OF is set and CPU executes INTO instruction.
 ISR address = $4 \times 4 = 00010 \text{ H}$

b) Reserved interrupt

INT 5 to INT 31

These levels are reserved by INTEL to be used in higher processor like 80386, 80486, pentium, etc.

They are not serviceable to user.

c) User defined interrupts

INT 32 ... INT 265

These are user defined software interrupt

These interrupts are invoked by instruction

$\text{INT } n$. TSR address = $n \times 4$ in IUT

00000 H	IP lower	INT 0 --- Divide error
00001 H	IP Higher	
00002 H	CS lower	
00003 H	CS Higher	
00004 H		
		INT 1 --- single stepping
00007 H		
00008 H		INT - 2 --- NMI
0000B H		INT
0000C H		INT 3 --- Breakpoint
0000F H		
00010 H		INT 4 --- Interrupt overflow
00013 H		
00014 H		INT 5
0007F H		INT 6 --- Reserved
00080 H		
003FF H		INT 82 --- User defined
		INT 288

Q24. Explain following instructions.

i) ~~ADD~~ DAA

ii) AAA

iii) XLAT

iv) LAHF

v) SAHF



a) DAA :

i) It stands for decimal adjust after addition.

It only works on AL register.

ii) It is used when we want to perform addition of two decimal numbers (BCD numbers) (BCD addition).

iii) We first enter two decimal numbers. We add them using normal ADD instruction.

iv) Then we perform DAA instruction. DAA will adjust the addition to appear as a decimal addition.

v) The logic of DAA is as follows

- If lower nibble of AL is > 9 or Auxiliary carry flag is "1" then Add 60 to AL.
- If higher nibble of AL is > 9 or carry flag is "1" then Add 60 to AL.

e.g. AL = 14H and CL = 28H

ADD AL, CL gives

$$AL = 3CH$$

NOW DAA gives

$$AL = 42H$$

b) AAA:

- i) AAA stands for ASCII Adjust for Addition
 - ii) It makes the result in unpacked BCD form.
 - iii) In ASCII codes, 0...9 are represented as 30...39
 - iv) When we add ASCII codes, we need to mask the higher byte (Eg: 3 of 39)
 - v) This can be avoided if we use AAA instruction after the addition is performed.
- AAA updates the AF and CF, But OF, PF, SF, ZF are undefined after instruction.

e.g. AL = 0011 0100 ... ASCII value of 9.

CL = 0011 1000 ... ASCII value of 8.

Then ADD AL CL gives

$$AL = 01101100$$

i.e. AL = 06CH ... it is the incorrect temporary result.

Now, AAA gives

$AL = 0000\ 0010\dots$ Unpacked BCD of 2.

carry = 1 ... this indicates that the answer is 12.

c) XLAT:

Move into AL, the contents of the memory location in Data segment, whose effective address is formed by the sum of BX and AL.

Eg:

```
XLAT ;  $AL \leftarrow DS:[BX+AL]$ 
; i.e if  $DS = 1000H$ ;  $BX = 0200H$ 
;  $AL = 03H$ 
;  $\therefore 10000 \dots DS \times 16$ 
;  $+ 0200 \dots BX$ 
;  $+ 03 \dots AL$ 
;  $= 10203 \therefore AL \leftarrow [0203H]$ 
```

In XLAT we can specify the name of the look up table in the instruction.

e.g. XLAT sevenSeg.

This will do the translation from the look up table called sevenSeg.

In any case, the base address of look up table must be given by BX.

d) LAHF:

- It takes no operands.
- The instruction is of 1 byte.
- This instruction Loads lower byte of flag register into AH register

c) SAHF:

- i) It takes no-operands
- ii) It is one byte instruction
- iii) It stores the contents of AH into the lower byte of the Flag register

26. Write a program to ADD/SUB two 16 bit numbers.

→ Addition:
• model: small

.stack 100H

.data

n1 DW 1234H

n2 DW 0F821H

SUM DW ?

ends

.code

start: MOV AX, @data

MOV DS, AX

MOV AX, n1

MOV BX, n2

MOV CX, 00H

ADD AX, BX

JNC DOWN

INC CX

DOWN: MOV SUM, AX

MOV SUM+2, DX

MOV AH, 4CH

INT 21H

end start

end.

Subtraction:

- model small
- stack 100H
- data

n1 DW 0F21H

n2 DW 1234H

DIFF DW?

ends

.code

start: MOV AX, @data

MOV DS, AX

MOV ~~AX~~, n1

MOV BX, n2

MOV CX, 00H

SUB AX, BX

JNC DOWN

INC CX

DOWN: MOV DIFF, AX

MOV DIFF+2, DX

MOV AH, 4CH

INT 21H

end start

end

27. What is Assembler directives? Explain DB, SEGMENT,
ENDS, .MODEL SMALL

- i) Assembler directives is a statement/ reserved-key-word to give direction to the assembler to perform task of the assembly process
- ii) They indicate how an operand or a section of program is to be processed by the assembler

iii) It controls the organization of the program and provides necessary info to assembler to understand assembly language program to generate machine codes

iv) Assembler supports directives to define data, organize segments to control procedure, to define macros.

a) MODEL:

Defines memory model for the program

iv) Assembler supports directives to define data, organize segments to control procedure, to define macros

Examples:

a) DB: ~~DB~~ stands for Def'n Byte

Used to define a Byte type variable.

e.g : SUM DB 0

Assembler reserves 1 Byte of memory for the variable named SUM and initialize it to 0.

b) SEGMENT:

Used to indicate the beginning of a code / data / stack/ entire segment

c) ENDS: Used to indicate the end of a segment

e.g: segment SEGMENT

...
...
...
} Program & code
or
instructions

segment ENDS

↳ userdefined name of segment

D) .MODEL SMALL

• MODEL defines memory model for the program.
and • MODEL SMALL :

ALL data fit's in one 64KB segment

All code fit's in one 64KB segment

Q8. Write an assembly language program to transfer data stored in Data segment to Extra segment.

→
Data SEGMENT

Block 1 DB 05H, 36H, 01H, 08H, 78H, 14H,
96H, 78H, 18H, 12H.

Data ENDS

Extra SEGMENT

Block 2 DB 10 Dup(?)

Extra ENDS

Code SEGMENT

ASSUME CS: Code, DS: Data, ES: Extra.

MOV AX, Data

MOV DS, AX

MOV AX, Extra

MOV ES, AX

LEA SI, Block 1

LEA DI, Block 2

MOV CX, 000AH

RFP MOVSB

INT 3

Code ENDS

END