


Assignment

1. Draw and explain the architecture of 8086.[10M]

- 1] Draw and Explain the architecture of 8086
- ⇒ 8086 micro-processor is mainly divided into two parts:
 - a] BIU (Bus Interface Unit)
 - a.1 → Functions of BIU:
 - ① Fetching the instruction
 - ② Calculating the physical address
 - ③ Managing the 6 byte instruction queue
 - a.2 → Components of BIU:
 - ① Segment registers:
These are total 4 segment registers.
 - 1.1 ⇒ Code segment register
→ It is 16 bit register.
→ Holds the base address of code segment.
 - 1.2 ⇒ Data segment register
→ It is 16 bit register.
→ Holds the base address of Data segment.
 - 1.3 ⇒ Stack segment register
→ It is 16 bit register.
→ It holds the base address of stack segment.
 - 1.4 ⇒ Extra segment register
→ It is 16 bit register.
→ It holds the base address of stack segment.
 - ② Prefetch queue:
 - ②.1 ⇒ It is 6 byte FIFO RAM used to implement pipe-line. (2 stages)

Ans.



(2.2) → BIU Fetches the next 6 instruction byte from the code segment and store it into queue.

(2.3) → EU takes these instruction and executes them.

(2.4) → The queue is filled only when at least two bytes are empty and 8086 has 16 bit of data bus.

(2.5) → These pipelining fail when branching occurs and the queue has to flush completely and fill it up again from branched location.

(3) Instruction pointer

→ It is a 16 bit register

→ It holds off set of next instruction in the code segment.

(4) Physical address calculator

→ It generates the 20 bit physical address using segment and offset address using formula.


$$\text{Physical address} \Rightarrow (\text{segment} \times 10H) + (\text{offset address})$$

2.explain pre-fetch queue of 8086 [2M]

	<p>Q] Explain pre-fetched queue of 8086</p> <p>⇒ ① It is 6 bytes FIFO RAM used to implement pipelining (2 stages)</p> <p>② BIU Fetches the next 6 instruction bytes from the code-segment and store in into queue</p> <p>③ Execution unit removes instruction from this queue and execute them</p> <p>④ The queue is refilled when atleast two bytes are empty as 8086 has 16 bit of data bus</p> <p>⑤ Pipelining fails, fails when branching occurs because the already fetched instruction are of no use</p> <p>⑥ In such cases need to be flushed and instruction need to be re-fetched.</p>
--	---

3. Draw and explain flag register of 8086.[10M]

- 3] Draw and explain flag register 8086
 ⇒ ① Following is the diagram representing the Flag register in 8086



There are total 9 Flag in 8086 microprocessor.

① Overflow Flag

- 1 ⇒ when overflow occurs
 → 0 ⇒ when there is no overflow

② Direction Flag

- 1 ⇒ SI and DI are auto-decremented
 → 0 ⇒ SI and DI are incremented

③ Interrupt Flag

- It is used to mask (disable) or unmask (enable) the intr interrupt.

④ Trap Flag

- It is used to set trace mode (single stepping mode). Here, CPU is interrupted after every instruction so that the program can be debugged.

⑤ Sign Flag

- MSB of result is 1 when int is negative
 else it is 0

⑥ Zero Flag

- when result is 0

⑦ Auxiliary Carry Flag

- 1 = carry from lower Nibble to Higher Nibble
 0 = No such carry

⑧ Parity Flag

- 1 = Even parity
 → 0 = odd parity

⑨ Carry

- 1 = carry is generated
 0 = No carry is generated

4. Write a formula to calculate physical address. And explain why its required to calculate it? [2M]

4] Write a formula to calculate physical address, and
explain why its required to calculate it?

⇒

$$\begin{pmatrix} \text{Physical} \\ \text{Address} \end{pmatrix} \Rightarrow \begin{pmatrix} \text{Segment} \\ \text{address} \end{pmatrix} \times 10H + \begin{pmatrix} \text{Offset} \\ \text{address} \end{pmatrix}$$

→ Physical address is of 20 bits and we have
16 bit address bus, so it is not possible
to directly get the address hence we need to
calculate the physical address

5. Write a note on addressing modes of 8086. [10M]

- Q.3.
- The different addressing modes of 8086 are as follows -
- ① Immediate addressing - In this data operand is part of the instruction itself
eg. MOV CX, 2000H
 - ② Register addressing mode - In this the effective address of memory location is written directly in instruction.
eg. MOV AX, [2005H]
 - ③ Register indirect addressing - In this mode, memory location can be addressed by offset address saved in registers
eg. MOV AX, [BX]
 - ④ Based addressing mode - In this mode, offset address of operand is given by sum of contents of BX/BP registers
eg. MOV DX, [BX+04]
 - ⑤ Indexed addressing modes - In this mode offset address is found by adding contents of SI or DI and 8/16 bit displacements.
eg. MOV BX, [SI+16]
 - ⑥ Based-index addressing mode - In this mode, offset address of operand is computed by summing base register to contents of index register
eg. ADD CX, [AX+SI]

6. The instruction 'MOV BL,[SI]' comes under which type of addressing mode [2M]

8]

The instruction.

MOV BL, [SI]

As SI has the address
of the location where the operand
is stored it comes under
'register indirect addressing'

7. Design the power on reset and manual reset circuit for 8086 processor. [5M]

8. What is de multiplexing of address and data bus also explain the significance of ALE pin [5M]

- Q8] ① There are total 40 pins in 8086 processor and, if we want to use separate pins for Data and Address bus, then it itself will require 32 pins, which is not feasible.
- ② That is why the Address buses and Data buses are demultiplexed, i.e. when AD₀-AD₁₅ can carry both Address and data.
- ③ During t_1 , the AD₀-AD₁₅ act as the Address bus and for the remaining time at t_2 as Data bus.
- ④ ALE stands for Address latch enable, as it is active high pin, to during T_1 time when AD₀-AD₁₅ is active, address bus Address latching is allowed.
- ⑤ But the remaining time it is 0 so that only address get latched and not the data.

9. Why 8284 is needed in 8086 based system? [5M]

PAGE NO.	/ /
DATE	

q1) Why 8284 is needed in 8086 base system.

→ 8084 clock generator chip is used in an 8086 base system to provide a stable and accurate clock signal for the microprocessor.

1) Frequency stabilization

8284 provides frequency stabilization to the clock signal generated by an external crystal oscillator. This helps to reduce the effect of temperature & voltage variation on clock signal.

2) Clock signal timing:

8284 generates general timing signals such as RESET signal & READY signal, that are necessary for proper operation of microprocessor.

3) Power-up sequencing:

8284 provides power up sequencing which ensures the microprocessor & other components in the system are powered up in correct order.

4) Overall 8284 clock generator chip is essential component in 8086 based system providing stable & reliable clock signal, timing signal, power up sequencing to ensure proper operation of microprocessor and other component in the system.

10. List Features of 8086 microprocessor [5M]

- Enhanced version of 8085 designed by Intel in 1976
- It is 16 bit up.
- It has 20 bit address bus so can access upto 2^{20} memory locations.
- 16 bit data lines.
- 64K I/O ports
- 14, 16 bit registers.
- It has powerful instruction set (multiplication & division)
- It supports two modes of operations
 - minimum mode - suitable for single processor
 - maximum mode - suitable for multiple processors
- It has instruction queue capable of storing 6 instructions bytes from memory resulting in faster processing.
- It was first 16 bit processor having 16 bit ALU, 16 bit registers, internal data bus resulting in faster processing.
- Available in 3 versions 8MHz, 5MHz, 10MHz.
- Two stages of pipelining : (Fetch + Execute).
- Single phase clock with 33% duty cycle.
- 256 vectored interrupts.

11.What is the memory addressing capacity of 8086 ? and why?{2M}

->The 8086 processor has a memory addressing capacity of 1MB, which means it can address up to 2^{20} (1,048,576) unique memory locations.

This memory addressing capacity is a result of the 8086's architecture, which uses a 20-bit address bus to communicate with memory. Each memory address can represent a unique memory location, and with 20 bits, the 8086 can address up to 1MB of memory.

12.Explain memory segmentation in 8086 and list its advantages[10M]

PAGE No.	
DATE	/ /


memory segmentation

segmentation is the process in which the main memory of the computer is divided into different segment and each segment has its own base address.

Advantages :

with the help of memory segmentation we are able to work with registers having only 16 bits. The data and the code can be stored separately allowing for more flexibility.

Also due to segmentation the logical address range is from 0000H to FFFFH the code can be loaded location in the memory.



13. Explain memory banking in 8086 system and describe its advantages. [10M]

Memory Banking


The memory address space is equally divided into 2 parts (banks)

one of the banks contains even addresses called Even bank and other contains odd addresses

called an odd bank

Hence memory is to locate


even bank always stores lower bytes
so Even bank is also called lower
Bank (LB) and odd bank is also
called a Higher bank (HB)



14. Explain minimum mode of operation. [10M]

Minimum mode:

programmed when MN/MX is High
clock for Reset, Ready generated by 8284
8086 generates RD#, WR#, M/TOFF,
ALR, HLD A, HOLD, etc.
single processor in the system and
that is 8086 does not support
additional processors.



<u>DEN</u>	<u>DT/R</u>	Action
1	X	Transceiver is disabled
0	0	Receive data
0	1	Transmit data

④ Basic Terms related to Timing diagram

$$T/\text{state} = 1/\text{clock frequency}$$

Machine or bus cycle = Time to Execute
one Read / Write
cycle

Instruction cycle = Total time required to
fetch & execute one
instruction

significance of clock

8086 operates at 5MHz, 8MHz


Read / write cycle in 8086 of 4 clock cycles

At 8MHz R/W cycle = $4 \times 125 = 500 \text{ ns}$


At 10MHz R/W cycle = $4 \times 100 = 400 \text{ ns}$

PAGE No.	
DATE	/ /

MINIMUM MODE READ CYCLE



MAXIMUM MODE WRITE CYCLE



15. Explain maximum mode of operation. [10M]

PAGE NO. / / /
DATE / / /

MAXIMUM MODE


clock provide by 8284 clock generator.
The most significant part of maximum mode circuit is the 8288 bus controller.

Address from the address bus is latched into 8282 8 bit latch. 3 latches are needed as address bus is 20 bit.

ALE is connected to STB of the latch. The databus is driven through 8286 8 bit transceiver. 2 transceiver is needed as width of data bus is 16 bit. Both the transceiver are enabled through the DEN signals.


DEN (of 8288) DT/R Action

- 00000000000000000000000000000000 Transmitter
- 00000000000000000000000000000001 Receiver
- 00000000000000000000000000000010 Transmit data
- 00000000000000000000000000000011 Receive data



16. Draw and explain timing diagram for RD/WR operation in minimum mode of 8086.[5M]

Minimum mode:
 programmed when MN/MX is High
 clock, Reset, Ready generated by 8284
 8086 generates RD#, WR#, M/IO#,
 ALE, HLDA, HOLD, etc.
 single processor in the system and
 that is 8086 does not support
 additional processors.



17. Draw and explain write/read operation timing diagram for maximum mode. [5M]




Diagram of write/read operation timing diagram for maximum mode

18. Differentiate between minimum mode and maximum mode of 8086. [5]

18] <u>Minimum mode</u>	<u>Maximum mode</u>
① In this mode the processor uses 20 pin configuration.	① In this mode processor uses 26 pin configuration.
② The processor controls the system bus directly.	② The processor uses a bus controller to manage the system bus and communicate with other.
③ The processor uses a single interrupt pin to handle the interrupt.	③ The processor uses a multiplexed interrupt pin and an interrupt controller to manage interrupt.
④ The processor uses an externally generated clock signal.	④ The processor can generate its own clock cycle through the bus controller.
⑤ Processor can access 1MB of memory in this mode.	⑥ Processor can access up to 16MB memory.

19. Explain types of interrupts. [10M]

PAGE NO.	/ /
DATE	/ /
INTERRUPTS	
Dedicated Interrupts (INT 0 ... INT 4)	
INT 0 (Divide Error)	
This interrupt occurs whenever there is division error when the result of a division is too large to be stored. This condition normally occurs when the division is very small as compared to the dividend or the divisor is zero.	
INT 1 (single step)	
The CPU executes this interrupt after every instruction if the 'IF' flag is set. It puts up in single stepping mode. This is very useful during debugging. Its ISR generally displays content of all registers.	
INT 2 (Non Maskable Interrupt)	
The CPU executes this ISR in response to an interrupt on the NMI line.	

PAGE NO.	/ /
DATE	/ /
Dedicated Interrupts	
INT 3 (break point Interrupt)	
This interrupt is used to cause breakpoints in the program. It is caused by writing the instruction INT/03H or simply INT. Its ISR is used to display the contents of all registers on the screen.	
INT 4 (overflow interrupt)	
This interrupt occurs if the overflow flag is set AND the CPU executes the INT instruction. It is used to detect overflow error in signed arithmetic operations.	
Reserved Interrupts (INT 5 ... INT 31)	
These levels are reserved by Intel to be used in higher processors like 80386, Pentium. They are not available to the user.	

User defined Interrupts (INT32, INT25)

(i) These are user defined software interrupts.

These interrupts are invoked by writing the instruction INT n

Its ISR address is obtained by TH1 gathering up from location $0x4$ in

the INT line at $92172f2$

and reading the information.

HARDWARE INTERRUPTS

(i) Non Maskable Interrupt (NMI)

This is a non-maskable edge triggered, high priority interrupt.

On receiving an interrupt on NMI

line, the up executes INT2

up obtains the ISR address from location $2x4 = 000084$ from the INT

(INT2) signal by reading it.

INT2 is a level triggered interrupt.

This is a maskable, level triggered low priority interrupt.

On receiving an interrupt on

INTR line the up executes 2 INTR pulses.

INTR is a maskable interrupt

It is masked by marking IF=0

by software through CLI instruction

20. Design the power on reset and manual reset circuit for 8086 processor. [5M]

→REPEATED

21. What is de multiplexing of address and data bus also explain the significance of ALE pin [5M]

→REPEATED

22. Why 8284 is needed in 8086 based system? [5M]

→REPEATED

23.Explain interrupt vector table. [10M]

Ans.

(Q23) Explain interrupt vector table?

→ i) Interrupt is the method of creating a temporary halt during program execution and allows peripheral devices to access the microprocessor.

ii) There are two types of interrupt

① Hardware interrupts (Generated by external device)


i) NMI (Non maskable interrupt): we can't avoid this.

ii) INTR.

② Software interrupts (generated internally by processor circuit)

i) INT 'n' → instruction (0 to 255)

(All 256 interrupts can be invoked by software)



vi) Dedicated interrupts (INT 0 - INT 4)

① INT 0 (Divide error)

- i) This interrupt occurs whenever there is division error.
- ii) occurs eg. when divisor is zero or result is too large
- iii) starts at 00000H

② INT 1 (Single Step)

- i) CPU executes this if after every instruction if the TF flag is set. (Puts CPU in single stepping mode)
- ii) useful in debugging

③ INT 2 (Non maskable interrupt)

- i) # NMI pin will send this interrupt.

④ INT 3 (Breakpoint interrupt)

- i) This interrupt is used to cause breakpoints in the program.

⑤ INT 4 (Overflow interrupt)

- i) Occurs when overflow flag is set.
- ii) used to detect overflow error.

vii) Reserved interrupt (INT 5 - INT 31)

- These levels are reserved by INTEL to be used in higher processor's like 80386, pentium etc., & not available to user.

viii) User defined interrupts (INT 32 - INT 255)

- These are user defined software interrupts.

24.Explain following instruction:[10M]

- a.DAA
- c.XLAT
- d.LAHF
- e.LAHF

c] LAHF (Load AH from Flag)

- ① It is an instruction used to load the value of the lower byte of the flag register into the AH register.
- ② The instruction copies the content of the flag register into the AH register, with the low-order eight bits of the AH register containing the flag values.
- ③ This instruction is useful for saving and restoring flag values during an interrupt service routine or for performing conditional branching based on the state of flag.

DAA (Decimal Adjust Accumulator)

- It is an instruction used to adjust the result of an arithmetic operation performed on two unpacked decimal numbers in AL register. This instruction adjust the result in AL to ensure that it represents a valid decimal no. in the range of 0 to 99.

XLAT (Translate Byte)

- It is an instruction used to translate abyte value in the AL register to another value by using a translation table stored in memory. The instruction is typically used to convert a character code from one character set to another.

SAHF (Store AH into Flags)

- It is an instruction used to load a 32 bit pointer value into a register pair consisting of the DS register and another register.

- This instruction is typically used to set up a pointer to a data structure or a code segment.

25.Explain string instructions of 8086?

String instructions are a set of instructions in the 8086 microprocessor that are used to manipulate strings of data. A string is a sequence of bytes or words stored in consecutive memory locations, and the string instructions allow for efficient manipulation of these sequences.

The main string instructions in the 8086 are:

1. MOVSB/MOVSW: These instructions move a byte or a word of data from the source memory location to the destination memory location, and then increment the source and destination pointers. For example, MOVSB copies a byte from DS:SI to ES:DI, while MOVSW copies a word (two bytes) from DS:SI to ES:DI.
2. CMPSB/CMPSW: These instructions compare a byte or a word of data at the source memory location with the byte or word of data at the destination memory location, and then increment the source and destination pointers. For example, CMPSB compares the byte at DS:SI with the byte at ES:DI, while CMPSW compares the word at DS:SI with the word at ES:DI.
3. REP/REPE/REPNE: These are prefixes that are used with string instructions to repeat the instruction a specified number of times or until a condition is met. For example, REP MOVSB repeats the MOVSB instruction until CX becomes zero.

These string instructions are commonly used in string operations such as string copy, string comparison, and string search. They can also be used in other applications where data is stored in consecutive memory locations.

26. Write a program to ADD/SUB two 16 bit number. [5M]

Q.26) Program to ADD/SUB 16 bit number.

① ADD

- model small
- stack 100H
- data

n1 DW 1234H
n2 DW OF32H
sum DW ?
endl

• code

```
start: MOV AX, @data  
MOV DS, AX  
MOV AX, n1  
MOV BX, n2  
MOV CX, 00H  
ADD AX, BX  
JNC DOWN  
DOWN: INC CX  
DOWN: MOV SUM, AX  
MOV SUM+2, DX  
MOV AH, 4CH  
INT 21H  
end start
```

end

② subtraction

- model small
- stack 100H
- data

n1 DW OF32H
n2 DW 1234H
DIFF DW ?

ends

• code

```
MOV AX, @data  
MOV DS, AX  
MOV AX, n1  
MOV BX, n2  
MOV CX, 00H  
SUB AX, BX  
JNC DOWN  
DOWN: INC CX  
DOWN: MOV DIFF, AX  
MOV DIFF+2, DX  
MOV AH, 4CH  
INT 21H  
end start
```

end

27.What is Assembler directives? Explain DB, SEGMENT, ENDS, .MODEL SMALL[5M]

Ans.

classmate

Date _____

Page _____

Q.27) A) What is Assembler directives.

- i) The Assembler directives are the special instructions used to indicate the assembler, how a program is to be assembled and executed in a proper way.
- ii) These are also called as pseudo-operations which are not executable by the processor.
- iii) eg. ASSUME, DB, DW, DD, DQ, DT, END

B) Explain DB, SEGMENT, ENDS, .MODEL SMALL

① DB : It means Define Byte, and it is used to define datatype.

eg. n1 DB 10H

② SEGMENT : Segment directive defines the start of the segment.

eg. Name segment

③ ENDS : It indicates end of the segment.

Name ends.

④ MODEL SMALL:

Model ~~directive~~ directives where we define's

size of code segment & data segment, and when
it is small size is less then $\leq 64KB$.

28. Write assembly language program to transfer data stored in data segment to extra segment.[2M]

DATA SEGMENT

DB 'Hello, World!', 0

DATA ENDS

EXTRA SEGMENT

DB 20 DUP(?)

EXTRA ENDS

CODE SEGMENT

ASSUME CS:CODE, DS:DATA, ES:EXTRA

START:

MOV AX, DATA ; Set DS to point to the data segment

MOV DS, AX

MOV AX, EXTRA ; Set ES to point to the extra segment

MOV ES, AX

MOV CX, 13 ; Set CX to the number of bytes to copy

MOV SI, 0 ; Set SI to point to the start of the data segment

MOV DI, 0 ; Set DI to point to the start of the extra segment

REP MOVSB ; Copy CX bytes from [DS:SI] to [ES:DI]

MOV AH, 4Ch ; Set AH to terminate the program

INT 21h

CODE ENDS

END START

In this program, the data to be transferred is stored in the **DATA** segment, and the destination memory is allocated in the **EXTRA** segment. The **MOVSB** instruction is used in conjunction with the **REP** prefix to copy the data from the data segment to the extra segment.

The program first sets the **DS** and **ES** registers to point to the data segment and extra segment, respectively. It then initializes the **CX** register to the number of bytes to be copied, and sets the **SI** and **DI** registers to point to the start of the data segment and extra segment, respectively.

The **REP MOVSB** instruction then copies the data from the source address **[DS:SI]** to the destination address **[ES:DI]**, incrementing the **SI** and **DI** registers and decrementing the **CX** register with each iteration. Once all of the data has been transferred, the program terminates with an interrupt call to **INT 21h**.

Regenerat

