



Block diagram of Computer System:-



① I/p devices -

This section is responsible for transferring the data in computer system from outside world.

② CPU -

The main function of the CPU is to execute the instruction. It consists of 3 separate parts - ALU, Control Unit, Memory.

Control Unit -


- It controls the whole system by co-ordinating and organising on the operations of computer.
- It takes input from various i/p devices and organises the o/p to various o/p devices.
- It sends data to ALU to carry out operations and data to memory for storing purpose.

ALU -

- It performs all the arithemating and logical operations.

Memory -


- All the information stored inside the computer is in its memory.
- This information could be program or data.
- Permanent information is stored in ROM
- Runtime information is stored in RAM.



Main memory - It is the actual memory accessed by CPU. Size depends on the address bus.

Secondary memory - It increases the storage space. They are non-volatile and used for permanent data and programs. eg. Hard disk. It is independent of address bus.

Cache memory - It increases the speed of the operation



③ O/p devices -

It is used to display and record the result and display it to user using user-friendly language.

④ System Bus -

- 1) Control Bus - carries control signal
- 2) Address Bus - To carry address
- 3) Data Bus - to carry data

8085 processor

16 bit address

8 bit data

$2^{16} \rightarrow$ locations

8 bit \rightarrow data per location

Total size = $2^{16} \times 8$

Computer Architecture

Computer Organisation

- 1) Attributes of the computer system which are visible to the programmer or these attributes that have direct impact on the logical execution of the program is called as computer architecture.
 - 2) Computer architecture attributes include -
 - no. of bits in architecture
 - instruction set
 - memory technology
 - I/O mechanism
 - 3) Basic computer architecture remains same for many years.
 - 4) Architecture tells 'what' does the system do.
- Computer organisation defines the operational units and their interconnection that achieves the architectural specification.
- Computer organisation includes
- Hardware specifications (These are transparent to the user)
 - Control signals
 - Interfacing technical details
- Each architecture can have no. of organisational modules with different performance characteristics.
- Organisation tells 'how' to implement it.

Register organization

Visible (Accessible)

eg.

- General purpose registers
- Address register
- Stack pointer (SP)
- Status Register

Invisible (Inaccessible)

eg.

- Program Counter
- Memory Address Reg (MAR)
- Memory data Reg (MDR)
- Instruction Reg (IR)

General purpose register -

- These registers are used to store general data during program execution.
- They can be changed by arithmetic operations performed by ALU
- eg. A register, B reg, C, D, E reg w.r.t 8085 processor.


Address register -

- This register is used to hold the memory address.

Stack pointer (SP) -

- It is used to hold the address of top of stack.
- A stack is set of memory locations working in LIFO manner.
- When we PUSH an element into the stack SP is decremented.
- When we POP the element from the stack SP will be incremented.

8 bit Status Register of 8085 -



Sign
 + \rightarrow 0
 - \rightarrow 1

Result
 is zero
 or not

Auxillary
 carry
 (Generated
 or not)

Parity
 (even/
 odd)

Carry
 (Generated
 or not)

S - If S is logic 0 \Rightarrow +ve number
 If S is logic 1 \Rightarrow -ve number

Z - If Z is logic 1 \Rightarrow ans is 0
 If Z is logic 0 \Rightarrow ans is not 0

AC -

eg.

0	1	0	1	0	1	1	0
0	1	1	1	1	1	0	0

\rightarrow carry generated here AC

If it is generated

P - If parity is odd \Rightarrow logic 0
 If parity is even \Rightarrow logic 1

Program Counter -

- It contains the address of the next instruction to be fetched. After every current instruction is fetched, the value of PC is incremented by the processor.
- Program counter value programmer cannot change directly.

Instruction Register -

- It is used to temporarily hold the newly fetched instruction for decoding.

MAR -

- It is the buffer register which is used to store address of current memory transfer.
- This has been introduced because buses and CPU work on different frequency (speed).

MDR -

- It contains the data that is currently transferred from memory.

Von Neumann Architecture :- (Stored program concept.)

Program Control Unit
(PCU)


Data Processing Unit
(DPU)

- PC
- SP
- MAR
- IR
- Control Unit


- MDR
- General purpose reg.
- ALU
- status Reg.

- PC provides address to AGL. AGL processes the address to generate physical address which is given to MAR.
- MAR loads the address on the address bus.
- This address is given to BCL which fetches the data on that address and loads it on data bus.
- Data bus provides data to MDR. If data is opcode then it is sent to IR. If data is operands it is sent to GPR.
- IR sends opcode to Control Unit and acc. to the instructions control signals are generated.
- Control signals are sent to ALU and operands from GPR are also available to ALU. Hence acc. to the CS operations are performed on the data.
- Result generated by ALU is stored in GPR. It is also set to Status Register. Status Register shows the status and sends it to CU for further dependent processes.

In single memory program/instructions as well as data is stored.



Harvard Architecture :-



Von Neumann	Harvard
<ul style="list-style-type: none"> - It has single storage system memory for storing data and programs to be executed. 	<ul style="list-style-type: none"> - It has 2 separate memories for storing data and programs.
<ul style="list-style-type: none"> - Processor needs ^{minimum} 2 clock cycles to complete an instruction. 1 clk cycle - opcode 1 clk cycle - operands 	<ul style="list-style-type: none"> - In one single clk cycle processor can complete 1 instruction (simultaneous fetching of opcode and operand).

- | | |
|---|---|
| - Pipelining of instructions is not possible. | Appropriate pipelining strategies can be implemented. |
| - It has single set of address and data bus between CPU & memory. | It has 2 sets of address and data buses between CPU and memory hence 2 simultaneous memory fetches are allowed. |
| - Simple in design as only 1 system bus and 1 memory is needed. | Complex in design as 2 system buses and 2 memory are needed. |
| - slower in speed. | Faster in speed. |
| - eg. 8085, 8086 processor | eg. 8051 micro-controller, all advance processors. |

Addressing modes -

The manner in which operands are fetched for an instruction is called as addressing mode.

① Immediate addressing mode -

- In this mode the operand is specified in the instruction itself.
- Hence when the instruction is fetched the operand comes along with it so the processor can act on it immediately.

eg. ~~MOV~~ VIA 35H

(Move immediately the value 35H to the accumulator)

Advantages -

- Programmer can easily identify the operands.
- Execution is fast.

② Register addressing modes -

- In this mode the operand is specified in the registers.
- These instruction uses the register present inside the processor to supply the data.

eg. MOV B, C

(Move the content of register C to register B.)

Advantages -

- Instruction will be small in size.
- Execution will be very fast as data is already present on the on-chip registers.

③ Direct addressing mode -

- In this mode the instruction only contains the address of the operand.
- The processor will then use this address to fetch the operand from the memory.

eg. LDA 2000H

(load the accumulator with the content of memory location 2000H)

Advantage -

- Address of operand is known to user.
- No need to store operand as it is already stored in the memory.

④ Indirect addressing mode -

- In this mode instruction only contains name of register pair containing the address of the operands.
- The address of the operand is given indirectly by the registers.
- As the value of registers can be changed, the same instruction can be used to operate on different memory locations.
eg. STAX B & C.

Advantages -

- length will be smaller compared to direct addressing
- Memory locations can be accessed sequentially to store data sequentially by using ^{it} in a loop.

⑤ Implied Addressing mode -

- In this mode the operand is implied by the instruction.
- Here there is no need to mention the operand separately as the instruction is designed to work with a particular operand only.
eg. STC
(set the carry flag from status register)

Advantages -

- Smallest in size (1 byte) as operand is not present.