MODULE 2

INSTRUCTION SET & PROGRAMMING

- 2.1 Addressing mode
- 2.2 Instruction set
- 2.3 Assembler directives

MODULE 2

Definition:

- The manner in which an operand is given in an instruction.
- The different ways of specifying data to be operated by an instruction is known as addressing modes. This specifies that the given data is an immediate data or an address of data or data through register or register pair.

Example: ADD 25H to BL reg

Option 1 : ADD BL,25H

Option 2 : ADD BL,CL

Option 3 : ADD BL,[2000H]

Instruction, Register, Memory

Data Addressing mode:

- 1. Immediate Addressing mode:
- 2. Register Addressing mode
- 3. Direct Addressing mode
- 4. Indirect Addressing mode
- 5. Implied Addressing mode

- 1. Immediate Addressing mode:
- Operand is specified in the instruction itself.
- ➤ In this type of addressing mode the source operand is a 8 bit or 16 bit data.
- > Destination operand can never be immediate data.

Example: MOV CX, 2000H

MOV CL, OAH

ADD CL, 45H


- 2. Register Addressing mode :
- > In this type of addressing mode both the operands are registers i.e. operands are specified through register.
- > Example: MOV CL, DL

XOR AX, BX

ADD AL, BL

3. Direct mode:

- ➤ In this type of addressing mode the effective address of the operand is directly given in the instruction as displacement (Offset Address).
- ➤ Example 1: MOV CL, [2000H]
- Moves data from location 2000H in the data segment into CL.
- The physical address is calculated as DS*10H + 2000H (offset address)
- Assume DS=5000H
- PA=5000+2000=52000
- CL [52000H]
- > Example 2 : MOV CX,[2000H]




4.Indirect Addressing mode:

Register Indirect Addressing mode: 1. Register Indirect Addressing Mode:
Ly Address of the operand is given wing a register offset Address Data SUNH] --- operand 0000 H Rule 784 5000 H 5001 H 564 SUUNH GPRS 344 5002 H MOV Bx, 5000 H 124 0034 MOV CL, (BX) + 197 Bx+2 5000 H CL DS [SOOH] 21 11 B×+3 FFEFH >DSX lout BX

4.Indirect Addressing mode:

II. Register Relative Addressing mode:




4.Indirect Addressing mode:

III. Base Indexed Addressing mode:

4.Indirect Addressing mode:

IV. Base Relative plus Indexed Addressing mode:

4: Implied Addressing mode



What is Assembler Directive?

- •Assembler directive is a statement/reserved-key-word to give direction to the assembler to perform task of the assembly process.
- •They indicate how an operand or a section of the program is to be processed by the assembler
- •It control the organization of the program and provide necessary information to the assembler to understand the assembly language programs to generate necessary machine codes
- •An assembler supports directives to define data, to organize segments to control procedure, to define macros.


- .MODEL: Defines memory model for the program
 - SMALL: Separate segments for code and data fits in one 64KB
 - MEDIUM: Multiple code greater than 64KB and Single data segment fits in one 64KB
 - LARGE: Multiple code and Multiple data segments greater than 64KB
- .DATA: To inform/ask the assembler to start/initialize the Data segment П.
- .CODE : To inform/ask the assembler to start/initialize the Code segment III.
- IV. .STACK: To inform/ask the assembler to start/initialize the Stack segment
- V. DB:
 - Define Byte a.
 - b. Define a byte type (8-bit) variable
 - Reserves specific amount of memory locations to each variable C.
 - d. Example:
 - LIST DB 7FH, 42H, 35H e.
- DW: VI.
 - **Define Word** a.
 - Define a word type (16-bit) variable b.
 - Reserves two consecutive memory locations to each variable C.
 - d. Example:
 - ALIST DW 6512H, 7251H, 4DE2H e.
 - Six consecutive memory locations are reserved for the variable ALIST and each 16-bit data specified in the statement is stored in two consecutive memory location.

VII SEGMENT, ENDS

SEGMENT: Used to indicate the beginning of a code/data/ stack/ extra segment

ENDS: Used to indicate the end of a code/

Example:



VII ASSUME

ASSUME: Informs the assembler the name of the program/ data segment that should be used for a specific segment.

Example:

ASSUME CS:CODE, DS:DATA Tells the assembler that the


instructions of the program are stored in the segment CODE and data are stored in the segment DATA


VIII	ORG: ORG (Origin) is used to assign the starting address (Effective address) for a program/ data in the segment		
	ORG 1000H: Informs the assembler that the stored in memory starting wi	ne statements following ORG 1000H should be th effective address 1000H	
IX	END: END is used to terminate a program; statement	ents after END will be ignored	
X	EVEN: Informs the assembler to store program/da	ata in the segment starting from an even address	
XI	PROC: Indicates the beginning of a procedure	Example :	
XII	ENDP: End of procedure	procname PROC NEAR/ FAR	
XIII	FAR: Intersegment call	Program statements of the procedure	
XIV	NEAR :Intrasegment call	Last statement of the RET procedure	
XV	AT: Instruct the assembler to start the segment at	procname ENDP	

User defined name of the procedure

.data AT 5000H ; This will start the data segment at 50000H

Example:





Data Transfer Instructions

OPCODE (MNEMONIC)	OPERAND	EXPLANATION	EXAMPLE
MOV	D, S	D = S	MOV AX, CX
PUSH	S	pushes S to the stack	PUSH DX
POP	D	pops the stack to D	POP AX
PUSHF	none	put flag registers into the stack	PUSHF
POPF	none	gets words from the stack to flag register	POPF
XCHG	D, S	exchanges contents of D and S	XCHG DX, AX
IN	D, S	copies a byte or word from S to D	IN AX, DX
OUT	D, S	copies a byte or word from S to D	OUT 05H, AL

Example:

```
MOV AL, CH; AL \leftarrow CH PUSH AX; SS:[SP-1] \leftarrow AH & SS:[SP-2] \leftarrow AL
```

MOV BL, [SI]; BL \leftarrow DS:[SI] POP DX; DL \leftarrow SS:[SP] & DH \leftarrow SS:[SP+1], [SP]=[SP-2]

```
IN AL, 80H; AL \leftarrow [80H] OUT 80H, AL; [80H] \leftarrow AL
```

IN AX, 80H; AL \leftarrow [80H] & AH \leftarrow [81H] OUT 80H, AX; [80H] \leftarrow AL & [81H] \leftarrow AH

IN AX, DX; AL \leftarrow [[DX]] & AH \leftarrow [[DX]+1] OUT DX, AX; [[DX]] \leftarrow AL & [[DX]+1] \leftarrow AH

Data Transfer Instructions

OPCODE	OPERAND	EXPLANATION	EXAMPLE
XLAT	none	AL=DS:[BX+AL]	XLAT
LAHF	none	loads AH with the lower byte of the flag register	LAHF
SAHF	none	stores AH register to lower byte of the flag register	SAHF
LEA	D, S	loads effective address of source to the destination	LEA BX, [SI+66H]
LDS	D, S	Loads destination as well as DS with 4-bytes pointed by source	LDS SI, [DI]
LES	D, S	Loads destination as well as ES with 4-bytes pointed by source	LES BX, [DI]

Arithmetic Instructions

OPCODE	OPERAND	EXPLANATION	EXAMPLE
ADD	D, S	D = D + S	ADD DH, CL
ADC	D, S	D = D + S + prev. carry	ADC AX, BX
SUB	D, S	D = D - S	SUB AX, BX
SBB	D, S	D = D - S - prev. carry	SBB DX, BX
CMP	D, S	compares D & S, affects the flag register only	CMP AL, DL
MUL	8-bit register	AX = AL * 8-bit reg.	MUL BH
MUL	16-bit register	DX:AX = AX * 16-bit reg.	MUL CX
IMUL	8 or 16 bit register	performs signed multiplication	IMUL CX

Arithmetic Instructions

OPCODE	OPERAND	EXPLANATION	EXAMPLE
DIV	8-bit register	AX = AX / 8-bit reg. ; AL = quotient ; AH = remainder	DIV BL
DIV	16-bit register	DX:AX / 16-bit reg. ; AX = quotient ; DX = remainder	DIV CX
IDIV	8 or 16 bit register	performs signed division	IDIV BL
INC	D	D = D + 1	INC AX
DEC	D	D = D - 1	DEC BL
CBW	none	converts byte in AL to a word in AX by sign extension	CBW
CWD	none	converts word in AX to a double word in DX:AX by sign extension Suvarna Bhat	CWD

Arithmetic Instructions

OPCODE OPERAND NEG D	D = 2's compliment of D	EXAMPLE NEG AL
NEG D	D = 2's compliment of D	NEG AL
DAA none	decimal adjust accumulator after addition	DAA
DAS none	decimal adjust accumulator after subtraction	DAS
AAA none	ASCII adjust accumulator after addition	AAA
AAS none	ASCII adjust accumulator after subtraction	AAS
AAM none	ASCII adjust accumulator after multiplication	AAM
AAD none	ASCII adjust accumulator before division	AAD

Logic Instructions

OPCODE	OPERAND	EXPLANATION	EXAMPLE
AND	D, S	D = D AND S	AND AX, CX
OR	D, S	D = D OR S	OR AX, BX
NOT	D	D = NOT of D	NOT AL
XOR	D, S	D = D XOR S	XOR AL, BL
TEST	D, S	performs bit-wise AND operation and affects the flag register only	TEST AX, 8000H
SHR	D, 1 or CL	shifts each bit in D to the right by 1 or CL times and o is stored at MSB position	SHR AL, 01H
SHL/SAL	D, 1 or CL	shifts each bit in D to the left by 1 or CL times and o is stored at LSB position	SHL AX, CL
		C	

Logic Instructions

OPCODE	OPERAND	EXPLANATION	EXAMPLE
SAR	D, 1 or CL	shifts each bit in D to the right by 1 or CL times and copies current MSB bit to lower MSBs	SAR AL, 01H
ROR	D, 1 or CL	rotates all bits in D to the right by 1 or CL times	ROR BL, CL
ROL	D, 1 or CL	rotates all bits in D to the left by 1 or CL times	ROL BX, 01H
RCR	D, 1 or CL	rotates all bits in D to the right along with carry flag by 1 or CL times	RCR BL, CL
RCL	D, 1 or CL	rotates all bits in D to the left along with carry flag by 1 or CL times	RCL BX, 01H