

MINUTE PAPER

INTEL 80386 OH MICROPROCESSOR





BYTE PREFETCH QUEUE.

SINGLE ACCESSS

NEED FOR INSTRUCTION THEN THE CODE

PREFETCH UNIT FETCHES THAT INSTRUCTION FROM THE MEMORY AND STORES IT IN A 16-

▶ THIS UNIT FETCHES ONE DOUBLE WORD (32 BITS)

CODE

PREFETCHOUEUE

UNIT

► THIS UNIT DECODES THE INSTRUCTIONS STORED IN THE PREFETCH QUEUE.

INSTRUCTION DECODE UNIT

THE INSTRUCTION DECODE UNIT TAKES THE INSTRUCTION BYTES FROM THE CODE PREFETCH QUEUE AND TRANSLATES THEM INTO MICROCODE.

THE DECODED INSTRUCTION ARE THEN STORED IN THE INSTRUCTION QUEUE. THEY ARE PASSED TO CONTROL SECTION FOR DERIVING THE NECESSARY CONTROL SIGNALS

EXECUTION

INSTRUCTIONS ARE THESEPROVIDEDTO THE $U\mathcal{N}I\mathcal{T}$ ORDEREXECUTE EXECUTION $I\mathcal{N}$ TOINSTRUCTIONS. THE CONTROL $U\mathcal{N}I\mathcal{T}$ CONTAINSMICROCODE AND PARALLEL HARDWARE FOR FAST MULTIPLY, DIVIDE, AND $\mathcal{E}\mathcal{F}\mathcal{F}\mathcal{E}\mathcal{C}\mathcal{T}I\mathcal{V}\mathcal{E}$ ADDRESSCALCULATION.

THIS UNIT HAS A 32-BIT ALU, THAT PERFORMS THE OPERATION OVER 32-BIT DATA IN ONE CYCLE. ALSO, IT CONSISTS OF 8 GENERAL PURPOSE AS WELL AS 8 SPECIAL PURPOSE REGISTERS. THESE ARE USED FOR DATA HANDLING AND CALCULATION OF OFFSET ADDRESS.

Segmentation Unit

MEMEORY MANAGEMENT UNIT

- THE SEGMENTATION UNIT OFFERS A PROTECTION MECHANISM IN ORDER TO PROTECT THE CODE OR DATA PRESENT IN THE MEMORY FROM APPLICATION PROGRAMS.
- IT GIVES 4 LEVEL PROTECTION TO THE DATA OR CODE PRESENT IN THE MEMORY.
- EVERY INFORMATION IN THE MEMORY IS ASSIGNED A PRIVILEGE LEVEL FROM PLO TO PL3. HERE, PLO HOLDS THE HIGHEST PRIORITY AND PL3 HOLDS THE LOWEST PRIORITY.

Paging Unit

PAGING IS A FUNCTION OF MEMORY MANAGEMENT WHERE A COMPUTER WILL STORE AND RETRIEVE DATA FROM A DEVICE'S SECONDARY STORAGE TO THE PRIMARY STORAGE..

1.CR0 (CONTROL REGISTER 0): THIS REGISTER CONTROLS VARIOUS SYSTEM OPERATIONS 2.CR1 (CONTROL REGISTER 1): THIS REGISTER IS RESERVED AND NOT USED BY THE 3.CR2 (CONTROL REGISTER 2): THIS REGISTER IS USED FOR DEBUGGING PURPOSES. IT CR3 (CONTROL REGISTER 3): THIS REGISTER IS USED TO SPECIFY THE BASE ADDRESS OF CONTAINS THE PAGE TABLES FOR THE CURRENTLY EXECUTING PROCESS VM can only be enabled in protected mode by VM flag bit set to 1. ■ VM86 mode uses a segmentation scheme identical to that of real mode (for VIRTUAL compatibility reasons), which creates 20bit linear addresses in the same manner MODE as 20-bit physical addresses are created created by in real mode, but are subject to protected mode's memory paging mechanism **Sukant Thombare** ■ All features of 80386 is enabled here. ☐ 32 bits of operations & 32 bits of Shantanu Lagvankar extended GPRs. ☐ 32 bit of Flag register is available **PROTECTION** Mayank Fulzele PA is calculated by paging , MODE segmentation. All 4 control register available. ■ Max seg size= 4GB as per 32 bit offset register 80386 works similar to 8086. ☐ 16 bit of operations and 16 bit GPRs Only 8086 flags are available. ☐ PA=Segment Register*10H+Offset RegREAL MODE ■ No Paging , Protection & Multitasking No control register available. ☐ Max seg size=64 KB as per 16 bits of offset register.

EDX, ESP, EBP, ESI, AND EDI.

STATUS FLAG

SF (SIGN FLAG)

General

purpose Register

EFLAGS

Control

THE LOWER 16-BITS OF EACH OF THE GENERAL PURPOSE REGISTER CAN BE ACCESSED

THESE 16-BIT REGISTERS ARE ACCESSED AS AX, BX, CX, DX, SP, BP, SI, AND, DI

* CONROLFLAG

DF (DIRECTION)

❖ SYSTEM FLAG

IOPL (1/0 PRIVILEGE LEVEL)