\* Accessing To delices [A single bus annels all pureuox, me \* Single - bus structure Hemoly Placesson Bus To dedices The desires. A bus is formed through set of lines (data line, Control line, A bus is a communication system that transfers data between components inside a computer, or between computer [ ada bus, addless bus, control bus] The bus enables all the dedices connected to it to exchange information. Each I lodevices has assigned to a unique set of address. When the process or places a particular address on the address lines, the delice that recognizes this address sesponds to the commands issued on the controllings. The processor requests either a read or write operation, and the requested tota are transferred over the data lines. When I lode lives and the memory share the same address space, the aurangement is called

memorn - mapped 210.

Adde en lin es (undirectional) oata lines Bidirectional Data and Addies Status register decoder Circuits interface. . Input delice. · Addies decodes Enables the dedices to recognize it's address when this address appears on the address line. · Data Register Holds the data to being transfered to or from the Processos. · Status register Contains information reledant to the greation of the Ilo delices. \* Note: Both the data and status & register are connected to the data bus and assigned unique addresses

with momory mapped 510, any machine instruction that Can access momory can be used to transfer date to or from an I to dedice

Ilo interface for an input delice

The desires operate at speeds that are lastly different from that of the processor. ( The delices are comparatively slow) An instruction that reads a character from the keyboard should be executed only when a character is ascillable in the input buffer of the hespoard interface. Also, we must make sure that an input character is read only once. For an input derlicer such as a keyboard of Status blag, SIN, is included for the interface Circuit as part of the status register. This flag is set to 'I' when a character is entered at the heyboard and deared to 'o' once this character is read by the processor. Hence by checking the SIN flag, the software can ensure that it is always reading dalid data. This is often accomplished in a program loop that repeatedly reads the status register and cheeks the State of SIN. When SIN becomes equal to 1, the program reads the input data register. A similar procedure can be used to Control output operation using an output status

checks a Status flag to achieve the required synchronization between the processor and an input or output dedice.

There are 2 other commonly used mechanisms for implementing I to Operations.

i) Interrupts

ii) Direct memory access (DMA)

Program Controlled To, in which the processor repeatedly

Syncheonization is achieved by having the I/o device send a special signal called intersupts, over the buy whenever it is ready for a data transfer operation.

Atteast one of the bus control lines, called an interruptrequest line, is usually dedicated for this purpose.

Since the processes is no longer required to continuously check the status of external devices, it can use the westing period to perform other useful functions. The soutine executed in serponse to an interrupt request is called the interrupt-service soutine.

Transfer of control through the use of interrupt Program 2

Brogram 1 PRING Loutine. COMPUTE Loutine

Assume that an interrupt request arrives during execution of instruction is in abode figure. The

Processos first completes execution of instruction i. Then it loads the program counter with the address of

the first instruction of the interest-service soutine, single the process on has to come back to instruction ity. Thuefore, when an interrupt occurs, the current

contents of the pc, which print to instruction it, must

be put in temporary storage in a known location. A setum from interrupt: Instruction at the end of the interrupt - service routine reloads the PC from that demporary storage location, (ausing execution & resume at instruction it.

The interrupt service contine may not have anything in Common with the program being executed at the time the interrupt request is received. In fact, the two programs Often belong to different uses. Therefore, before starting

execution of the interrupt - service routine, any information That may be affected during the execution of that location must be sailed This information must be restored before

execution of the interrupted program is resumed. The information that needs to be saved and restored typically includes the condition code flags and the contents a any registers used by both the interrupted program and the interupt - Service eoutine.

Pipelining - Faster execution of instruction - when ever it's free, other process can execute.

(pocesson). 2. Read registers, instruction decode (Instruction Decode) \* MIRS (5 Stages).
1. Instruction Fetch (FF)

3. execute (Alu operation > performed) (Execute) Ex 5. Result stored in memory. (Memory Access) HE

5. Write result in memory (write Back) LB Fig 4.34

ed instructionCon or Felch Society from light

I when a hardware is not along	
· Shudual hazard [weiting as hardware is not adailable]	Processon
-1 larged lake in addition of	
bypaining technique used	
After execution part overling	Disk DMA
pala g	
· Control has aid	pish bis
m: 1/200 1 1 1 1 1 1 1 1 1 1 1 1	
waited, after installing stall).	
. 0	* Bus Arbit
Sth module  Sth. module  Sext-clauseon	
Fixed Memory Meters fext-clouseon.	way be * Centralise
Processor Reading across the bollow with home Controllows	Dur Sur
processor can do other tasks while DMA Conhollerper ong	Processon
del processor can do other tasks access)  But reading (Laye memory do not have to spent all	
Que de not have to spent all	22/11/
time for harm	=7 high
a doller	=> Bu-Bus
Processos start address to DMA conholler once DNA finished tasky	1
^	To che
Store the (went willy , gives on interrupt talk has been glished.	· Rotating prio
Shops the (ment withing gives on interrupt to task has been glished.  Proceed (goe, to blocked state) Gilling the task has been glished.	TO COLL TIME
· Blacked data - waiting for some data. (To reduce id!	* Dishibute
previously bladed date goes to surving State.	V 15.00
state.	7 1
· status register (B2-bit) (Box DMA controlle)	
Steelash 1 1 1 Dane	•
IRA. 1 DIA COMMICA	
Request) IE 0->R (task somple in)	
con only Read / water	
oma Conholle Con equest for	
on interrupt.	

BLIDMA Printer heyboard controller 1000 m only one system bish Network interfore => 2/ OMA com to 1/ U Lequest 101 4 whom to give the processon. , Albitration entralised Bus arbitration. Brssy Bus Request Controllines. ncesson AMO DMA 1-209 vert By controlled controller 2 ومربع Thigh priority DMA controller get the processor first Here DMA contriber indicates the Bus greated the processor for pres impoller 1 Bu - Bus Grant Signal To check whether bus is buy buy or not -> Bus Buy line. aling priority -> Once a bus is executed the priority changes. 0111 Dishibuted Bus Arbitation B (0110) 10111 ARB3 ARB 2 ,0110 ARBI LSB start arbitation.

> Interface circuit for dedice A.

main

DMA

morrery

Tystembus.

128 blocks, each black halo 16 words, 15 bit address able. Salutores Module-5 [ paraller. 0-) (ent? · (ache - Interven processor and memory 16 words => 24 => 4 bits. (register) - bastest memory. 121 blocks => 27 => 7 bits Frequenty/secretly used duta are stored in Cacho lemaining 4+7=11, 16-11=5bit. of shocking returned code Tag black word and the 1. Temporal (time related) (loop date) · Spatial (Space related)

· Spatial (Space related)

· Cache hit - while hit. 2. Spatial (Space related) 00011 0000111 0313 · Else <u>Cache miss</u> (data not in (ache memory).

- road miss

- write miss

+ (ache mapping techniques \* Direct Mapping Q. Consider a direct mapped cache of Size 16 kB, with block Size 256 bytes the size of main memory is 128 kB. Decides where do place the data in the memory (location) i) Find the no. of bits in tag. which data to be replaced it (ache is fullblock size = 256 bytes = 28 => 8 bits for word ii) lag directory size. Cache Replacement algorithm is used. Main memory lize = 128 kB => cache lize 210 x2 = 217

Main memory lize = 128 kB => Cache lize 210 x2 = 128 · Main memory will be divided into blocks 1 Langu moming Cache memory size = 16kB . Cache will also be distided into blocks. No. of blocks = Cache Size = 16kB = 256 End many (divided as some no. of blocks with same size) - Same block size-Tag = 17 - (6 + 8) = 3 bits. \* Mapping techniques Direct Happing Tag directors No. of blocks X3 Sifted is some - Associative = 5 e x3 = et 12 = 165 Pips ) = 8 required date is in tache - Set Associative cache (rache hit). 17=129

=> 216 memocy 64k ~ emos

= 2 6 blocks

16 bit added

a. Consider a machine with a byte address able main money of 216 bytes and block size of 8 bytes. Assume that a direct mapped cache Consisting of 32 lines used will this machine. How many bits will be there in tag line/by and word field, [block/line] of format of main many addresses. ans): Hain memory size = 216 bytes (word) block size = 8 bytes => 23 Rag block used No. a blocks/lines = 32 a. Consider a girect wabbeg cache of zisc 215 proper and with block size IkB. There are 7 bits in the tag on it will Find i) The size of main memory Find i) the size of manning directory.

1i) find the size of tag directory.

ans): Cache memory size = 512 kB 19 7 9 10

Block size = 1 kB

Block size = 1 kB No. of bits in tag = 7 14B= 210 No. 9 block/lines = Cache Size = 219 = 20 1 MB = 2 30 1018 = 530 i) Main memory Size = 7+9+10= 2 26 = 26x 2 20=648 of 2 powers. ii) lag directory = No. of block lines x No. of bits in) = 29 x7 = 512 x7 bits 26=64 = 512x7 bytes

= 26 x7 = 64 x7 = 448 Byles

Cache controller maintains the tag information for each cache block comprising of the following:

1 is related bit and I modified bit as many block as the minimum needed to identify the memory block mapped in the cache. What is the tatal size of mapped in the cache. What is the tatal size of memory needed at the cache controller to store metal memory needed at the cache controller to store metal and the land in the deachese

Mo. Ilines - Cache zise = 313 = 38

date (tags) for the & cachinge

and (tags) for the & cachinge

log directory: 29 x 19+2 256, School & Set Associative mapping. a. Consider a two way set associative mapped cache of size and 16kB with - one block is dishided block size with block size 256 by les the size of main memory 128 kB. into n way sets. Find i) No. of bits in tags ji) and tag directory size i) plock 2: 5 = 526 pla => 58 => n blocks - 1 Set main memory 8,720 = 1668- 128 = 217 >2 blocks - 1 sel (2 way set Cache Size = 16hB= ausociatile ii) (ag directory = No. 9 blocks X Tag bit. (2 way).

= 25 X 4 = 28 5c × 2 = 58

d. Consider a 4-way set associative mapped cache with blocksize 4kB, the size of main memory is 16kB, and there are labits in the flag find the size of (ache memory and tag directory size.

Blocksize = 4kB = 210 x 2² = 2²² 10 12 12

Tag bits = 10 Tag set word

16kB = 230 / Size of main memory = 16kB = 34

Hain m

Alo. of blocks = Cache size

Alo. of blocks = text

12 x 4 = 2²² x 2² = 2²4

Lyquoy set about at 10 12 12

Lyquoy set about at 10 12 12

Lyquoy set about at 10 12 12

 $\frac{3^{15} \times 5}{3^{15} \times 5}$   $\frac{3^{15} \times 5}{3^{2} \times 5}$ 

(2. Consider a 8- way set associative mapped (ache the fire of tache memory is 512 kB, and there are 10 bits of in the tag. Find the size of main memory. 16 Cache memory size = 512 kB tag set word => 29 x 210=>219 No. of bits in tag = 10. Cache Size = No. By Sets X 8 X block Size. = 2 x + 2 3 + 2 4 219 = 23+x+y 3+x+y=19 x+y=16 Main memoy size = 226 => 220x 26 = 26 kB = 64 KB