


28/10/2023
Saturday

1st
Exam
Every
day.

* 5 Classic components of a computer



- Input - To input data
- Output - To output the result.
- Memory - Main memory.
 - RAM (volatile memory)
 - ROM (non volatile permanent)

Large programs are saved on hard disk (secondary memory).


1. Input - Accept data or instruction as input eg: keyboard, mouse
2. Output - This gives result in the form of output eg: Monitor, speaker
3. Memory
4. Data path
5. Control.

• Memory

⇒ The storage area in which programs are kept when they are running and that contains the data needed by the running programs.

⇒ Volatile memory devices: DRAM, SRAM.

⇒ Permanent storage: Magnetic disk, Optical disk etc.



- Datapath - The component of the processor that performs arithmetic operations.
- Control - The component of the processor that commands the datapath, memory and I/O devices according to the instruction of the program.

* Performance of a Computer

21/10/2023
Thursday

• Response time: Also called execution time.

The time between the start and the completion of a task.

• Throughput: Another measure of performance, Bandwidth

It is the number of tasks completed per unit time.

* Do the following changes to a computer system increase throughput, decrease response time, or both?

1. Replacing the processor in a computer with a faster version.
 - Throughput increases.
 - Response time decreases.
2. Adding additional processor to a system that uses multiple processor for separate tasks - For example searching the web.
 - Throughput increases,
 - Response time remains the same.

⇒ Decreasing response time almost always improves throughput.
(time taken for executing a task)

* Performance

To maximize performance, we want to minimize response time / execution time.

$$\text{Performance}_x = \frac{1}{\text{Execution time}_x}$$

Performance is inversely proportional to execution time

• This means, for 2 computers X and Y.

If the performance of X is greater than that of Y, then the execution time on Y is longer than X, i.e., X is faster than Y.

$$\text{Performance}_x > \text{Performance}_y$$

$$\frac{1}{\text{Execution time}_x} > \frac{1}{\text{Execution time}_y}$$

$$\text{Execution time}_y > \text{Execution time}_x$$

"X is n times faster than Y"

$$\frac{\text{Performance}_x}{\text{Performance}_y} = \frac{\text{Execution time}_y}{\text{Execution time}_x} = n$$

* Measuring performance.

• Program execution time is measured in seconds per Program.

• CPU execution time / Simply CPU time,

the time the CPU spends to compute for this task and does not include time spent to waiting for I/O or running other programs.

⇒ The time CPU spends for computing a task (without including the waiting time for I/O).

* CPU time.

Two types:

• User CPU time - The CPU time spent in a program itself.

• System CPU time - The CPU time spent in the OS performing tasks on behalf of the program.

⇒ CPU performance and its Factors.

$$\text{CPU execution time for a program} = \frac{\text{CPU clock cycle for a program}}{\text{clock cycle time}}$$

⇒ Clock rate and clock cycle time are inverse,

$$\text{CPU execution time for a program} = \frac{\text{CPU clock cycles for a program}}{\text{Clock rate}}$$

* Instruction Performance.

$$\text{CPU clock cycles for a program} = \text{Instruction cycles per instruction} \times \text{Average clock cycles per instruction}$$

- clock cycle per instruction - Average number of clock cycles each instructions takes to execute.

(Since different instruction may take different amounts of time, CPI is an average of all the instruction executed).

* The classic CPU performance Equation.

$$\text{CPU time} = \text{Instruction count} \times \text{CPI} \times \text{clock cycle time}$$

⇒ Since clock rate is inverse of clock cycle time.

$$\text{CPU time} = \frac{\text{Instruction count} \times \text{CPI}}{\text{clock rate}}$$

response time = clock time - total time, including data access, memory access, I/O activities, etc. overhead.

Q. Comparing code segments.

A Compiler designer is trying to decide between two code sequences for a particular computer. The hardware designers have supplied the following facts.

	A	B	C
CPI	1	2	3

CPI for each instruction class.

For a particular high-level language statement, the compiler writer is considering two code sequence that require the following instruction counts:

Code sequence	A	B	C
1	2	1	2
2	4	1	1

Which code sequence executes the most instruction?

Which will be faster, CPI for each sequence.

ans): Sequence 1 executes: $2+1+2=5$ instruction

Sequence 2 executes: $4+1+1=6$ instruction.

$$\text{CPU clock cycles} = \sum_{i=1}^n (\text{CPI}_i \times C_i)$$

$$\text{CPU clock cycles}_1 = (2 \times 1) + (1 \times 2) + (2 \times 3) = 2 + 2 + 6 = 10 \text{ cycles}$$

$$\text{CPU clock cycles}_2 = (4 \times 1) + (1 \times 2) + (1 \times 3) = 4 + 2 + 3 = 9 \text{ cycles.}$$

$$\text{CPI} = \frac{\text{CPU clock cycles}}{\text{Instruction Count}} \quad \text{CPI}_1 = \frac{10}{5} = 2.0$$

$$\text{CPI}_2 = \frac{9}{6} = 1.5$$


4/1/2023
 Instruction set architecture (ISA)
 - Language (instruction)
 - to execute compiled (Assembly level)
 Assembler → Machine code
 Machine dependent → Assembler
 ⇒ Interface between hardware & software.

Classification: (based on the internal storage).


1. Single accumulator organization (figure, explanation, eg: $A+B$, Load A, Store → Store memory)
2. General register organization (Load Store).
 • Register - register (Load Store)
 • Register - memory
 • Memory - memory
 • Accumulator - General purpose register.

3. Stack organization.
 one operand in register, one in memory.
 (Loaded operand from memory to register)
 Load R_1, A (register operand)
 Add R_3, R_1, B (store) (memory operand)
 (No need to load operand as it is Register-memory)
 Store R_3, C (stored in memory)

1) Single accumulator organization
 - one operand from accumulator
 - one operand from memory.
 Load A (Load data from memory)
 Add B (Add data from accumulator & data from memory)
 Store C (The result is stored from accumulator to memory)




2) General register organization
 ⇒ Register - Register organization.
 - two operands are in register.




Load R_1, A (data/operand A is loaded from memory to Register R_1).
 Load R_3, B
 Add R_3, R_1, R_2 (Values in R_1 and R_2 is added and stored in Register R_3).
 Store R_3, C (R_3 value is stored in memory).

⇒ Register - Memory.
 Load R_1, A (one operand from register, one from memory)
 Add R_3, R_1, B
 Store R_3, C (value/result from R_3 (register) is stored to memory C)




⇒ Memory - memory.
 2 operands are taken from memory.

3) Stack organization
 2 operands are in stack.
 Top (Top of stack)



Push A
 Push B
 Add
 Pop C
 (The result is stored from accumulator to memory)



2/11/2023
Wednesday Q. If computer A runs a program in 10 seconds and computer B runs the same program in 15 seconds. How much faster is A than B.

$$\text{ans): } \frac{\text{Execution time of B}}{\text{Execution time of A}} = \frac{15}{10} = \underline{1.5}$$

\Rightarrow Computer A is 1.5 times faster than computer B.

Q. Computer C's performance is 4 times as fast as the performance of computer B, which runs a given application in 28 seconds. How long will computer C take to run that application.

$$\text{ans): } \frac{\text{Execution time of B}}{\text{Execution time of C}} = 4$$

$$\frac{28}{C} = 4 \quad C = \frac{28}{4} = \underline{7 \text{ seconds.}}$$

Q. Our favorite program runs in 10 seconds on computer A which has a 2 Giga hertz clock. We are trying to help a computer designer build a computer B, which will run this program in 6 seconds.

The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate

should be told the designer to target.

$$\text{ans): } \text{CPU time} = \frac{\text{CPU clock cycles}}{\text{clock rate}} \quad \begin{array}{l} 2 \text{ Giga hertz} \\ = 2 \times 10^9 \text{ hertz} \end{array}$$

$$\text{clock rate A} = 2 \times 10^9 \text{ Hz.}$$

$$\text{CPU time}_A = 10 \text{ seconds.}$$

$$\text{CPU time} = \frac{\text{CPU clock cycles}}{\text{clock rate}}, \quad \text{CPU clock cycle}_A = 10 \times 2 \times 10^9 = 20 \times 10^9$$

$$\begin{aligned} \text{CPU clock cycle}_B &= 1.2 \times \text{clock cycle}_A \\ &= 1.2 \times 20 \times 10^9 = \underline{24 \times 10^9} \end{aligned}$$

$$\text{CPU time}_B = \frac{\text{CPU clock cycle}_B}{\text{clock rate}_B} =$$

$$\text{clock rate}_B = \frac{24 \times 10^9}{6} = \underline{4 \times 10^9 \text{ Hz}} = \underline{4 \text{ GHz}}$$

9/10/2023
Thursday

Q. Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 250 ps and CPI of 2.0 for some programs and computer B has a clock cycle time of 500 ps and CPI of 1.2 for the same program, which computer is faster for the program and by how much.

$$\text{No. of clock cycles} = \text{CPI} \times \text{Total no. of instructions.}$$

$$= \text{CPI} \times I$$

$$\text{CPU clock cycle}_A = 250 \text{ ps}$$

CPU clock cycle B = $1.2 \times I$.

CPU time = $\frac{\text{CPU clock cycle A}}{\text{clock rate A.}}$ (Clock rate not given)

CPU time A = CPU clock cycle A \times clock cycle time A
 $= 2 \times I \times 250 \text{ PS}$
 $= \underline{\underline{500 \text{ IPS}}}$

CPU time B = CPU clock cycle B \times clock cycle time B
 $= 1.2 \times I \times 500$
 $= \underline{\underline{600 \text{ IPS}}}$

A is faster by $\frac{500}{600} \cdot \frac{600}{500} = \frac{5}{5} = \underline{\underline{1.2 \text{ IPS}}}$
 that computer B.

★ Addressing Memory ^{MSB} ^{LSB}
 - Little Endian "55555555" (address)
 - Big Endian

⇒ Aligned
 ⇒ Misaligned

10/11/2023
 Friday

Module - 4

★ A basic MIPS Implementation

- Memory reference instruction
- Arithmetic - logic instruction / R-type
- Branch equal and jump (without condition)
- Control instruction.

only if (condition based jump operation) true.

R-type ⇒ fetch instruction from memory
 take address from program counter
 $R_1, R_2, R_3 \mid R_1 \leftarrow R_2 + R_3$
 (write) (Read) write data

Load - Memory to register
 Store - register to memory

★ Data Path

* state element → Memory / registers.

i) PC address incremented by 4 (to move to next instruction).
 (First Add operation)

ii) Branch instruction (Second add operation)

• Combinational element - operational element
 eg: ALU or gate


- state element - Memory element.
- edge triggered clocking - A clocking scheme (positive, negative)
- Control signal - selecting multiplexer, to control all operation
- Asserted - logically high or true
- Deasserted - logically low or false

[2 state elements and 1 adder]


⇒ ALU control signals. (blue line)

0000 AND
 0001 OR
 ...

(based on the control signal ALU decides which operation is to be performed)



• branch target address - 16 bits
address + offset \rightarrow PC.
Updated address of PC.






16/11/2023
Thursday


*** ALU control lines (blue lines).**

(Arithmetic & Logic operations)

0000	AND
0001	OR
0010	add
0110	Subtract



*** Datapath of R-type Load/Store Branch**



*** Jump Instruction**

- upper 4 bits of the current PC + 4
- 26-bit immediate
- the bits 00

26 + 4 + 2 = 32

Jump = 2

shift left 2

*** Notes:**

A Basic MIPS Implementation

Core MIPS instruction set:

- The memory-reference instruction load word (lw) and store word (sw):
 - The arithmetic-logical instruction add, sub, AND, OR and slt. (R-type instruction)
 - The instruction branch equal (beq) and jump (j), which we add last. (branch)
- Condition based jump (true, jump, initial part)
- Condition equal \rightarrow Branch instruction
- without any condition \rightarrow jump
- Fetch instruction from memory.
 - PC [register] - Address of next instruction to be executed (add)
 - so from PC fetch the instruction in that particular memory
 - Send the program counter (PC) to the memory that contains the code and fetch the instruction from that memory.
 - Fetch the instruction (from memory - by using the memory address from PC)

- FIGURES -

\Rightarrow 4.3 Building a Datapath.

Figure 4.9

\Rightarrow 256 page

branch control logic

how to calculate branch

\Rightarrow 259 page

Datapath for R-type & memory instruction

\rightarrow 262 page

\Rightarrow Overall structure.

Figure 4.10

Page 265

2. Read one or two registers using fields in instruction to select the registers to read.

For the load word (lw) instruction, we need to read only one register, but most other instructions require reading two registers.

Eg. If instruction is to perform Arithmetic operation. Both operands may be in register, 1 in register & 1 in memory.

⇒ These 2 steps are identical for all instructions.

Other steps are based on the instruction class.

- For arithmetic operation - ALU required. (ALU used for all instructions)
- Memory reference - ALU required because address calculation is needed.
- Branch instruction - ALU required ⇒ Jump equal for comparison operation.

After using the ALU, the actions required to complete various instruction differs.

- A memory-reference instruction will need to access the memory either to read data for a load or write data for a store.


- For ALU instruction, the result based on the operation performed (add, multiplication etc...) output from ALU → Store to register / Store to memory } write.

- For Branch instruction → Decision for next instruction result of comparison → if jump → address will be changed.

1 word = 32 bit

4 byte
(PC+4) → to move for next instruction

moves to next address (based on the word size) ← if not jump




- Program Counter - holds address of the next instruction to be executed. From that address, instruction is fetched.

- Instruction memory - Memory where the instruction is stored (saved)


- Adder - used for address calculation etc...

⇒ Datapath used for fetching instructions and incrementing the PC.



⇒ From PC the address of next instruction will be taken. From that address the instruction is taken. ⇒ That instruction is stored in the instruction memory. ⇒ For next instruction PC incremented as → the current value of PC + 4

⇒ Datapath for the memory instruction and the R-type instructions (Register based ALU operation)



R-type ⇒ add \$R1, \$R2, \$R3

Stored in R1, R2 & R3 (added)

Read R2, Read R3, Write R1, Write data

PC: PC + 4