
28/10/2025

\$ 5 Classic components of a computer

Elignes .



- · Input To input data
- · Output To output the result. plin (00)
- · Memory Main memory . RAM (Notatile memory)

 Large programs are sold (kon permanent)

on hard disk (secondary)

- 1. Input Accept data or instruction as input & they board, they 2 output - This gives essult in the born of output . Eg: Monitor, speaker
- 3. Nemory 4. bata path
- 5. Control.
- · Memory

=> The storage area in which Programs are hept when they are sunning and that contains the data needed by the Lunning Programs.

=> volatile memory devices: DRAM, SRAM.

=> Permanents brage: Hagnetic dish, Optical dush et.

Input source keyboard warre Remaiable

Main memory CAM Physical RAM Vistal Memory Rom/ Remorable School strage davice type 8105 beries detroples intende that . Datepath - The component of the processes that performs with metic operations.

· Londol - The component of the processor that commands the datapath, memory and I/o delices according to the instruction of the program.

Performance of a computer

· Response time . Also called execution time.

The time between the start and the completion of a tash.

· Throughput: Another measure of performance, Bandwidth

It is the number of tasks completed per unot time.

of the following changes to a computer system increases thoughput, decrease response time for both?

1. Replacing the processor in a computer with a faster

Response time decreases . Response time decreases system that uses 2. Adding additional process or to a system that uses multiple process or for separate tasks - For example Searching the web. Though put necesses, Response time semains the same

(time later for executing a throughput.

Execution time y

Execution timex

Performance x

Performance y

A Measuing performance.

· Program execution time is measured in seconds per

· epu execution time | Simply CPU time,

the time the CPU spends to compute for this task and does not include time spent to waiting for Ilo or turning other programs.

=> The time (pu spends for computing a task (without including the working time for I(0)

t CPU time.

: coopy oas.

- · Uses (putting The cpu time spent in a program
 - · System CPU time The CPU time spent in the OS

 Performing tasks on behalf of the program
- > CPU performance and its Factors.

for a program = for a program X clock cycle time.

=> Clock late and dach cycle time are inverse,

(Pu execution time = (Pu clock Cycles for a program for a program (lock cate.

Instruction Performance.

The clock Instruction of Alexage class acces, memory instruction overheard.

Clock cycle per instruction - Alexage number of clock.

· clock cycle per instruction - A leage number of dock (pr) cycles each instruction talog to execute.

(Since different instruction may take different amounts of time, (PI is an average of all the instruction executed).

* Reclassic (pu performance Equation.

Cpu time = Instruction x CPI x dock cycle time.

=> since doch sate is inverse of clock cycle time:

CPU time: Enshuction count X (PI)

Clack rate.

for executioning operated system for the for the for the system.

Q. Compaing to de sogments:

A Compiler designer is higher to decide between two tode sequences for a particular computer. The hardware designers hade Supplied the following facts.

A B C (PI for each instruction class.

For a particular high-led language statement, the compiler writer is considering two cide sequence that require; the following instruction curts:

| N | ade sequence | . A. | B | 1.0 | |
|---|--------------|------|-------|-----|----|
| | 1. (2.12.1 | 2 | 1 1 | 2 | |
| | 2 | 400 | 30000 | 120 | 6. |

which code sequence executes the most instruction? which will be faster, CPI for each sequence.

ans): Sequence l'executés. 2+1+2=5 instruction . sequence 2 executes 4+1+12=6 instruction.

CPU dach cycles: = (2x1)+(1x2)+(2x3)= 2+2+6=10 cycles.
CPU clack cycles 2=(1x1)+(1x2)+(1x3)=4+2+3=9 cycles.

CPI =
$$\frac{\text{(PV clock cycles)}}{\text{Traduction Count}}$$
 $\frac{\text{(PI)}_1 = \frac{10}{5} = \frac{2.0}{1.5}}{\text{CPI}_2 = \frac{9}{6} = 1.5}$

=> Load - apyl). & madellow set authoriture. (JSA) 3) (voising solistor audouisagion operand (my) dosgister 1/4) - (language (in twetton) - to execute sampled (Assembly level) Assemble - Machine Gode. . Nachine dependent -> Assembles => Interface between hardware & software. in * classification: (based on the internal storage). 1. Single accumulator Organization (figue, explanation, 2. Creneral register organization. 2 Could A the Land NARLY Shreets organization. 2 Loud A Shreets Shreets. Add B Markets register. Register - Nemory - Memory - Memo · Accumulator - Creneral purpose register. 3. Stack organization. One operand in regulte one in mamore (Loaded operand Load R, A (register operand) from memory to Add R3, R1, B (monory) operand (Alo need to load Store 'R3, C. operand on it is (Stored & momory) Regista-monsey) 1) Single accumulator Organization - one operand from accumulator - one operand from memory. Load A (Load data from memory) Add B (Add dala from acumulator & Store c dala from memory)
and stored in Register (The regard its stored from accumulator to

=> Register - Register organization. - two operands are in seguister. Homosy Load R., A (data/operand A Tr. Louded from mornory to Register Load R2, B Add R3, R1, R2 (values in R1 and Rs is added and Stored in Register Rz) Store R3, C. (R3 value is stored in memory). => Register- Memory.

Pucceyin

(one operated from register, one from memory) Load RI, A (value / sexult from R3 (registe) is stored to Add R3, R1, B

=> Memory-memory. 2 operands are taken from memory. 3) stack organization

2 operands are in stack. 765 (46p of stack)

Push A

Push B

B

Poc c (los secult)

Add

Add R4, loo(R1), litch tom

R4 = S+7=12 611/202 of Different features that need to be Considered. i) Types of instructions.

Data transfer (lead, store)

Register -> more processors (store) Regs[R4] + Regs[R4] + Mem[100 + Rays[R1]] 1) Register indirect. (authorition). Data manipulation addition

Timp instruction. Program sequence & Authorition, muldiv, inc. day

and output. clear, carry (operation)

Therefore the control of the control Add R4, (R1) - 19/1000 (eladata tom nomely) Regs [Ri] < Regs (Ri) + memory [Regs[Ri] + memory] Entral from a currently => interrept - transfer of program 5) Indexed Add R3, (R1+R2) Regs [R3] Regs [R3] + Mem [Regs [R1] + Regs [R2] · Muskable interrupt · Nen may bable interrupt. Add R, (1001) Add R, Valueto

Regs 1 ← Regs R, + mem [1001] ii) Type and size of operands. character (8 bits) Half word (16 bits) word (32 bib) single precision (locating point 7) Memory indirect. , Regs [R,] + Regs [R] +
Add R,, a(R3) , mem [mem [Regs R3]] double precision (loating point. (Ri) => Grent in 1004 memory
1011) Addressing mode. (When the operands are takento.

(Ri) Register - (operands are in Register) Regs (R.) + Regs (R.) +

Add R., R2+

R2 Value is incorrected Regs (R2) + Regs [R2] + Regs [R2] Mi Add k_4, k_3 , Regs $(k_4) \leftarrow \text{Regs}(R_4) + \text{Regs}(R_3)$ Add R1-(R2) regis (R2) - regis (R2) -2) immediate addressing mode (o)Scaled

Add R1,100 (82) (81) 4dd Rg, #3 Regs [R4] ← kegs [4] +3. Regs (Ri) + Regile;) + Ham (aca hap (1) " Keyp(1) + d)

Eliteration Q. It computer A suns a program in to Second and computer & suns the same profecus in 12 your How much faster to A than B. (ns). Execution time OB $=\frac{15}{10}=\frac{1.5}{10}$ Execution time of A => Computer A is 1.5 time faster than computer & Q. Computer c's performance is 4 times as fastest the performance of computer 8 which surs a girlen application in 28 seconds. How long will bomputer (take to sun that application. ans): Execution time of B = 4 218 = 4 C= 28/4 = 7 seconds. Q. Our fadouite programs runs in losecords on Computes A which has a 2 crigichente clock ve ap trying to help a computer designer build a computer B, which will sun this program in to Second. The designer has determined that a substantial incream in the dark rate is possible tout this increase will affect the sest of the cru design (auxing Computer is to require 1.2 times as many dock cycles as computer A for this program. What clock sate

ans): (pu time = (pu clock cycles 2 Giga heets = 15 2 x 109 heets clock rate. clock eate A = 2 x 109 Hz. Cpu time A = 10 seconds. CPU time = cpu clock cycles, cpu clock cycle = 10x 2x 109 clock eate ; 20 x 109 CPU clock cycle B = 1.2 x clock cycles A = 1.2 × 20 × 609 = 24 × 109 Chul Later = chocheate B = 6x 24 × 109 = 4 × 109 Hz alubers a suppose we have how implementations of the same instructions set auchitecture, computer a has a clock cycle time of Q50 PS and CPI of 2.0 for sub programs and computer E has a clock cycle time of 500 ps and CPI of 1.2 feeths same program, which computer in laster for the program and by how much. do. of clock cycles = CPIXTotal no. 1 in huctions

= (PI * I

= 2.0 = 1

(pu clock cycle)

should be tell the designer to target.

CPU clock cycle B = 1.2 *]. (Po timet _ Cruclock cycle A clock tate A. Pelock tate not of & A basic MIPS Implementation - Memory reference instruction Coutine A = couclock cycle A x clock cycle fine A - Anthmetic - logic instruction/ Rtyle - Branch equal and Jump only il (Gradition Control instruction. (whout condition) five. = 2 + I + 250 PS Load - Memory to R-type => /etch instruction from, memory cpo time = cpoclock cycle x clock cycle time B registee to false addies from program bunter?

R, B, R2 | R, C2+R3 | Read R3 | we te R, write pate

R path . 2 * I × 500 J Data Path * State element -> Membey / legistes. A is faster by 500 - 500 = 5 = 1.2 Its i) PC address incremented by 4 (to mode to new time instruction) (First Add operation). ii) Branch in fuction (second add operation) that computers. · Combinational element - operational element eg: ALU or gate Addressing Memory use - Little Endian "55exdda" (addrew)
- Big Endian · State element - Memory element. · edge diggered clocking - A Chocking scheme (positive, reputive) · control signal - selecting multiplence, to control all operation => Aligned · Asserted - logically high or three => presaligned . Deassected - logically low or falso (2 state elements and I added) => ALU control Signals. (blue line) 0000 Ando (based on the Control signal ALV decides which operation is to be perfermed)

· branch target accounts - of addies + offset -> pc. Datapath of R-type Load/Store
Branch - FIGURES -1 => 4.3 Building a Capitaled addien Datapath. Figure 4.9 => landeet 16 bit to 32 bit. * Jump instruction => 256 page Memory reference) / dausoom branch antollogic how to calculate branch 1) 52 <u>000010</u> addies. 31:26 25:0 (Online (lass) The pricey 27 259 page Munp Instruction chapte. batapath for R-type & * ALU condrol lines (Luc Lines). 0000 AND (Anthonetic & Logic operations) Chaptee 3 nemory in duction => 262 page · upper 4 bits of the ween + pcty Performan => O Verall 8 muchuse of compute of congression of congression source against destroyers of the possession of the pos · 26 - bit im mediate Figure 4:10 · the bits <u>oo</u> Page 265 swift left 2,00 22 6:1

O 75 17 12 25:21 20:16 5:10 10:6 5:0 Swhat operation

Load stored in At from performed

2 6:1

31:26 25:21 20:16 region) 15:0

Purpose

Purpose

A-25 load / Store

25:21 20:16 region) 15:0

Pranchived. * Notes . A Basic MIPS Implementation Gre MIPS instruction set: Second] from memory to i) The memory-reference instruction load word (I w) and homeny store word (sw): ii) The authoretic-logical instruction add, Sub, AND, OR and Al. iii) The instruction branch equal (R-type instruction) of (beg) and jump (j) which we add last. [bas]

(beg) and jump (j) which we add last. [bas]

(beg) and jump (j) which we add last. [bas]

(beg) and jump (j) which we add last. [bas]

(beg) and jump (j) which we add last. [bas]

(beg) and jump (j) which we add last. [bas] 4 x rt addeces J Branchinghuton · Fetch instruction from memory.

PC (segister) - Address of next instruction to be executed (mode) 25:21 20:16 15:0 Compare dalue of 18 & et (AND operation) so from pe fetch the instruction on that purbinlar il ALU = 0 (dibbenence) 1. Send the program (aunter (pc) to the momory that coming the code and fetch the instruction from that morning. -> With audanation Fetch the instruction (I was measery , by issuing the miney cadres (sm o.)

2. Road one or two registers using fields to instruction of Solect the registers to read. Tor the local word (has instruction, we need to read only one register, but most other has huction beguing Eg of instruction is to perform A submetic operation. reading how registers. Both operands maybe in register, I in register to 11 in memory => These 2 steps we identical for all instructions. other steps are based on the instruction class. · For aithmetic operation - All sequired. [ALU used for all instruction] · Memory se become - ALU sequired because address is needed. => Jumpequal for comparison operation. . Branch instruction - ALU dequired Abter using the ALV, the actions required to Complete Nauvy · A memory - reference in a duction will need to access the memory either to read data for a load or vitedak · For ALU instruction, the result based on the operation Performed (add, multiplication etc...) output from ALU -> Store to register] write. · For Branch ins duction -> Decision for next ins duction esult of Compaison -> If jump -> address will be changed. (PC+4) Ho move move address jump

for next (based on the word)

instruction (Size) I word=32 bit

PC - program Counter -Insymption memory-- Adder hadis addiens used for addition for addien calbulation Hemory where the next insolution the instruction to to be executed. spied (sased) Temthal addressinstruction is betched.

=> Datapath used for fetching instructions and incrementing the PC. => From Pc the address of next instruction will be taken that address the instruction is => That instruction is stored in the Read

anhetion >

Instruction

instruction memory.

=> For next instruction princemental as > the current value of PC+4

(kogister based AND operation) => Datapath for the memory instruction and the R-type instruction

