




MODULE - 1

BASIC FUNCTIONAL UNITS OF A COMPUTER

Pgm \leftarrow I/P. A computer consist of

5 independent units.




1) Input:

2) Output

3) Memory

4) Arithmetic & Logic

5) Control units



Input :- keyboard, mouse, Touch screen.

Output :- Speaker, Printer, Monitor, touch screen.

Input unit accepts information from human operators, from electro mechanical devices

Such as keyboards or mouses (other computer over digital communicational lines. The information received is either stored in the computer's memory for later reference or immediately used by the ALU unit to perform the ~~desire~~^{sized} operations. The processing steps are determine by a program stored in the memory. Finally the results are send back to the output unit.

All of these actions are coordinated by the control unit (CU).

Informations handled by a computer can be categorized as either instructions or data. Instructions are commands that governed the transfer of information within a computer as well as b/w the computer and its input-output devices. A list of instruction that perform a ~~task~~ task is called a program.

Programs are stored in the memory the processor fetches the instruction that make up the program from the memory one after another and performing the desired operation.

the computer is completely controlled by the stored program except for possible external interruption by an operator or by i/p - o/p devices connected to the machine.

Information handled by a computer must be encoded in a suitable format; each number, character or instruction is encoded as a string of binary digits called bits, each having one of two possible values 0 or 1.

Alpha numeric characters are also expressed in terms of binary codes such as ASCII, ^(7 bit) Unicodes, etc.

Input unit

Computer's accept coded information through i/p units which read the data. Most well known i/p device is the keyboard. Whenever a key is pressed the corresponding letter or digit is automatically translated into its corresponding binary code and transmitted over a cable to either to the memory or the processor.

~~Answer~~


My unit

Function of my unit is to store programs and data. There are 2 classes of storage called 1^o and 2^o.

1^o storage is a fast memory that operates at electronic speeds. Programs must be stored in the memory while they are being executed. The memory contains a large number of semiconductor storage cells, each capable of storing 1 bit of information. These cells are rarely read or written as individual cells but instead are processed in groups of fixed size called words. The number of bits in each word is often referred to as word length of the computer. Typical word lengths range from 16 to 64 bits.

The memory of a computer is normally implemented as a multi hierarchy of 3 or 4 levels of semiconductor RAM with different speeds and sizes.

Memory Hierarchy



ALU &

Most computer operations are executed in the ALU of processor. Suppose 2 numbers located in the m/y are to be added, they are brought in to the processor and actual addition is carried out lesser and sum may then be stored by ALU, The sum may then be stored in the m/y or retained up to the processor for immediate use

Output Unit

If the function in the ~~old~~ sense processed result to the old world. Most familiar example of such a device is printer. Some units such as graphic displays provide both an old function and I/O function.

Control Unit

The m/y, Arithmetic & Logic and I/O-O/P

units store and process information and perform input and output operations; the operation of these units must be coordinated in some way. This is the task of the CU. The CU sense control signals to other units and senses their states. Much of the control circuitry is physically distributed throughout the machine. A large set of control line (wires) carries the signals used for timing and synchronization of events in all units.

Basic Operational concepts





Fig. - Connections between the processor & the memory

Assembly Language / Middle level Programming Languages



IR \rightarrow Instruction Register (store instruction)
PC \rightarrow Program Counter (address of next instr.)

R₀, R₁, ..., R_{n-1} \Rightarrow General purpose Registers.

MAR \Rightarrow Memory address register (store my address)

MDR \Rightarrow Memory data Register (store data)

Interrupt signal

Interrupt service routine

Processor state
or saved

Any activity in a computer is governed by instructions to perform a given task and appropriate program consisting of a list of instructions is stored in the memory. Individual instructions are brought from the memory into the processor which executes the specified operation. Data & to be used as operands are also stored in the memory.

A typical instruction may be load LOC A, R_i, R_o. The first of these instructions transfers the contents of memory location LOC A into processor register R_i and 2nd instruction adds the contents of register R_i and R_o and places the sum into R_o. This destroys the former contents of register R_i as well as R_o where the original contents of memory location LOC A are preserved. Transfers b/w the memory and processor are started by sending the address of the memory location to be accessed to the memory unit and issuing the appropriate control signal. In addition to the ALU and control unit, processor contains a no. of registers used for ^{several} different purposes. The instruction register (IR) can hold the instruction that is currently being executed. Its output is available to the control circuit & be generate the timing signals that control the various processing elements involved in executing the instruction. The PC is another register which keeps track of execution of a program, it contains the memory address of the next instruction to be fetched and executed.

during the execution of an instruction, the contents of PC are updated to correspond to the address of next instructions to be executed, besides the IR and PC, there are n general purpose registers R₀, R₁ through R_{n-1}. Finally 2 registers facilitate communication with the memory. These are the memory address register (MAR) and the memory data register (MDR). The MAR contains the address of location to be accessed. The MDR contains the data to be written into or read out of the addressed location.

Execution of the program starts when the PC is said to point to the first instruction of the program. The contents of the PC are transferred to the MAR and a read control signal is sent to the memory. And the content is loaded into the MDR. Next the contents of the MDR are transferred to the IR. At this point the instruction is ready to be executed, if the instruction involves an operation to be performed by the ALU. If it is necessary to obtain the required operand, we can if an operand

resides in the memory. It has to be fetched by sending its address to the MAR and initiating the read cycle. When the operand has to be read by the MDR. It is transferred from MDR to the ALU. After one or more operands are fetched in this way. The ALU can perform the desired operation, if the result of this operation is to be stored in the memory then the result is sent to the MDR. The address of the location where the result is to be stored is send to the MAR. And the write cycle is initiated.

1/02/19

BUS STRUCTURES




fig:- Single-bus structure

Register
Buffer pointer → for slow devices

e.g. - Printer, keyboard

BUS → Group of wires

→ "word" operation / transfer.
Address of single bus.

- Buffer register is used to
- speed the devices like printer, keyboard etc.

D's
Software




Fig: User programs and OS Routine sharing of the processor.

- a) system software b) Application s/w.
eg:- OS, compiler, editors. multiprogramming.
 or.
 multitasking.

Sample program

↓
loads a file from DISK processor and prints result to printer.

2/2/19 Performance of System

- The most important measures of a computer is how quickly it can execute program.
- Three factors affect performance:
 - 1) Hardware design
 - 2) Instruction set (Machine Language)
 - 3) Compiler (Execution time).
- Processor time to execute a program depends on the hardware involved in the execution of individual machine instructions.




Fig: The Processor cache.

Basic Performance equation

$$T = \frac{N \times S}{R}$$

T - Processor time required to execute a program that has been prepared in HLL.

N - Number of actual machine language instruction needed to complete the execution (note: comp)

S - Average number of basic steps needed to execute one machine instruction.
Each step completes in one clock cycle.

R - clock rate

Note: they are not independent to each other

? How to improve T

Pipeline and Superscalar Operations

- Instructions are not necessarily executed one after another.
- The value of S does not have to be the number of clock cycles to execute one instruction.
- Pipelining: Overlapping the execution of successive instruction.
- Add $R_1, R_2 + R_3, \dots$

- Superscalar operation : Multiple instruction pipelines are implemented in the processing.
- Croal - Reduce S. (could become < 1.1)
- CISC and RISC
- Tradeoff between N & S
- A key consideration is the use of pipelining.
 - i) S is close to 1 then though the number of basic steps per intersection may be considerably large,
 - ii) It is much easier to implement efficient pipelining in processor with symbol instruction sets.
- Reduced instruction set computer [RISC]
- Complex instruction set computer [CISC]
 - RISC - Ex - intel X86, AMD
 - CISC - Ex - ARM, MIPS, SPARC

Compiler

- A compiler translates a HLL program into a sequence of machine instructions.
- To reduce N, we need a suitable machine instruction set and a compiler that makes good use of it.


- Goal - Reduce NXS
- A compiler may not be designed for a specific processor; however, a high quality compiler is usually designed for, and with a specific processor

Performance Measurement


- It is difficult to computer measure computer performance using benchmark programs.
- System performance evaluation cooperation (SPEC) reselects and publishes representative application programs.

Memory Location, Addressing, & Operation

- Memory consists of many millions of storage cells, each of which can store 1 bit.
- Data is usually accessed in n-bit groups. n is called word length.




- 32-bit word length example.



sign bit: $b_{31} = 0$ for positive numbers
 $b_{31} = 1$ for negative numbers

- a) A signed integer.



ASCII character ASCII character ASCII character

- To retrieve information from memory; either for one word or one byte (8-bit), addresses for each location are needed.

- A k -bit address memory has 2^k memory locations, namely $0-2^k-1$, called memory space

• 24-bit memory : $2^{24} = 16,777,216 = 16\text{M}$ ($1\text{M} = 2^{20}$)

• 32-bit memory : $2^{32} = 4\text{G}$ ($1\text{G} = 2^{30}$)

• 1K (kilo) = 2^{10}

• 1T (teral) = 2^{40}

- It is impractical to assign distinct addresses to individual bit locations in the memory.

- The most practical assignment is to have successive addresses refer to successive byte locations in the memory - byte-addressable

- Byte locations have addresses 0, 1, 2, ...
 - if word length is 32 bits, then successive words are located at addresses 0, 4, 8, ...

Big-Endian and Little-Endian Assignment.

Big-Endian : Lower byte addresses are used for the most significant bytes of the word.

Little-Endian : Opposite ordering. Lower byte addresses are used for the less significant bytes of the word.

word address	Byte address	Byte address
0	0 1 2 3	0 3 2 1 0
4	4 5 6 7	4 1 6 5 4
$2^k - 4$	$2^{k-4} \ 2^{k-3} \ 2^{k-2} \ 2^{k-1}$	$2^k - 4 \ 2^{k-1} \ 2^{k-2} \ 2^{k-3} \ 2^{k-4}$

a) Big-endian assignment.

b) Big-Little-Endian assignment

Fig :- Byte and word addressing

- Address ordering of bytes
- Word alignment
 - o Words are said to be aligned in memory

if they begin at a byte address that
is a multiple of the num of bytes in

a word

→ 16-bit word : word addresses: 0, 2, 4, ...

→ 32-bit word : word addresses: 0, 4, 8, ...

→ 64-bit word : word addresses: 0, 8, 16, ...

- Access numbers, characters, and character string.

Memory Operation.

- Load (or Read or fetch)
 - > copy the content. The memory content doesn't change
 - > Address - Load
 - > Registers can be used
- Store (or write)
 - > Overwrite the content in memory.
 - > Address and data - store
 - > Registers can be used

Instruction and Instruction Sequencing.

"Must-Perform" Operations.

- Data transfers between the memory and the processor registers
- Arithmetic and logic operations on data.
- program sequencing and control
- I/O transfers.

6/2/19

Register Transfer Notation

- Identify a location by a symbolic name standing for its hardware binary address (LOC, R_0, \dots)
- Contents of a location are denoted by placing square brackets around the name of the location ($R_1 \leftarrow [LOC], R_3 \leftarrow [R_1] + [R_2]$)
- Register Transfer Notation (RTN).

Assembly Language Notation.

- Represent machine instructions and programs
- Move $LOC, R_1 = R_1 \leftarrow [LOC]$
- Add $R_1, R_2, R_3 = R_3 \leftarrow [R_1] + [R_2]$

CPU Organization

- Single Accumulator.
 - > result usually goes to the Accumulator
 - > Accumulator has to be saved to memory quite often.
- General Registers
 - > Registers hold operands thus reduce memory traffic.
 - > Register book keeping
- Stack
 - > Operands and result are always in the stack.

Instruction Formats

TOS - TOP OF stack

- Three - Address Instructions

> ADD R₁, R₂, R₃ ; R₁ \leftarrow R₂ + R₃

- Two - Address Instructions

> ADD R₁, R₂ ; R₁ \leftarrow R₁ + R₂

- One - Address Instructions

> ADD M ; AC \leftarrow AC + M [AR]

- Zero - Address Instructions

> ADD ; TOS \leftarrow TOS + (TOS - 1)

- RISC Instructions

> Lots of registers. Memory is restricted to load & store

Instruction Formats

Example : Evaluate (A+B) * (C+D)

- Three - Address

1. ADD R₁, A, B ; R₁ \leftarrow M [A] + M [B]

2. ADD R₂, C, D ; R₂ \leftarrow M [C] + M [D]

3. MUL X, R₁, R₂ ; M [X] \leftarrow R₁ * R₂,

- Two - Address

1. MOV R₁, A ; R₁ \leftarrow M [A]

2. ADD R₁, B ; R₁ \leftarrow R₁ + M [B]

3. MOV R₂, C ; R₂ \leftarrow M [C]

4. ADD R₂, D ; R₂ ← R₂ + M[D]

5. MUL R₁, R₂ ; R₁ ← R₁ * R₂.

6. MOV X, R₁ ; M[X] ← R₁

• One-Address

1. LOAD A ; AC' ← M[A]

2. ADD B ; AC ← AC + M[B]

3. STORE T ; M[T] ← AC

4. LOAD C ; AC ← M[C]

5. ADD D ; AC ← AC + M[D]

6. MUL T ; AC ← AC * M[T]

7. STORE X ; M[X] ← AC.

• zero-Address

1. PUSH A ; TOS ← A

2. PUSH B ; A TOS ← B

3. ADD ; TOS ← (A + B)

4. PUSH C ; TOS ← C

5. PUSH D ; TOS ← D

6. MUL ADD ; TOS ← (C + D).

7. MUL ; TOS ← (C + D) * (A + B)

8. POP X ; M[X] ← TOS.

7/21/9

• RISC

1. LOAD R1, A ; $R_1 \leftarrow M[A]$
2. LOAD R2, B ; $R_2 \leftarrow M[B]$
3. LOAD R3, C ; $R_3 \leftarrow M[C]$
4. LOAD R4, D ; $R_4 \leftarrow M[D]$
5. ADD R1, R2 ; $R_1 \leftarrow R_1 + R_2$
6. ADD R3, R4 ; $R_3 \leftarrow R_3 + R_4$
7. MUL R1, R3 ; $R_1 \leftarrow R_1 * R_3$
8. STORE X, R1 ; $M[X] \leftarrow R_1$

Using Registers

- Registers are faster
- shorter instructions.
 - > The number of registers is smaller
(eg :- 32 registers need 5 bits)
- Potential speed up
- Minimize the frequency with which data is moved back and forth between the memory and processor registers.

Instruction Execution and

Straight-Line Sequencing,

PC
↓
IR
↓

Instruction

Address contents

Begin execution here $\rightarrow i$

i	Move A, R0	3-instruction program segment
i+4	Add B, R0	
i+8	Move R0, C	
	:	
Data for the program.		
A	Value of A	↓
B	Value of B	↓
C	Value of C	↓

fig:- Program for $C \leftarrow [A] + [B]$

Assumptions:

- One memory operand per instruction.
- 32 bit word length.
- Memory is byte addressable
- ~~- Full memory address can be directly specified in a single-word instruction.~~

Two-phase procedure.

- Instruction fetch
- Instruction execute

Branching

i	Move NUM1, R0
i+4	Add . NUM2,R0
i+8	Add NUM3, R0
	:
i+4n-4	Add Num n, R0
i+4n	Move R0, SUM
	:
SUM	
NUM1	
NUM2	
	:
NUMn	

A straight-line programs for adding n numbers.

Condition Codes

- Condition code flags
- Condition code register / status register
- N (negative)
- Z (zero)
- V (overflow)
- C (carry)
- Different instructions affect different flags.

Move N, R₁

do

clear R₀

Determine address of "Next" number and add "Next" number to R₀.

Dcrement R₁

Branch >0 LOOP.

Move R₀, SUM.

} LOOP

Program
LOOP.

Branch target.

conditional branch

SUM

N

NUM₁

NUM₂

NUM_n

Fig:- Using a loop to add n numbers

Addressing Modes

"The different ways in which the location of an operand is specified in an instruction are referred to as addressing modes."

Basic Addressing modes

1. Immediate
2. Register
3. Absolute / Direct
4. Indirect
5. Index
6. Auto Increment & Auto Decrement

Common
Addressing modes

Generating Memory Addresses

- How to specify the address of branch target?
- Can we give the memory operand address directly in a single Add instruction in the loop?
- Use a register to hold the address of NUM1; then increment by 4 on each pass through the loop.
- Implied
 - AC is implied in "ADD M[R]" in "One-Address" instruction
 - TOS is implied in "ADD" in "Zero-Address" instruction
- Immediate
 - The use of constraint in "MOV R1,5", n. RF-5
- Register
 - Indicate which register hold the operand
- Register Indirect

- Indicate the register that holds the number of the register that holds the operands.

MOV R1, (R2)

→ Auto increment / Auto decrement

- Access & update in 1 instruction

→ Direct Address

- Use the given address to access a memory location

→ Addressing Modes

→ Indirect Address

- Indicate the memory location that holds the address of the memory location that holds the data

→ Relative Address

- EA = PC + Relative Address

12/2/19 Effective Address

Some instruction does not give the operand or its address explicitly instead it provides information from which the only address of the operand can be determined. This address is known as effective address.

1. Register Addressing mode

The operand is the content of a

process register, the name (address) The name of the register is given in the register.

2. Absolute addressing Mode

The operand is in memory location. The address of this location is given explicitly in the instruction. In some assembly languages, this mode is called direct addressing mode.

e.g.: - MOV LOC, R2 uses these 2 modes.

3. Immediate Addressing Mode

The operand is given explicitly in the instruction.

e.g.: - MOV #200, R0. places the value 200 in ~~R0~~ register R0. A common convention is to use the sharp sign (#) in front of the value to indicate that, this value is to be used as immediate operand.

4. Indirect Addressing mode

The effective address of the operand is the contents of the register or memory location whose address appears in the instruction.

e.g.: - Add (R1), R0 we denote Indirect Address?

by placing the name of the register or the memory address given in the instruction in parenthesis : to execute the add instruction the processor uses the value B which is in register R₁ as the effective address of the operand.




fig. i(b) Memory

Fig 1(a):- Register.

The register or memory location that contains the address of an operand is called a pointer.

5. Index Addressing Mode

The effective address of the operand is generated by adding the constant value to the contents of ~~the~~ a register. It is useful in dealing with list and arrays. The register used may be either a special register or more commonly it may be any one of

a set of general purpose registers in processor. In either case it is referred to as an index register; we indicate the index mode as $X(R_i)$, where X denotes the constant value contained in the instruction and R_i is the name of the register involved. The effective address of operand is given by $EA = X + [R_i]$.




fig 2(a) : offset is given as a constant.




fig 2(b) : Offset is in the index register

In fig 2.(a) the index register R_i contains the address of a memory location and the value x defines an offset (displacement) from this address to the location where the operand is ~~found~~ found.

In fig 2.(b), the constant x corresponds to a memory address and the contents of the index register define the offset to the operand. In either case the effective address is the sum of 2 values, 1 is given explicitly in the instruction and the other is stored in ~~the~~ a register. Several variations of the basic index form provide for very efficient access to my operands in practical programming situations.

Eg:- A second register may be used to contain the offset x in which case we can write the index mode as (R_i, R_j) . The EA is the sum of the contents of the registers R_i and R_j . The second register is called the base register.

Another version of the index mode uses 2 registers plus a constant which can be denoted as $x(R_i, R_j)$.

In this case the EA is the sum of the constant X and the contents of the registers R_i and R_j .

Relative mode

The effective address is determined by the index mode using the program counter (PC) in place of the general purpose register R_i . This mode can be used to access data operands, the most common use is to specify the target address in branch instruction.

e.g.: Branch >0 LOOP

C. Auto Increment & Auto Decrement AM

1. Auto increment mode

The EA of the operand is the contents of the registers specified in the register after accessing the operand, the contents of that registers are automatically incremented to point to the next item in a list or an array. We denote the auto increment mode

by putting the specified register in parentheses to show that the contents of the registers are used as the effective address followed by a + sign to indicate that these contents are to be incremented after the operand is accessed.

The auto increment mode is written as

$(R_i) +$.

2. Auto Decrement mode (AD mode)

The contents of a register specified in the instruction are ~~specified~~ automatically decremented and are then used as the EA of the operand. We denote the AD mode by $-(R_i)$.

Addressing Modes

The different ways in which the location of an operand is specified in an instruction are referred to as addressing modes.

Name	Assembler Syntax	Addressing Function
Immediate	# value	Operand = Value $EA = R_i$
Register	R_i	
Absolute (Direct)	LOC	$EA = LOC$
Indirect	(R_i) (LOC)	$EA = [R_i]$ $EA = [LOC]$
Index	$X(R_i)$	$EA = [R_i] + X$
Base with index	(R_i, R_j)	$EA = [R_i] + [R_j]$
Base with index and offset	$X(R_i, R_j)$	$EA = [R_i] + [R_j]$ + X
Relative	$X(PC)$	$EA = [PC] + X$
Auto increment	$(R_i) +$	$EA = [R_i];$ Increment R_i
Auto Decrement	$-(R_i)$	Decrement R_i $EA = [R_i]$

I/O

The data on which the instructions operate
are not necessarily already stored in memory

Data need to be transferred between processor and outside world (disk, keyboard, etc.)

I/O operations are essential, the way they are performed can have a significant effect on the performance of the computer.

Program-controlled I/O Example

Read in character input from a keyboard and produce character output on a display screen.

> Rate of data transfer (Keyboard, display, processor)

> Difference in speed between processor

> Difference in speed between processor and I/O device creates the need for mechanisms to synchronize the transfer of data.


> A solution: an output, the processor

sends the first character and then waits for a signal from the display that the character has been received.

If then sends the second character.

Input is sent from the keyboard in a similar way.

Programs - Controlled I/O example



- Register
- Flag
- Dual interface.

Machine instructions that can check the state of the status flags and transfer data:

READ WAIT Branch to READ WAIT if $SIN = 0$
Input from DATAIN to R,

WRITE WAIT Branch to WRITE WAIT if
 $SOUT = 0$
Output from R, to DATAOUT.


Memory-Mapped I/O - some memory address values are used to refer to peripheral device buffer registers. No special instructions are needed. Also use device status registers

READ WAIT Testbit #3, IN STATUS

Branches = READ WAIT

- Assumption - the initial state of SIN is 0 and the initial state of SOUT is 1.
- Any drawback of this mechanism in terms of efficiency?
 - Two wait loops → processor execution time is wasted.
- Alternate solution?
 - Interrupt.

14/2/19 SUBROUTINES



Subroutine is the name in Assembly language.

In C, subroutine is function.
In C++, " " is methods.

In JAVA, " " is methods.

Subroutine nesting:- using processor stack.
If more call occurs, it is not saved in link register. But it is stored in the processor stack.

The STACK FRAME

Frame pointer is fixed

But stack pointer is variable. It is situated at the top of stack.

Parameters passing

methods → Call by value

→ Call by reference


Stack frame

- Parameters

return address

local variable

Saved registers



Subroutines

In a given program it is often necessary to perform a particular subtask many times on different data values. Such a subtask is called a subroutine. The way in which the computer makes it possible to call and return from subroutine is referred to as its subroutine linkage method. The simplest subroutine linkage method is to save the return address in a specific location, which may be a register dedicated to this function, such a register is called the link register. When the subroutine completes its task the return instruction returns to the calling program by branching indirectly through the link register.

A common programming practice called subroutine nesting is to have one subroutine call another in this case the return address of the second call is also stored in the link register, destroying its previous contents. Hence it is essential to save

the contents of the link register to some other location, before calling another subroutine. Eventually, the last subroutine call completes its computation and returns to the subroutine that called it. The return address needed for the 1st return is the last one generated in the nested call sequence, i.e., the return addresses are generated and used in a LIFO order. This suggests the return addresses associated with subroutine calls, should be pushed onto a stack. If a particular register is designated as stack pointer (SP) to be used in this operation, the SP points to a stack called the processor stack.

19/2/19 eg:- Assembly program to add N numbers.

Move N, R1 — Absolute Register → Source → destination,

Move #NUM1, R2 — Immediate

clear R0

loop Add (R2)+, R0.

Decrement R1

Branch >0 Loop

Move R0, SUM

Parameter Passing in Subroutines

Calling Pgm.

```

    MOVE N, R1
    Move. # NUM1, R2
    call L ISTADD
    Move R0, SUM
  
```

value
call by value
R1 & R2 is passed

Subroutine

L ISTADD clear R0

LOOP Add (R2) +, R0

Decrement R1

Branch >0 to LOOP.

Return

Using Stack (for large no. of values) due to limited

Move. # NUM1, -(SP) registers in

Move N -(SP).

Call L ISTADD.

Move 4 (SP), SUM

Add # 8, SP

L ISTADD Move Multiple R0-R2, -SP)

Move 16 (SP), R1

Move 20 (SP), R2

clear R₀
 LOOP → Add [R₂] +, R₀
 Decrement R₁
 Branch >0 LOOP.
 Move R₀, Z₀(SP)
 Move Multiple (SP) +, R₀ - R₂
 Return

Stack to register
 (Pop)

