
Current source / Yosys 0.66 synth -noabc / no library or delay model
Generic logic primitives
3862
4917
0
1000
2000
3000
4000
5000
P5
P7
Maximum D topology levels
140
184
0
50
100
150
200
P5
P7
Divider iterations (cycles)
13
9
0
2
4
6
8
10
12
14
P5
P7
Structural counts and cycle contracts are not ASIC area, STA slack or Fmax.