



Structural mode: 16-clock frame and registered macro controls



Fastest valid comparator schedule: coarse P2..7 (6 bits), fine P2..13 (12 bits).

P8 / P14 capture old done before synchronous cancel clears it; RDAC uses prior accepted update.



Steady-state intervals shown above. Reset/disabled phase0 has ALL registered enables low.

Actual controls are registered from next_phase; first wrap is required before steady phase0 amplify/ref.

SOURCE-DERIVED EXPLANATION | edge conditions use pre-edge values | no new state register implied