


recon_core / div_floor: fixed latency and overlapping commit



Accept at t ; div launch at $t+1$; div done at $t+N+1$; output valid at $t+N+2$.

$N = \text{ceil}(63/P_STAGES)$: P5 => 15 clocks; P6 => 13; P7 => 11. Top-level initiation interval = 16.

Divider RUN ignores start even on its final compute edge. Zero divisor keeps the same latency and reports error.

cfg_ready=0 cancels pending output; reset clears state. clr_ovf clears sticky events, not the datapath transaction.