


Historical P5 timing: logic and interconnect

Two different critical endpoint pairs; estimated and routed paths must be read separately



Post-synthesis endpoints:

u_recon/u_div/rem_reg[0]/C → u_recon/u_div/q_reg[60]/D

Post-route endpoints:

u_structure/u_context/fine_slices_reg[1][3]/C → u_recon/rails_s_reg[65]/D

Routed interconnect accounts for 77.875% of 23.914 ns. Data-delay reciprocals are not Fmax.

71e7d5a / P5 / historical FPGA reports. No new route, ASIC timing or analog settling was measured.