


Configuration epoch: load, atomic control commit, validate, run



CTRL_WAIT + validate: stall sequence, reject validation.

LOAD validation requires: !cfg_wr, seq=0, !recon_busy;
all 18x71 weights + 3 scalar registers written; min < max;
sampling and quantizer dither are not both enabled.

clear (any state): cancel epoch/transactions, clear written bitmap, retain coefficients/row sums/scalar values.

reset: clear values as well. This is a logical abstraction of existing ready/sequence/bitmap registers.