

TRANSACTIONS AND SCHEDULING

Final RTL 89b9f8153fea | head 71e7d5a | CI 36727200500

sar_trial_tb

PASS

4,096 distinct fine / 512 coarse codes
stall + cancellation checks completed

structural_adc_tb

PASS

438 outputs; 7,680 checked clock ticks
438 latency checks; +11 cycles (P=7)

structural_protocol_tb

PASS

120 frames: 57 launches / 63 drops
1,920 checked ticks; 2 decode perturbations

recon_ppa_latency_tb

PASS

P=5/6/7: 32/32/32 samples
latency 15/13/11; request interval 16 cycles

review_recon_protocol_tb

PASS

Total check count: not logged
directed completion marker present

review_top_protocol_tb

PASS

1,108 check calls; 38 reported outputs

review_config_tb

PASS

624 observed output-valid events
total assertion count: not logged

Counters retain their own units. Zero-delay RTL only; no SDF, analog performance or timing claim.