# Report

	V0	V1	
Times(s)	28.8741	0.0729225	
GFLOPS	0.0569426	22.5468	
LUT	8947	25716	
LUTAsMem	695	728	
REG	9378	39736	
BRAM	79	79	
URAM	407	467	
DSP	7	322	
Freq(MHz)	200	200	
WNS(ns)	0.035	0.057	

# **Performance Analysis**

From cnn.h we get,

$$kNum = 64$$

$$kKernel = 4$$

$$kInImSize = 116$$

$$kOutImSize=112$$

Total Flops can be calculated by,

$$ext{FLOPS} = kOutImSize imes kOutImSize imes kNum imes kNum imes (kKernel imes kKernel)$$

Therefore,

$$FLOPS = 882,083,584$$

If II=1, it means that, under ideal conditions, each operation in the innermost loop can be initiated every clock cycle. When running on 200MHz,

$$EstimatedCycle = (882, 083, 584)/(200, 000, 000) = 4.11s$$

#### V0

With no optimization at all, from v++.log, we know II=7. Therefore, the estimated running time is 7\*4.11 = 28.77s.


After changing the loop order of convolution into this,


The estimated speed-up is 64x. Therefore, the estimated running time is 4.11/64 = 0.064s.

To make sure the II=1, the following optimization methods are used.

- Change local\_output from RAM\_IP\_URAM to RAM\_2P\_URAM, i.e., dual-port URAM. This change is crucial because, in the innermost loop, there are read-modify-write operations on the same data unit. With dual-port memory, one port is used for reading and the other for writing, greatly reducing read-write conflicts and scheduling difficulty, thus increasing the likelihood of achieving II=1.
- Perform **complete partitioning** on the i dimension (channel dimension) of local\_output (#pragma HLS ARRAY\_PARTITION complete dim=3). This means that for every spatial position (h,w)(h, w), all elements in the i dimension of local\_output[h][w][i] are split into independent storage units, enabling simultaneous access to different channels in the same cycle.
- Perform complete partitioning on the i dimension of local\_weight (#pragma HLS
   ARRAY\_PARTITION variable=local\_weight complete dim=3). By completely partitioning the
   weights of the kernel across the channel dimension, multiple channel weight data can be
   accessed simultaneously in the innermost loop. This removes the limitation of a single
   memory port, accelerating access and reducing bandwidth constraints.
- Use the #pragma HLS PIPELINE II=1 directive in the innermost loop to instruct the tool to initiate a new iteration every clock cycle, thereby achieving instruction-level parallelism (ILP). By combining array partitioning and dual-port memory, the tool has the opportunity to complete multiple data accesses and computations within a single clock cycle, striving to achieve the performance target of II=1.

## **Chip Layout**





### **ENGN2911x: Reconfigurable Computing**

Project CNN Accelerator Using U250 FPGA, DUE: 12/13/2024 8AM

Instructor: Peipei Zhou Email: <a href="mailto:peipei zhou@brown.edu">peipei zhou@brown.edu</a>
TA: Jinming Zhuang@brown.edu

### 1) Project Description:

In the project, please use the *project\_src.zip* source code to build and optimize your convolutional neural network (CNN) accelerator.

- 1. One host code *host.cpp* and one HLS kernel *cnn.cpp* are provided.
- 2. Students are required to modify cnn.cpp in V1.
- 3. Each time you can construct your project following the directory structure below:

```
./cnn_v0/

— Makefile
— src
— cnn.cpp
— cnn.h
— host.cpp
utils.mk
```

Every time after successful compilation and test please make sure following files are correctly saved for each version. Not all the files need to be submitted, some of them are used to complete your Lab report:

- Modified source code: host.cpp, cnn\_v0.cpp, and cnn\_v1.cpp.
- Host and Device executable files: hello\_world and cnn.xclbin
- Kernel resource report:

```
_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link/imp/impl_1_kerne l_util_routed.rpt
```

• Timing report:

\_x.hw.xilinx\_u250\_gen3x16\_xdma\_4\_1\_202210\_1/reports/link/imp/impl\_1\_hw\_b b\_locked\_timing\_summary\_routed.rpt

## 2) Assignment Requirement:

- 1. Version 0: Baseline convolutional neural network. Need to understand the program especially the data layout for the IFM, Weights and OFM, and the dataflow of CNN computation. (No modifications needed in *cnn.cpp*).
- Version 1: Need to do code optimization and apply proper unroll and pipeline pragmas. (Mainly focus on computation optimization. Wider port and streaming DDR are not mandatory).
- 3. A summary report with details listed in the next section.

## 3) Submission Guide (total 100pts)

In your homework, please submit a <a href="mailto:project\_YourBrownID.zip">project\_YourBrownID.zip</a> file with the following contents: Please make sure each design runs with correct results on 200MHz FPGA design. (2x10=20pts) v1 should run at least 300x faster than v0 (15 pts)


1. A "report.pdf" including a similar Table with the following information for all the four versions. (20 pts)

	V0	V1
Time(s)		
GFLOPS		
LUT		
LUTAsMem		
REG		
BRAM		
URAM		
DSP		
Freq (MHz)	200	200
WNS(ns)		

- Time: Kernel execution time in second measured by user timer APIs.
- Throughput in GFLOPS (GFLOPS = total giga floating point operations / total execution time). (2 x 2.5 = 5 pts)
- HLS kernel resources from following report: (2 x 5 = 10 pts)
   (\_x.hw.xilinx\_u250\_gen3x16\_xdma\_4\_1\_202210\_1/reports/link/imp/impl\_1\_kernel util routed.rpt):


Name	LUT	LUTAsMem	REG	BRAM	URAM	DSP
Platform   User Budget	82106 [ 4.76%]   1644102 [100.00%]		143784 [ 4.16%] 3312216 [100.00%]			
Used Resources Unused Resources	3010 [ 0.18%]		7096 [ 0.21%] 3305120 [ 99.79%]			
vadd	3010 [ 0.18%]					
vadd_1	3010 [ 0.18%]	715 [ 0.09%]	7096 [ 0.21%]	15 [ 0.59%]	0 [ 0.00%]	0 [ 0.00%]

- Timing information frequency and worst negative slack (WNS): (2 x 2.5 = 5 pts)
   (\_x.hw.xilinx\_u250\_gen3x16\_xdma\_4\_1\_202210\_1/reports/link/imp/impl\_1\_hw\_bb\_locked\_timing\_summary\_routed.rpt)
  - o WNS in ns (around line 140):



- 2. Report in report.pdf about the performance analytical model for your v0 and v1. Report all the optimizations you have applied. (25pts)
  - Should include the estimated cycles for computation and communication.
  - Should be as close as the on-board execution time.
  - Should provide detailed analysis or reasons to explain the estimated result.

3. Screenshot on the chip layouts for designs v0-v1 and report them in the *report.pdf* following the guidelines in *Vivado\_GUI.pdf*. Adjust the window size of the layout and make a screenshot. (10 pts)



4. Modified source code, device binary and report files with the following directory structure. In the top level, there should be a "report.pdf" file and three folders (src, v0, and v1). In each folder, there should be the source code, binary files and generated reports shown below. Please include these contents in a folder called project\_YourBrownID and then create a zip file called project\_YourBrownID.zip. The word "YourBrownID" should be replaced by students Brown ID starting with "140". (10 pts: folder name & organization 5pts, all the files 5pts)

```
report.pdf
src
cnn_v0.cpp
cnn_v1.cpp
v0
cnn.xclbin
impl_1_hw_bb_locked_timing_summary_routed.rpt
impl_1_kernel_util_routed.rpt
v1
cnn.xclbin
impl_1_hw_bb_locked_timing_summary_routed.rpt
impl_1_hw_bb_locked_timing_summary_routed.rpt
impl_1_hw_bb_locked_timing_summary_routed.rpt
```

## **Q&A**

#### 1. How to estimate the execution time of the program?

This is the first step to understand the bottleneck of the design and then optimization can be applied. For each code snippet with perfect nested loop, there will be an estimated scheduling report after  $C \rightarrow RTL$  compilation. Usually the report will be generated within 10 mins and will be saved in "\_x.hw.xilinx\_u250\_gen3x16\_xdma\_4\_1\_202210\_1/logs/cnn/v++.log". The report for Version 0 is shown below:

```
INFO: [v++ 60-1616] Creating a HLS clock using hls.clock option: 300 MHz

==>The following messages were generated while __performing high-level synthesis for kernel: cnn Log file:

INFO: [v++ 204-61] Pipelining loop 'VITIS LOOP 67 1 VITIS LOOP 68 2 VITIS LOOP 69 3'.]

INFO: [v++ 200-1470] Pipelining result(2) Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_67_1_VITIS_LOOP_68_2_VITIS_LOOP_69_3'

INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4_VITIS_30OP_76_6_VITIS_LOOP_77_7'.]

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_74_4_VITIS_LOOP_76_6_VITIS_LOOP_77_7'

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_83_8_VITIS_LOOP_84_9_VITIS_LOOP_85_10'

INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_94_14_VITIS_LOOP_95_15_VITIS_LOOP_96_16'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 7, Depth = 21, loop 'VITIS_LOOP_94_14_VITIS_LOOP_95_15_VITIS_LOOP_96_16'

INFO: [v++ 200-1470] Pipelining loop 'VITIS_LOOP_104_17_VITIS_LOOP_105_18_VITIS_LOOP_106_19'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_104_17_VITIS_LOOP_105_18_VITIS_LOOP_106_19'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_104_17_VITIS_LOOP_105_18_VITIS_LOOP_106_19'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_104_17_VITIS_LOOP_105_18_VITIS_LOOP_106_19'.

INFO: [v++ 200-1470] Pipelining result: Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_104_17_VITIS_LOOP_105_18_VITIS_LOOP_106_19'.

INFO: [v++ 200-790] ***** Loop Constraint Status: All loop constraints were NOT satisfied.

INFO: [v++ 200-790] ***** Estimated Fmax: 367.92 MHz
```

• The location of loops that are scheduled is shown in (1) which are loops 67-69.

- Without explicitly specifying the *pipeline II pragma* (in ② the *TARGET II = NA*), Vitis HLS will try to set the II of the innermost loop (Line 69) to 1.
- ③ and ④ are the key factors to estimate the execution cycle of Line 67-73. Setting Line 69 with *pipeline II = 1* means, the programmer wants the compiler to create a schedule that makes the number of cycles to process one iteration of this loop to 1 cycle. The final II is the achieved number of cycles after a latency (Depth). So, the total estimated cycle for this code snippet can be calculated by: (total number of iterations) \* (Finall II) + (Depth 1).
- This cycle execution method can also be applied for other code snippets in Version 0. After aggregating them together and convert it to second (each cycle is 5ns under 200MHz), you should get similar execution time compared with the real on-board one. And you could find the bottleneck of the design.

#### 2. Why is Final II of loop 96 equal to 7?

This is because it is a reduction loop that the data indexed by this loop will be added together. More specifically, if we want to make *pipeline II* of this loop to be 1, it means the result of last loop should be calculated in one cycle to allow the next iteration to add it back. However, this is not achievable in one cycle due to the complexity of MAC operation. Please provide solutions to avoid this. If Final II could be 1, 7x speedup is achieved.

#### 3. Why does the compilation stall in the stage below:

INFO: [v++ 60-1616] Creating a HLS clock using hls.clock option: 300 MHz For our final project, the compilation time in this stage should be less than 10 minutes. If this is far more than 10 minutes. It's most likely that the partitioning strategy applied in the design is too complicated and won't be achievable.

4. Unroll pragma cannot be applied to the statement that involves off-chip access.

#### 5. How to make sure the frequency of the design is 200 MHz?

There are two frequency settings in the *Makefile*. The final implementation frequency is determined by Line 48 of *Makefile*. The frequency of HLS in Line 94, is to guide the C -> RTL compilation. To provide enough budget for final implementation, the HLS frequency is set higher than 200MHz. In conclusion, keeping *Makefile* as what it is will guarantee that the final frequency is 200MHz.