

# 1. Description

## 1.1. Project

Project Name	curswitch
Board Name	custom
Generated with:	STM32CubeMX 6.1.1
Date	03/03/2021


## 1.2. MCU

MCU Series	STM32F1
MCU Line	STM32F103
MCU name	STM32F103C8Tx
MCU Package	LQFP48
MCU Pin number	48

## 1.3. Core(s) information

Core(s)	Arm Cortex-M3

# 2. Pinout Configuration




# 3. Pins Configuration

Pin Number LQFP48	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
2	PC13-TAMPER-RTC *	I/O	GPIO_Output	BP green LED
3	PC14-OSC32_IN *	I/O	GPIO_Output	DMOC FET gate driver
5	PD0-OSC_IN	I/O	RCC_OSC_IN	
6	PD1-OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
8	VSSA	Power		
9	VDDA	Power		
10	PA0-WKUP	I/O	ADC1_IN0	Supply_5V
12	PA2	I/O	ADC1_IN2	Battery current sensor
14	PA4	I/O	ADC1_IN4	spare_current_sensor
17	PA7	I/O	ADC1_IN7	Supply_12V
23	VSS	Power		
24	VDD	Power		
30	PA9	I/O	USART1_TX	
31	PA10	I/O	USART1_RX	
34	PA13	I/O	SYS_JTMS-SWDIO	
35	VSS	Power		
36	VDD	Power		
37	PA14	I/O	SYS_JTCK-SWCLK	
44	воото	Boot		
45	PB8	I/O	TIM4_CH3	FET drive curswitch #1 \$U26-2
46	PB9 *	I/O	GPIO_Output	test pin
47	VSS	Power		
48	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



# 5. Software Project

## 5.1. Project Settings

Name	Value	
Project Name	curswitch	
Project Folder	/home/deh/dehProjects/curswitch	
Toolchain / IDE	Makefile	
Firmware Package Name and Version	STM32Cube FW_F1 V1.8.3	
Application Structure	Basic	
Generate Under Root	No	
Do not generate the main()	No	
Minimum Heap Size	0x200	
Minimum Stack Size	0x400	

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

## 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_USART1_UART_Init	USART1
5	MX_ADC1_Init	ADC1
6	MX_TIM4_Init	TIM4
7	MX_TIM1_Init	TIM1

# 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F1
Line	STM32F103
мси	STM32F103C8Tx
Datasheet	DS5319_Rev17

## 6.2. Parameter Selection

Temperature	25
Vdd	3.3

## 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


## 6.4. Sequence

	T	
Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	No Scale	No Scale
Fetch Type	FLASH	n/a
CPU Frequency	72 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP
Clock Source Frequency	8 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	27 mA	14 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	90.0	0.0
Ta Max	100.1	105
Category	In DS Table	In DS Table

## 6.5. Results

Sequence Time	1 ms	Average Current	2.71 mA
Battery Life	1 month, 21 days,	Average DMIPS	61.0 DMIPS
	17 hours		

## 6.6. Chart



# 7. Peripherals and Middlewares Configuration

7.1. ADC1 mode: IN0 mode: IN2 mode: IN4 mode: IN7

mode: Temperature Sensor Channel

mode: Vrefint Channel7.1.1. Parameter Settings:

ADCs\_Common\_Settings:

Mode Independent mode

ADC\_Settings:

Data Alignment

Scan Conversion Mode

Continuous Conversion Mode

Discontinuous Conversion Mode

Right alignment

Enabled

Enabled

Disabled

ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable

Number Of Conversion 6 \*

External Trigger Conversion Source Regular Conversion launched by software

Rank 1

Channel Channel 0

Sampling Time 28.5 Cycles \*

<u>Rank</u> **2** \*

Channel 2 \*
Sampling Time 28.5 Cycles \*

<u>Rank</u> 3 \*

Channel 4 \*
Sampling Time 28.5 Cycles \*

Rank 4 \*

Channel 7 \*
Sampling Time 28.5 Cycles \*

<u>Rank</u> 5 \*

Channel Temperature Sensor \*

Sampling Time 239.5 Cycles \*

<u>Rank</u> 6 \*

Channel Vrefint \*

Sampling Time 239.5 Cycles \*

ADC\_Injected\_ConversionMode:

Enable Injected Conversions Disable

WatchDog:

Enable Analog WatchDog Mode false

#### 7.2. RCC

### High Speed Clock (HSE): Crystal/Ceramic Resonator

### 7.2.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Prefetch Buffer Enabled

Flash Latency(WS) 2 WS (3 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

### 7.3. SYS

**Debug: Serial Wire** 

**Timebase Source: TIM2** 

#### 7.4. TIM1

**Clock Source : Internal Clock** 

Channel1: Output Compare No Output Channel2: Output Compare No Output Channel3: Output Compare No Output Channel4: Output Compare No Output

#### 7.4.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 36000 \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 65535
Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0
auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**Break And Dead Time management - BRK Configuration:** 

BRK State Disable
BRK Polarity High

**Break And Dead Time management - Output Configuration:** 

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

**Output Compare No Output Channel 1:** 

Mode Frozen (used for Timing base)

Pulse (16 bits value) 0

Output compare preload Disable

CH Polarity High

CH Idle State Reset

**Output Compare No Output Channel 2:** 

Mode Frozen (used for Timing base)

Pulse (16 bits value) 0

Output compare preload Disable

CH Polarity High

CH Idle State Reset

**Output Compare No Output Channel 3:** 

Mode Frozen (used for Timing base)

Pulse (16 bits value) 0

Output compare preload Disable

CH Polarity High

CH Idle State Reset

**Output Compare No Output Channel 4:** 

Mode Frozen (used for Timing base)

Pulse (16 bits value) 0

Output compare preload Disable
CH Polarity High
CH Idle State Reset

7.5. TIM4

mode: Clock Source

**Channel3: PWM Generation CH3** 

7.5.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 0
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 14400-1 \*
Internal Clock Division (CKD) No Division
auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**PWM Generation Channel 3:** 

Mode PWM mode 1

Pulse (16 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High

7.6. USART1

**Mode: Asynchronous** 

7.6.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 7.7. FREERTOS

### Interface: CMSIS\_V1

#### 7.7.1. Config parameters:

API:

FreeRTOS API CMSIS v1

Versions:

FreeRTOS version 10.0.1 CMSIS-RTOS version 1.02

Kernel settings:

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

TICK\_RATE\_HZ 1000 MAX\_PRIORITIES MINIMAL\_STACK\_SIZE 128 16 MAX\_TASK\_NAME\_LEN USE\_16\_BIT\_TICKS Disabled IDLE\_SHOULD\_YIELD Enabled USE\_MUTEXES Fnabled USE\_RECURSIVE\_MUTEXES Disabled USE\_COUNTING\_SEMAPHORES Disabled QUEUE\_REGISTRY\_SIZE USE\_APPLICATION\_TASK\_TAG Disabled ENABLE\_BACKWARD\_COMPATIBILITY Enabled USE\_PORT\_OPTIMISED\_TASK\_SELECTION Enabled USE\_TICKLESS\_IDLE Disabled

**Memory management settings:** 

RECORD\_STACK\_HIGH\_ADDRESS

USE\_TASK\_NOTIFICATIONS

Memory Allocation Dynamic / Static

Enabled Disabled

TOTAL\_HEAP\_SIZE 7200 \*

Memory Management scheme heap\_4

Hook function related definitions:

USE\_IDLE\_HOOK Disabled

USE\_TICK\_HOOK Disabled

USE\_MALLOC\_FAILED\_HOOK Disabled

USE\_DAEMON\_TASK\_STARTUP\_HOOK Disabled

CHECK\_FOR\_STACK\_OVERFLOW Option2 \*

Run time and task stats gathering related definitions:

GENERATE\_RUN\_TIME\_STATS Disabled
USE\_TRACE\_FACILITY Disabled
USE\_STATS\_FORMATTING\_FUNCTIONS Disabled

#### Co-routine related definitions:

USE\_CO\_ROUTINES Disabled MAX\_CO\_ROUTINE\_PRIORITIES 2

#### Software timer definitions:

USE\_TIMERS Enabled \*

TIMER\_TASK\_PRIORITY 2
TIMER\_QUEUE\_LENGTH 10
TIMER\_TASK\_STACK\_DEPTH 256

#### Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

#### 7.7.2. Include parameters:

#### Include definitions:

vTaskPrioritySet Enabled uxTaskPriorityGet Enabled Enabled vTaskDelete vTaskCleanUpResources Disabled vTaskSuspend Enabled vTaskDelayUntil Disabled vTaskDelay Enabled xTaskGetSchedulerState Enabled xTaskResumeFromISR Enabled xQueueGetMutexHolder Disabled xSemaphoreGetMutexHolder Disabled Disabled pcTaskGetTaskName uxTaskGetStackHighWaterMark Enabled \* xTaskGetCurrentTaskHandle Enabled \* Disabled eTaskGetState xEventGroupSetBitFromISR Disabled xTimerPendFunctionCall Disabled xTaskAbortDelay Disabled xTaskGetHandle Enabled \*

#### 7.7.3. Advanced settings:

#### Newlib settings (see parameter description first):

USE\_NEWLIB\_REENTRANT Disabled

Project settings (see parameter description first):

Use FW pack heap file	Enabled
* User modified value	

# 8. System Configuration

# 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA0-WKUP	ADC1_IN0	Analog mode	n/a	n/a	Supply_5V
	PA2	ADC1_IN2	Analog mode	n/a	n/a	Battery current sensor
	PA4	ADC1_IN4	Analog mode	n/a	n/a	spare_current_sensor
	PA7	ADC1_IN7	Analog mode	n/a	n/a	Supply_12V
RCC	PD0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PD1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
TIM4	PB8	TIM4_CH3	Alternate Function Push Pull	n/a	Low	FET drive curswitch #1 \$U26-2
USART1	PA9	USART1_TX	Alternate Function Push Pull	n/a	High *	
	PA10	USART1_RX	Input mode	No pull-up and no pull-down	n/a	
GPIO	PC13- TAMPER- RTC	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	BP green LED
	PC14- OSC32_IN	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	DMOC FET gate driver
	PB9	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	test pin

## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
USART1_RX	DMA1_Channel5	Peripheral To Memory	Low
USART1_TX	DMA1_Channel4	Memory To Peripheral	Low
ADC1	DMA1_Channel1	Peripheral To Memory	Low

## USART1\_RX: DMA1\_Channel5 DMA request Settings:

Mode: Circular \*

Peripheral Increment: Disable

Memory Increment: Enable \*

Peripheral Data Width: Byte
Memory Data Width: Byte

### USART1\_TX: DMA1\_Channel4 DMA request Settings:

Mode: Normal
Peripheral Increment: Disable
Memory Increment: Enable \*

Peripheral Data Width: Byte Memory Data Width: Byte

### ADC1: DMA1\_Channel1 DMA request Settings:

Mode: Circular \*

Peripheral Increment: Disable

Memory Increment: Enable \*

Peripheral Data Width: Half Word

Memory Data Width: Half Word

# 8.3. NVIC configuration

# 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Prefetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
DMA1 channel1 global interrupt	true	5	0
DMA1 channel4 global interrupt	true	5	0
DMA1 channel5 global interrupt	true	5	0
TIM2 global interrupt	true	0	0
USART1 global interrupt	true	10	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1 and ADC2 global interrupts	unused		
TIM1 break interrupt	unused		
TIM1 update interrupt	unused		
TIM1 trigger and commutation interrupts	unused		
TIM1 capture compare interrupt	unused		
TIM4 global interrupt	unused		

## 8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Prefetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	false	false
Debug monitor	false	true	false
Pendable request for system service	false	false	false
System tick timer	false	false	true
DMA1 channel1 global interrupt	false	true	true

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
DMA1 channel4 global interrupt	false	true	true
DMA1 channel5 global interrupt	false	true	true
TIM2 global interrupt	false	true	true
USART1 global interrupt	false	true	true

<sup>\*</sup> User modified value

# 9. System Views

- 9.1. Category view
- 9.1.1. Current



## 10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/CD00161566.pdf

Reference http://www.st.com/resource/en/reference\_manual/CD00171190.pdf

manual

Programming http://www.st.com/resource/en/programming\_manual/CD00228163.pdf

manual

Programming http://www.st.com/resource/en/programming\_manual/CD00283419.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/CD00190234.pdf

Application note http://www.st.com/resource/en/application\_note/CD00160362.pdf

Application note http://www.st.com/resource/en/application\_note/CD00164185.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167326.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00032987.pdf

Application note http://www.st.com/resource/en/application\_note/DM00033267.pdf

Application note http://www.st.com/resource/en/application\_note/DM00033344.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00052530.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application\_note/DM00160482.pdf http://www.st.com/resource/en/application\_note/DM00156964.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00209695.pdf Application note http://www.st.com/resource/en/application\_note/DM00220769.pdf http://www.st.com/resource/en/application\_note/DM00257177.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00272912.pdf http://www.st.com/resource/en/application note/DM00236305.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00296349.pdf Application note http://www.st.com/resource/en/application note/DM00325582.pdf Application note http://www.st.com/resource/en/application note/DM00327191.pdf Application note http://www.st.com/resource/en/application\_note/DM00354244.pdf Application note http://www.st.com/resource/en/application\_note/DM00315319.pdf Application note http://www.st.com/resource/en/application\_note/DM00380469.pdf Application note http://www.st.com/resource/en/application\_note/DM00395696.pdf http://www.st.com/resource/en/application\_note/DM00493651.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00536349.pdf Application note http://www.st.com/resource/en/application\_note/DM00725181.pdf