### ELEX 7660 Team #1 Report

Neil Dehoog Joshua Lang Set 6T

# **Automated Fishing Hook**

## 9<sup>th</sup> April 2018

Introduction and Objectives	2
Achievement	2
Operation	2
Resources	7
Conclusion	7
Appendix A: Code	8
SV Module: Fish.sv Top Level	8
SV Module: Control.sv	10
SV Module: Colseq.sv	12
SV Module: Decode7.sv	12
SV Module: kpdecode.sv	13
SV Module: mode.sv	14
SV Module: motor.sv	14
SV Module: motor_decode.sv	16
SV Module: optics.sv	16
SV Module: pulse.sv	16

Figure 1: Block diagram of the overall system	2
Figure 2: Block diagram of Mode.sv	3
Figure 3: Block diagram of Motor.sv	3
Figure 4: Block diagram Motor_decode.sv	4
Figure 5: Block diagram for the pulse.sv	5
Figure 6: Block diagram of colseq.sv	5
Figure 7: Block diagram for optics.sv	5
Figure 8: Block diagram for decode7.sv	6

#### **Introduction and Objectives**

This project was initiated as a means of increasing the efficiency of downrigger fishing devices. The efficiency of these devices is directly related to their ability to maintain a set distance off of the bottom of the ocean floor. We made a proof of concept model that could achieve a fixed distance above a floating reference point. To do this we utilized the following hardware:

- Close range IR sensor to prevent over reeling in
- Ultrasonic distance sensor to gauge ground distance
- Stepper motor to accurately control line length
- SPST switch to toggle between manual mode and autonomous
- 4x4 keypad to control line level manually
- 7-segment display to show which key is being utilized
- Cyclone IV FPGA board as a control system

For the construction of the control system we programmed the FPGA board using Quartus v17.1 and monitored key sensor outputs using the Quartus signaltap addon.

#### **Achievement**

We have achieved all of our set objectives for the automated fishing hook:

- Using the code we written for the keypad to control the motor in manual operations of the fishing hook.
- Used an ultrasonic distance sensor to measure distance to the artificial ground.
- In order to reel in the fishing line we used a stepper motor for the controllability.
- An optic sensor was used to stop the reel going to far.
- An basic SPST switch was used to control operation modes

## Operation




Figure 1: Block diagram of the overall system




Figure 2: Block diagram of Mode.sv




Figure 3: Block diagram of Motor.sv

We had problems initially with the stepper motor because neither of us knew how it operated but debugging using the oscilloscope eventually gave us the right waveform. The next obstacle to figure out the timing for which the motor to operate. We determined that the highest division for the pll is 25000 with took 50 MHz clock down to 2 KHz signal for or motor. After additional testing for other modules we concluded that an 20 KHz signal with an clock divider for the motor resulted for optimum operation.




Figure 4: Block diagram Motor\_decode.sv




Figure 5: Block diagram for the pulse.sv




Figure 6: Block diagram of colseq.sv




Figure 7: Block diagram for optics.sv




Figure 8: Block diagram for decode7.sv

#### Resources

**HC-SR04** Datasheet

**L298N Motor Driver Datasheet** 

Stepper Motor Datasheet

#### Conclusion

Our system functioned as expected. The IR sensor prevented the motor from reeling in too far and damaging the chassis. The ultrasonic sensor maintained distance readings with approximately 1 cm of resolution. The 4x4 keypad, switch and 7-segment display all performed within expectation. Finally, the stepper motor was able to accurately raise or lower the line in accordance with changing ground depth. All of these pieces of hardware working together produced a system that maintained a hook at a set distance above the ground, even with changing ground levels, while preventing damage to the system.

#### **Appendix A: Code**

The following section which includes all the code used in this project.

#### **SV** Module: Fish.sv Top Level

```
module fish ( output logic [3:0] kpc, // column select, active-low
           (* altera attribute = "-name WEAK PULL UP RESISTOR ON" *)
           input logic [3:0] kpr, // rows, active-low w/ pull-ups
          output logic toggle in,
                                      // Input to the toggle switch.
Always High
              input logic toggle out,
                                      // Output from the toggle switch.
Requires a pull up or down resistor
           input logic reset n, CLOCK 50,
              output logic proximity in,
              input logic proximity out,
              output logic LED1,
              output logic LED2,
              output logic LED3,
              output logic LED4,
              output logic LED5,
              output logic LED6,
              output logic LED7,
              output logic LED8,
              output logic line a,
              output logic line b,
              output logic line c,
              output logic line d,
              input logic PW,
              output logic trig,
              input logic echo);
                            // 2kHz clock for keypad scanning
   logic clk ;
                          // a key is pressed
   logic kphit ;
   logic [3:0] num const = 0; // stored value of the last pressed key
   logic toggle;
                                // logic value of the output from the
toggle switch
   logic proximity;
                                // logic value of the input from the
proximity sensor
   logic [1:0] dir = 2'b00;  // Motor direction variable
   logic [3:0] signal;
                             // Motor driver control signal
   logic [39:0] distance;
   logic [31:0] dist test;
   logic [31:0] leng test;
   assign ct = { \{3\{1'b0\}\}, 1'b1\};
   assign toggle in = 0;
   assign proximity in = 1;
```

```
pll pll0 ( .inclk0(CLOCK 50), .c0(clk) );
    decode7 decode7 0
                       (.num const, .leds);
                kpdecode 0 (.kpc, .kpr, .kphit, .num, .num const, .clk,
    kpdecode
.reset n);
                        (.kpr, .clk, .reset n, .kpc);
    colseq colseq 0
    mode mode 0 (.toggle out, .toggle, .clk, .LED1);
    optics optics 0 (.LED2, .proximity out, .proximity, .clk);
    motor motor 0 (.clk, .reset n, .dir, .signal);
    motor decode motor decode 0 (.signal, .clk, .line a, .line b, .line c,
.line d);
    control control 0 (.clk, .toggle, .reset n, .num, .num const, .distance,
.dir, .proximity out, .dist test, .leng test);
    pulse pulse 0 (.clk, .trig, .echo, .distance);
endmodule
// megafunction wizard: %ALTPLL%
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
// ...
module pll ( inclk0, c0);
        input
                  inclk0;
                  c0;
        output
        wire [0:0] sub wire2 = 1'h0;
        wire [4:0] sub wire3;
        wire sub wire0 = inclk0;
        wire [1:0] sub wire1 = {sub wire2, sub wire0};
        wire [0:0] sub wire4 = sub wire3[0:0];
        wire c0 = sub wire4;
        altpll altpll component ( .inclk (sub wire1), .clk
          (sub wire3), .activeclock (), .areset (1'b0), .clkbad
          (), .clkena ({6{1'b1}}), .clkloss (), .clkswitch
          (1'b0), .configupdate (1'b0), .enable0 (), .enable1 (),
          .extclk (), .extclkena (\{4\{1'b1\}\}\), .fbin (1'b1),
          .fbmimicbidir (), .fbout (), .fref (), .icdrclk (),
          .locked (), .pfdena (1'b1), .phasecounterselect
          ({4{1'b1}}), .phasedone (), .phasestep (1'b1),
          .phaseupdown (1'b1), .pllena (1'b1), .scanaclr (1'b0),
          .scanclk (1'b0), .scanclkena (1'b1), .scandata (1'b0),
          .scandataout (), .scandone (), .scanread (1'b0),
          .scanwrite (1'b0), .sclkout0 (), .sclkout1 (),
          .vcooverrange (), .vcounderrange ());
        defparam
                altpll component.bandwidth type = "AUTO",
                altpll component.clk0 divide by = 250,
                altpll component.clk0 duty cycle = 50,
                altpll component.clk0 multiply by = 1,
                altpll component.clk0 phase shift = "0",
```

```
altpl1 component.compensate clock = "CLKO",
altpl1 component.inclk0 input frequency = 20000,
altpll component.intended device family = "Cyclone IV E",
altpll component.lpm hint = "CBX MODULE PREFIX=lab1clk",
altpll_component.lpm type = "altpll",
altpll component.operation mode = "NORMAL",
altpll component.pll type = "AUTO",
altpll_component.port_activeclock = "PORT UNUSED",
altpll component.port areset = "PORT UNUSED",
altpll_component.port_clkbad0 = "PORT UNUSED",
altpll component.port clkbad1 = "PORT UNUSED",
altpll component.port clkloss = "PORT UNUSED",
altpll component.port clkswitch = "PORT UNUSED",
altpll component.port configupdate = "PORT UNUSED",
altpll component.port fbin = "PORT UNUSED",
altpl1 component.port inclk0 = "PORT USED",
altpll component.port inclk1 = "PORT UNUSED",
altpll component.port locked = "PORT UNUSED",
altpll_component.port_pfdena = "PORT UNUSED",
altpll component.port phasecounterselect = "PORT UNUSED",
altpll component.port phasedone = "PORT UNUSED",
altpll component.port phasestep = "PORT UNUSED",
altpll_component.port_phaseupdown = "PORT UNUSED",
altpll component.port pllena = "PORT UNUSED",
altpll component.port scanaclr = "PORT UNUSED",
altpll component.port scanclk = "PORT UNUSED",
altpll component.port scanclkena = "PORT UNUSED",
altpll component.port scandata = "PORT UNUSED",
altpll component.port scandataout = "PORT UNUSED",
altpll_component.port_scandone = "PORT UNUSED",
altpll component.port scanread = "PORT UNUSED",
altpll component.port scanwrite = "PORT UNUSED",
altpll component.port clk0 = "PORT USED",
altpl1 component.port clk1 = "PORT UNUSED",
altpll component.port clk2 = "PORT UNUSED",
altpl1 component.port clk3 = "PORT UNUSED",
altpl1 component.port clk4 = "PORT UNUSED",
altpll component.port clk5 = "PORT UNUSED",
altpll component.port clkena0 = "PORT UNUSED",
altpll component.port clkena1 = "PORT UNUSED",
altpll_component.port_clkena2 = "PORT UNUSED",
altpll component.port clkena3 = "PORT UNUSED",
altpll component.port clkena4 = "PORT UNUSED",
altpll component.port clkena5 = "PORT UNUSED",
altpll component.port extclk0 = "PORT UNUSED",
altpll component.port extclk1 = "PORT UNUSED",
altpll component.port extclk2 = "PORT UNUSED",
altpll component.port extclk3 = "PORT UNUSED",
altpll component.width clock = 5;
```

endmodule

```
module control (input logic clk,
                input logic toggle,
                input logic proximity out,
                input logic reset n,
                input logic [3:0] num,
                input logic [3:0] num const,
                input logic [39:0] distance,
                output logic [1:0] dir,
                output logic [31:0] dist test,
                output logic [31:0] leng test);
        logic reset = 1;
                                            // Required to reel the wire all
the way in on reset
        logic [31:0] max length = 50; // Max length of the wire
        logic [1:0] dir next;
                                       // Next motor direction
        logic [31:0] test = 0;
                                        // Test clock
        logic [31:0] length;
                                        // Length of the wire currently out
        logic [31:0] length next = 0;
    always_comb begin
        dir next = dir;
        length next = length;
        dist test = distance/10000000;
        leng test = length/100000000;
        // Manual mode
        if (toggle) begin
            unique case(num)
                10: dir next = 2'b10;
                11: dir next = 2'b11;
                default: dir next = 2'b00;
            endcase
        end
        // Automatic mode
        if (!toggle) begin
            if ((length/10000000) < (distance/10000000))</pre>
                dir next = 2'b11;
            if ((length/10000000) > (distance/10000000))
                dir_next = 2'b10;
            if ((length/10000000) == (distance/10000000))
                dir next = 2'b00;
        end
```

```
// Length Adjustments
        unique case(dir)
            2'b00: length next = length next;
            2'b10: length next = length next - 500;
            2'b11: length next = length next + 500;
        endcase
        if (!proximity out)
            length next = 0;
        if (length next[31])
            length next = 0;
    end
    always ff @(posedge clk) begin
        if (!proximity out && dir next == 2'b10)
            dir <= 2'b00;
        else if ((length/10000000) > max length) && (dir next == 2'b11))
            dir <= 2'b00;
        else
            dir <= dir next;</pre>
        length <= length next;</pre>
    end
endmodule
SV Module: Colseq.sv
module colseq
                (input logic [3:0] kpr,
                input logic clk,
                input logic reset n,
                output logic [3:0] kpc);
    logic [3:0] kpc next;
    always comb begin
        // Check for a reset press
        if(!reset n)
            kpc next = 4'b0111;
        // Hold the current column if any rows are low
        else if (kpr != 4'b1111)
            kpc next = kpc;
        // Change the low column to the next in sequence
        else
```

```
case(kpc)
                4'b0111: kpc next = 4'b1011;
                4'b1011: kpc next = 4'b1101;
                4'b1101: kpc next = 4'b1110;
                4'b1110: kpc next = 4'b0111;
                default: kpc next = 4'b0111;
            endcase
    end
    always @(posedge clk) begin
        kpc <= kpc next;</pre>
    end
endmodule
SV Module: Decode7.sv
module decode7 (input logic [3:0] num const,
                output logic [7:0] leds);
    always comb begin
        unique case (num const) // Segments are active low
            0: leds = 8'b1100 0000; // Segments for a 0
            1: leds = 8'b1111 1001; // Segments for a 1
            2: leds = 8'b1010 0100; // Segments for a 2
            3: leds = 8'b1011 0000; // Segments for a 3
            4: leds = 8'b1001 1001; // Segments for a 4
            5: leds = 8'b1001 0010; // Segments for a 5
            6: leds = 8'b1000 0010; // Segments for a 6
            7: leds = 8'b1111_1000; // Segments for a 7
            8: leds = 8'b1000 0000; // Segments for a 8
            9: leds = 8'b1001 0000; // Segments for a 9
            10: leds = 8'b1000 1000; // Segments for a A
            11: leds = 8'b1000 0011; // Segments for a B
           12: leds = 8'b1100 0110; // Segments for a C
            13: leds = 8'b1010 0001; // Segments for a D
            14: leds = 8'b1000 0110; // Segments for an E
            15: leds = 8'b1000 1110; // Segments for a F
            default: leds = 8'b1100 0000; // Defaut is 0
        endcase
    end
endmodule
SV Module: kpdecode.sv
module kpdecode (input logic [3:0] kpc,
                input logic [3:0] kpr,
                input logic clk, reset n,
                output logic kphit,
                output logic [3:0] num,
                output logic [3:0] num const);
    always comb begin
        // Selects the correct LED output
```

```
// for a given row and column input
    unique case (kpr) // Active low
        4'b1110:
                   unique case (kpc) // Active low
                         4'b1110: num = 13;
                         4'b1101: num = 15;
                         4'b1011: num = 0;
                         4'b0111: num = 14;
                         default: num = 99;
                    endcase
                    unique case (kpc) // Active low
        4'b1101:
                        4'b1110: num = 12;
                         4'b1101: num = 9;
                        4'b1011: num = 8;
                         4'b0111: num = 7;
                         default: num = 99;
                    endcase
        4'b1011:
                    unique case (kpc) // Active low
                         4'b1110: num = 11;
                         4'b1101: num = 6;
                         4'b1011: num = 5;
                         4'b0111: num = 4;
                         default: num = 99;
                    endcase
        4'b0111:
                    unique case (kpc) // Active low
                         4'b1110: num = 10;
                         4'b1101: num = 3;
                         4'b1011: num = 2;
                         4'b0111: num = 1;
                         default: num = 99;
                    endcase
        default:
                    num = 99;
    endcase
    // Modifies kbhit based on if a key is
    // being pressed or not
    if (kpr == 4'b1111)
        kphit = 0;
    else
        kphit = 1;
always_ff @(posedge clk) begin
    if (kphit)
        num const <= num;</pre>
    else if (!reset n)
        num const <= 0;</pre>
        num const <= num const;</pre>
```

end

end

#### endmodule

```
SV Module: mode.sv
module mode (input logic toggle out,
                input logic clk,
                output logic LED1,
                output logic toggle);
    always ff @(posedge clk) begin
        toggle <= toggle out;</pre>
       LED1 <= toggle;
    end
endmodule
SV Module: motor.sv
module motor(input logic clk,
                input logic reset n,
                input logic [1:0] dir,
                output logic [3:0] signal);
    localparam pos stop = 0;
    localparam pos 1 = 1;
    localparam pos 2 = 2;
    localparam pos 3 = 4;
    localparam pos 4 = 8;
    logic[3:0] pos next;
    logic [8:0] count;
    always_comb begin
        if(!reset n) begin
            pos next = pos stop;
        end
        else begin
            if (dir[1]) begin
                if (dir [0]) begin
                    unique case (signal)
                        pos stop: pos next = pos 1;
                        pos 1: pos next = pos 2;
                        pos 2: pos next = pos 3;
                        pos_3: pos_next = pos_4;
                        pos 4: pos next = pos 1;
```

```
default: pos next = '0;
                     endcase
                end
                else begin
                    unique case (signal)
                         pos stop: pos next = pos 4;
                         pos 1: pos next = pos 4;
                         pos_2: pos_next = pos_1;
                         pos 3: pos next = pos 2;
                         pos 4: pos next = pos 3;
                         default: pos next = '0;
                     endcase
                end
            end
            else begin
                    pos next = pos stop;
            end
        end
    end
    always_ff @(posedge clk) begin
        if (count == 511)
            signal <= pos next;</pre>
        else
            signal <= signal;</pre>
        count <= count + 1;</pre>
    end
endmodule
SV Module: motor_decode.sv
module motor decode(input logic [3:0] signal,
                     input logic clk,
                     output logic line a,
                    output logic line b,
                     output logic line c,
                     output logic line d);
    always_ff @(posedge clk) begin
        line a <= signal[0];</pre>
```

```
line b <= signal[2];</pre>
        line_c <= signal[1];</pre>
        line d <= signal[3];</pre>
    end
endmodule
SV Module: optics.sv
module optics
                 (input logic proximity out,
                     input logic clk,
                     output logic proximity,
                     output logic LED2);
    always ff @(posedge clk) begin
        proximity <= proximity out;</pre>
        LED2 <= proximity;
    end
endmodule
SV Module: pulse.sv
module pulse (input logic clk,
                         output logic trig,
                         input logic echo,
                         output logic [39:0] distance);
    logic [13:0] count= '0;
    logic [31:0] pulsewidth = '0;
    always ff @(posedge clk) begin
        if (count == 0 || count == 1)
            trig <= '1;
        else
            trig <= '0;
        count <= count + 1;</pre>
        if (echo)
            pulsewidth <= pulsewidth + 1;</pre>
        else if (~echo)
            pulsewidth <= 0;</pre>
    end
    always_ff @(negedge echo) begin
        distance <= pulsewidth * 5 / 58 * 10000000;
    end
```

endmodule