FRAME

Captured frames are read out over usb in muliples of 1024 bytes. Each 'frame' of data contains a HEADER, CONFIG, FRAME DATA, and enought FILLER data to fill the last USB packet. The size of the FRAME DATA is given by FRAMESIZE contained in the HEADER. Since the usb transfers are send in multiples of 1024 bytes the MAGIC fields in the HEADER can be used by drivers and applications to synchronize USB reads to the HEADER and subsequent FRAME DATA. FILLER is used to padd the FRAMEDATA to the next 1024 byte boundary. All data is transfered in **BIG ENDIAN** format.

	Basic Fran	ne Layout
Word idx	# of bytes	
0	20	HEADER
10	108	HEADER PADDING
64	128	CONFIG DATA
128	768	CONFIG FILLER
512	N	FRAME DATA
	-	FRAME FILLER

			•		,											
							ŀ	HEADEF	₹							
#0 / #1	MAGIC															
	31	30	29	28	27	26	25	24	23 SICH	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8 MA (7 SICL	6	5	4	3	2	1	0
		MAGICH MAGICL			to 0xDDDD to 0xDDDD											
#2 / #3	TEMP															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									?							
	15	14	13	12	11	10	9	8	7 ?	6	5	4	3	2	1	0
		?		ould be temp		oded here	somehow.	Todo- fugui	e out how	temp is code	ed					
		?	* for temp	erature mon	itoring											
#4 / #5	ETS DEL	AY														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									?			· ·				
		?	ETS dela	у												
#6 / #7	ETS MIN															
#61#1			-00	00	07	00	0.5	0.4	00		04	00	40	40	47	4.0
	31	30	29	28	27	26	25	24	23 ?	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									?							
		?	ETS min													
#8 / #9	ETS MAX	(
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									?							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		?	ETS max													
#10 - #127	HEADER	PADDING														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									-							

These bytes are reserved

CONFIG DATA

The configuration data is sent in the header of every frame. It gives context for the FRAME DATA

ADC_control_reg_addr

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CRA	[0:15]							

CRA[0:15]

This value should always be set to 0x000D. No idea why...

#1 ADC control reg data

											CDE	0[0:7]			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

CRD[0:7]

Allows setting the mode. No idea what the different modes do though... you probably just want to set it to normal

BIN	HEX	Mode
00000000	00	NORMAL
00000010	02	TEST

#2 / #3 VGAINA / VGAINB


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-								VGAIN	x[0:11]					

VGAINx[0:11]

VGAINx is used to configure the desired gain of the analog input stage for each channel. Internally a voltage between -1.8 and 1.8 volts is produced which corresponds to a VGAIN value of 0 and 4095 respectively. This voltage is fed to the variable gain amplifier wich in turn provides an analog gain between approximately 0db and 24db. The VGA itself is referenced to 0v at approximately 12db. This in combination with the ATT bit provides the total attenuation/amplification per channel. These values and graphs are approximate. Callibration is required.


VGAINx	HEX	GAIN (DB)
0	0000	0
1365	0555	0
3413	0D55	24
4095	0FFF	24







CHB — CHA att — CHB att



#4 / #5 OFFSETA / OFFSETB



- CHA -

OFFSETx[0:15]

Ground reference for measurments. This is a 12 bit twos complement signed value in the range of -2048 to 2047. The Ground reference is produced by a DAC and fed to the Vcom of the differential input amplifier. Positive values move the sampled values down. Negative values move samples values up.

CTRL #6

#7

15 ADCINT CNGA GNDB ATTA ATTB ETS ACB ACA

ETS

ATTR

ADCINT Set to 1 to connect Channel 1 to both ADC inputs (and disconnect the analog input channel 2)

ACA Set to 1 to enable DC coupling Set to 1 to enable DC coupling ACB CNGA Set to 1 to ground channel A **GNDB** Set to 1 to ground channel B ATTA Set to 1 to attenuate channel A

Set to 1 to attenuate channel B

ATTx		Rt		Rb	Vgain	db
1	R10	47,00	R9	953,00	0,0470	-26,5580
0	R16	953,00	R15	49,90	0,9502	-0,4433
* approxima	te					

TRIGGER_MODE

12 11 10 REARM

TMOD[0:1] Trigger mode selection bits

BIN	HEX	Mode	
00	0000	Auto	Automatically switch between Normal and continuous mode
01	0001	Normal	A capture is made whenever the trigger event occurs
10	0002	Single	The capture is only triggered once.
11	0003	Continuous	Capture is triggered immediatly after the previous one. Other trigger settings are ignored

REARM

Rearms the trigger system. Set this bit to 1 to rearm the trigger in single mode.

#8 TRIGGER_SOURCE

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														TSRC	

TSRC[0:2] Selects the source of the trigger event

BIN	HEX	Source
000	0000	CH-A
001	0001	СН-В
010	0002	AWG-1
011	0003	AWG-2
100	0004	External
xxx	xxxx	Reserved

#9 TRIGGER_SLOPE

														т	el D
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

TSLP[0:1] Selects the slope of the trigger event

BIN	HEX	Direction
00	0000	Rising
01	0001	Falling
10	0002	Both
xx	xxxx	Reserved

#10 TRIGGER LEVEL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-								TLVL					-

TLVL[0:10]

Sets the trigger level for the trigger event. A trigger event will occur in the associated trigger mode when the sampled value passes the trigger level

#11 TRIGGERHYST

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-								THYST					

THYST[0:10]

Sets the hysteresis for the trigger event. This value can be between 0 and TLVL. The lower value of the trigger is given by TLVL-THYST. The upper value is given by TLVL. Min 0. Max 1023-TLVL

#12 PRETRIGGER

- 1								TO	PRF							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

TPRE[0:15] Sets the number of samples before the trigger in steps of 1024

#13 TIMEBASE

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-								TBASE		

TBASE[0:4] Sets the timebase. This is effectively the sample rate

BIN	HEX	Timebase
00000	0000	2ns
00001	0001	4ns
00010	0002	8ns
00011	0003	20ns
00100	0004	40ns
00101	0005	80ns
00110	0006	200ns
00111	0007	400ns
01000	8000	800ns
01001	0009	2us
01010	000A	4us
01011	000B	8us
01100	000C	20us
01101	000D	40us
01110	000E	80us
01111	000F	200us
10000	0010	400us
10001	0011	800us
10010	0012	2ms
10011	0013	4ms
10100	0014	8ms
10101	0015	20ms
xxxxx	xxxx	
11111	001F	4ns-ETS

#14 / #15 HOLDOFF

31	30	29	28	27	26	25	24 HOLD	23 OFFH	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							HOLD	OFFL							

#16 /	#17	FRAMESIZE

#16 / #17	ERAMES	:I7F														
,,101,,11	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	FRAMI 8	7	6	5	4	3	2	1	0
		FRAMES	:175	Gives the r	number of s	amples in th	ne hody of t	FRAME the frame. The		he SAMDI F	= DATA in h	vtoe ie ED/	MESI7E*/		to the nev	t multiple
"40			nzc	of 1024	iumber of 3	ampies in a	ic body or t	are name. Tr	10 3120 01 0	ne or twi Et	_	ytes 15 1 10	WILOIZE 4	rounded ap	to the nex	mulapie
#18	AWG1-C	NF0 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				-				AWG1EN			-	•		AGW1		
		AWG1EN		Set this bit			rary wavefo	orm generate	or							
		BIN	HEX	Mode]	0.0										
		0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 xxxx	0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 xxxx	reserved custom sin cos triangle saw square delta dc* noise reserved												
				*To use the	e generator	in dc mode	. The value	must be se	to 0 and t	he offset us	ed to set th	e desired o	utput voltag	je		
#19	AWG1-C	NF1 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	?	?	?	?	11	10	y	0	,	AWG		4	3			
#20	AWG1-0	AWG1V0	DL	arbitrary wa	aveform ge	nerator amp	olitude. Uns	signed								
#20	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		AWG10F	-				-t T	omplement. S	Name of	AWG10	OFFSET					
				R = 100 IFS = 32 * Vo1 = R * I	1,25 * 4700 FS * AWG1 FS * (4096) LOFFSET / - – AWG1OF	4096									
#21 / #22	AWG1-D 31	ELTA 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	31	30	29	20	21	20	25	DEL ^T		22	21	20	19	10	17	10
	15	14	13	12	11	10	9	8 DEL	7 FAL	6	5	4	3	2	1	0
	Have yet	to figure ou	ıt exactly ho	ow this works												
#23	AWG1-D		10	10	44	10		0	-		-		0			•
	15	14	- 13	12	11	10	9	8	7	6	5 AWG1DUTY	, 4	3	2	1	0
		AWG1DU	TΥ	Duty cycle	of the squa	are wave in	steps of 1/2	2048 %								
#24 - #29	AWG2	Identical	to AWG1													
#30 / #31		PATTERN														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14 -	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Have not d	ocumented	I this yet										
#32	DIGITAL	MASK 1														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Have not d	ocumented	I this yet										
#33 / #34		PATTERN		00	07		0.5	0.4	20	00	04	00	10	40	47	40
	31	-	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#35	DIGITAL MA	ASK 2														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-		Have not do	cumented	this yet										
#36 / #37	DIGITAL PA	ATTERN 3														
	Have not documented this yes Flag Flag														16	
															0	
		-		Have not do	cumented	this vot										
#38	15															
															0	
		-		Have not do	cumented	this vet										
#39 / #40	DIGITAL PA	ATTERN 4		navo not do	oamontoa	ano you										
	15														17	16
	15		13	12	11	10	9	8	7	6	5	4	3	2	1	0
#41	DICITAL MA	NEK 4		Have not do	cumented	this yet										
#41			13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-														
#42	DELAY MAX COUNT 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
# -4 2				12	11	10	9	8	7	6	5	4	3	2	1	0
		-		Llava not da	oumontod.	thic yet										
				Have not uo	cumentea	triis yet										
#43																
	15		13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Have not do	cumented	this yet										
#44									_		_					
	15		13	12	11	10	9	8	/	6	5	4	3	2	1	0
				Have not do	cumented	this yet										
#45				10	44	10	•	0	-		-					•
	15		13	12	11	10	9	8	- /	ь	5	4	3		1	U
#46					_	·	•				_					
	15	14	13	-	11	10			-	0	3					0
				Have not do	cumented	this yet										
#47			13	12	11	10	9	8	7	6	5	4	3	2	1	0
			10	-								WIP	ER			
	V	VIPER				ltage for bo	th inputs ar	nd outputs.	put formula	here for ap	proximatino	g output volt	age of the \	cc_dig DA	С	
#48	DIGITAL DI	RECTION														
	15	14	13	12	11	10	9 -	. 8	7	6	5	4	3	2	1 DIR1	0 DIR0
		DIRO		Not sure but	most likel	v 1 means	outnut and	n means in	nut DIRO se	ets ins 0-5 a	and DIR1 se	ets in 6-11	nrohahly			

Not sure but most likely 1 means output and 0 means input. DIR0 sets ios 0-5 and DIR1 sets io 6-11... probably

DIR0 DIR1

#49	DIGITAL	OUTPUT WO	RD													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		?														
#50	DIGITAL	OUTPUT MA	sĸ													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		?						_								
#51/#52	DIGITAL	SAMPLING O	CLOCK F	PRESCALER												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	q			6		4	3	2	1	0
		14	10	12	11	10	<u> </u>			0		-	<u> </u>			
#53	15															
	15	14	13		11	10			7	6	5			2	1	0
									How big is	the window	?					
#54 - #63																
	7 DIGITAL OUTPUT MASK 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 7 2 DIGITAL SAMPLING CLOCK PRESCALER 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 PRESCALERH 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 ADC SAMPLE AVERAGING 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CHA CHB Set to 1 to enable moving average of channel A CHB Set to 1 to enable moving average of channel B 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 These bytes are reserved. These bytes are reserved. 127 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 These bytes are reserved. 127 CFILLERH 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 These bytes are reserved.														16	
	15	14	13	12	11	10	9			6	5	4	3	2	1	0
				These byte	s are reserv	ed.			-							
#64 - #127	7															#192
		30	29	28	27	26	25			22	21	20	19	18	17	16
								CFIL	LERH							
	15	14	13	12	11	10	9			6	5	4	3	2	1	0
		CFILLERH CFILLERL		Always set Always set												

SAMPLE DATA

The Sample data is a block of FRAMESIZE samples. Each sample contains the A channel, B channel, and digital values encoded in two 16bit words.

#0 to FRAMESIZE*2

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				SAMP	LE A							SAM	PLE B		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SAMF	PLE B		D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

SAMPLE A Channel A sample value
SAMPLE B Channel B sample value
D0-D11 Digital input sample value

FILLER

 ${\sf USB}\ transfers\ are\ always\ made\ in\ chunks\ of\ 1024\ bytes.\ So\ the\ last\ chunk\ in\ the\ SAMPLE\ data\ is\ padded\ out\ with\ {\sf FILLER}\ data$

0 to next boudary of 1024 bytes

15 14 12 12 12 12 12 12 13 14 15	31	30	29	28	27	26	25	24 FFIL	23 LERH	22	21	20	19	18	17	16
15 14 13 12 11 10 9 8 / 0 5 4 3 2 1 1		14	13		11	10	9	8	7	6	5	4	3	2	1	0

FFILLERH Always 0x0000 FFILLERL Always 0x0000