FRAME

Captured frames are read out over usb in muliples of 1024 bytes. Each 'frame' of data contains a HEADER, CONFIG, FRAME DATA, and enought FILLER data to fill the last USB packet. The size of the FRAME DATA is given by FRAMESIZE contained in the HEADER. Since the usb transfers are send in multiples of 1024 bytes the MAGIC fields in the HEADER can be used by drivers and applications to synchronize USB reads to the HEADER and subsequent FRAME DATA. FILLER is used to padd the FRAMEDATA to the next 1024 byte boundary. All data is transfered in **BIG ENDIAN** format.

	Basic Fran	ne Layout
Word idx	# of bytes	
0	20	HEADER
10	108	HEADER PADDING
64	128	CONFIG DATA
128	768	CONFIG FILLER
512	N	FRAME DATA
	-	FRAME FILLER

			•		,											
							ŀ	HEADEF	₹							
#0 / #1	MAGIC															
	31	30	29	28	27	26	25	24	23 SICH	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8 MA (7 SICL	6	5	4	3	2	1	0
		MAGICH MAGICL			to 0xDDDD to 0xDDDD											
#2 / #3	TEMP															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									?							
	15	14	13	12	11	10	9	8	7 ?	6	5	4	3	2	1	0
		?		ould be temp		oded here	somehow.	Todo- fugui	e out how	temp is code	ed					
		?	* for temp	erature mon	itoring											
#4 / #5	ETS DEL	AY														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									?			· ·				
		?	ETS dela	у												
#6 / #7	ETS MIN															
#61#1			-00	00	07	00	0.5	0.4	00		04	00	40	40	47	4.0
	31	30	29	28	27	26	25	24	23 ?	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									?							
		?	ETS min													
#8 / #9	ETS MAX	(
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									?							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		?	ETS max													
#10 - #127	HEADER	PADDING														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									-							

These bytes are reserved

CONFIG DATA

The configuration data is sent in the header of every frame. It gives context for the FRAME DATA

ADC_control_reg_addr

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CRA[0:15]														

CRA[0:15]

This value should always be set to 0x000D. No idea why...

#1 ADC_control_reg_data

											CDE	0[0:7]			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

CRD[0:7]

Allows setting the mode. No idea what the different modes do though... you probably just want to set it to normal

BIN	HEX	Mode
00000000		NORMAL
00000010	02	TEST

#2 / #3 VGAINA / VGAINB


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-								VGAIN	x[0:11]					

VGAINx[0:11]


VGAINx is used to configure the desired gain of the analog input stage for each channel. Internally a voltage between -1.8 and 1.8 volts is produced which corresponds to a VGAIN value of 0 and 4095 respectively. This voltage is fed to the variable gain amplifier wich in turn provides an analog gain between approximately 0db and 24db. The VGA itself is referenced to 0v at approximately 12db. This in combination with the ATT bit provides the total attenuation/amplification per channel. These values and graphs are approximate. Callibration is required.

VGAINx	HEX	GAIN (DB)
0	0000	0
1365	0555	0
3413	0D55	24
4095	0FFF	24









CHA — CHB — CHA att — CHB att

#4 / #5 OFFSETA / OFFSETB

OFFSETx[0:15]

Ground reference for measurments. This is a 12 bit twos complement signed value in the range of -2048 to 2047. The Ground reference is produced by a DAC and fed to the Vcom of the differential input amplifier. Positive values move the sampled values down. Negative values move samples values up.

CTRL #6

#7

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				-				ETS	ADCINT	ACA	ACB	CNGA	GNDB	ATTA	ATTB

ETS

ATTB

ADCINT Set to 1 to connect Channel 1 to both ADC inputs (and disconnect the analog input channel 2)

ACA Set to 1 to enable DC coupling Set to 1 to enable DC coupling ACB CNGA Set to 1 to ground channel A **GNDB** Set to 1 to ground channel B ATTA Set to 1 to attenuate channel A

ATTx			Rt		Rb	Vgain	db
	1	R10	47,00	R9	953,00	0,0470	-26,5580
	0	R16	953.00	R15	49 90	0.9502	-0 4433

TRIGGER_MODE

11 10 REARM

approximate

TMOD[0:1] Trigger mode selection bits

BIN	HEX	Mode	
00	0000	Auto	Automatically switch between Normal and continuous mode
01	0001	Normal	A capture is made whenever the trigger event occurs
10	0002	Single	The capture is only triggered once.
11	0003	Continuous	Capture is triggered immediatly after the previous one. Other trigger settings are ignored

REARM Rearms the trigger system. Set this bit to 1 to rearm the trigger in single mode.

Set to 1 to attenuate channel B

#8 TRIGGER_SOURCE

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														TSRC	

TSRC[0:2] Selects the source of the trigger event

BIN	HEX	Source
000	0000	CH-A
001	0001	СН-В
010	0002	AWG-1
011	0003	AWG-2
100	0004	External
xxx	xxxx	Reserved

#9 TRIGGER_SLOPE

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							-							TS	I P

TSLP[0:1] Selects the slope of the trigger event

BIN	HEX	Direction
00	0000	Rising
01	0001	Falling
10	0002	Both
xx	xxxx	Reserved

#10 TRIGGER LEVEL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-								TLVL					-

TLVL[0:10] Signed value that sets the trigger level for the trigger event. A trigger event will occur in the associated trigger mode when the sampled value passes the trigger level

#11 TRIGGERHYST

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										THYST					

THYST[0:10] Sets the hysteresis for the trigger event. This value can be between 0 and TLVL. The lower value of the trigger is given by TLVL-THYST. The upper value is given by TLVL. Min 0. Max 1023-TLVL

#12 PRETRIGGER

- 1								TO	PRF							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

TPRE[0:15] Sets the number of samples before the trigger in steps of 1024

#13 TIMEBASE

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-								TBASE		

TBASE[0:4] Sets the timebase. This is effectively the sample rate

BIN	HEX	Timebase
00000	0000	2ns
00001	0001	4ns
00010	0002	8ns
00011	0003	20ns
00100	0004	40ns
00101	0005	80ns
00110	0006	200ns
00111	0007	400ns
01000	8000	800ns
01001	0009	2us
01010	A000	4us
01011	000B	8us
01100	000C	20us
01101	000D	40us
01110	000E	80us
01111	000F	200us
10000	0010	400us
10001	0011	800us
10010	0012	2ms
10011	0013	4ms
10100	0014	8ms
10101	0015	20ms
xxxxx	XXXX	
11111	001F	4ns-ETS

#14 / #15 HOLDOFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							HOLD	OFFH							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							HOLD	OFFL							

#16 / #17

#32

DIGITAL MASK 1

#16 / #17	ERAMES	:I7F														
,,107,,11	31	30	29	28	27	26	25	24 FRAM	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8 8	7	6	5	4	3	2	1	0
								FRAM								
		FRAMES	IZE	Gives the r of the SAM	umber of sa PLE DATA	amples in the in bytes is	ne body of t FRAMESIZ	he frame. T E*4 rounde	he minimur d up to the	n value is 25 next multiple	66 and mus e of 1024	t be a multi _l	ple of 4 due	to technica	al reasons.	The size
#18	AWG1-C	NF0														
	15	14	13	12	11	10	9	8 AWG1EN	7	6 -	5	4	3	2 AGW1	1 TYPE	0
		AWG1EN	l	Set this bit	to 1 to enal	ole the arbit	rary wavefo		or							
		AGW1TY	PE	Select the	ype of wav	eform										
		BIN	HEX	Mode												
		0000 0001 0010	0000 0001 0002	reserved custom sin												
		0010 0011 0100	0002 0003 0004	cos												
		0100 0101 0110	0004 0005 0006	triangle saw												
		0110 0111 1000	0008 0008	square delta dc*												
		1001 xxxx	0009 xxxx	noise reserved												
		[,		e generator	in dc mode	. The value	must be se	et to 0 and t	he offset us	ed to set the	e desired o	utput voltag	je		
#19	AWG1-C	NF1														
	15	14	13	12	11 SLOPE	10	9	8	7	6	5 VOLTAGE	4	3	2	1	0
		VOLTAG SLOPE	E	arbitrary wa	aveform ger						VOLTAGE					
#20	AWG1-0				J											
	15	14	13	12	11	10	9	8	7	6 OFF:	5 SET	4	3	2	1	0
		OFFSET		arbitrary wa	aveform ger	nerator offs	et. Twos co	mplement.	Signed							
				COUNT = 2	2047-OFFS	ET						Vout				
				R = 100 IFS = 32 * :						2047 2046	1	2,04 2,04				
				Vo1 = R * I Vo1 = R * I	FS * (4096	- COUNT)	/ 4096			1023 47	1024 2000 2047	1,02 0,05				
				Vout = 2,4	^ (VO2 -VOI	.)				0 -47 -1096	2047 2094 3143	0,00 -0,05 -1,09				
										-2048	4095	-2,04				
#21 / #22	AWG1-D	ELTA														
	31	30	29	28	27	26	25	24 DEL	23 TAH	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8 DEL	7 TAI	6	5	4	3	2	1	0
	Have yet	to figure ou	t exactly ho	ow this works												
#23	AWG1-D	UTY														
	15	14	13	12	11	10	9	8	7	6	5 WG1DUTY	4	3	2	1	0
		AWG1DL		Duty cycle	of the squa	re wave in :	steps of 1/2	048 %			WOIDOTT					
#24 - #29																
#30 / #31	AWG2	Identical t														
#50 I #51	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		-														
	15	14 -	13	12	11	10	9	8	7	6	5	4	3	2	1	0

10 9 8 7 6 5 4 3 2 1 0

Have not documented this yet

#33 / #34	DIGITAL P	ATTERN 2														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Have not d	ocumented	this yet										
#35	DIGITAL M	ASK 2														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Have not d	ocumented	this yet										
#36 / #37	DIGITAL P	ATTERN 3														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Have not d	ocumented	this yet										
#38	DIGITAL M	ASK 3														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Have not d	ocumented	this yet										
#39 / #40	DIGITAL P	ATTERN 4														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-		Have not d	ocumented	this yet										
#41	DIGITAL M	ASK 4				,										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Have not d	ocumented	this yet										
#42	DELAY MA	X COUNT 1														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Have not d	ocumented	this yet										
#43	DELAY MA	X COUNT 2														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Have not d	ocumented	this yet										
#44	DELAY MA	X COUNT 3														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Have not d	ocumented	this yet										
#45	DELAY MA	X COUNT 4														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Have not d	ocumented	this yet										
#46	dt_StageSt	art; dtSerial;	dtSerial(Ch	stage at wh	nich capture	e starts! (0,	1, 2, 3); par	allel/serial ı	node; seria	dt_StageS	tart=bit9-bit8	3; dtSerial=t	oit4; dtSeria	dCh=bit3-bi	t0
	15	14	13	- 12	11	10	9 STAGE	8 START	7	6	5	4 SERIAL	3	2 CHAN	1 INEL	0
				Have not d	ocumented	this yet										
#47	DIGITAL IC	VOLTAGE														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

WIPER

This sets the digital voltage for both inputs and outputs. put formula here for approximating output voltage of the vcc_dig DAC VCC_DIG = Volts

#48	DIGITAL	DIRECTION														
	15	14	13	12	11	10	9	- 8	7	6	5	4	3	2	1 DIR1	0 DIR0
		DIR0 DIR1		Not sure bu	t most like	ly 1 means			put. DIR0 s	ets ios 0-5 a	and DIR1 se	ets io 6-11	. probably		DIKI	
#49	DIGITAL	OUTPUT W	ORD													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		?						-								
#50	DIGITAL	OUTPUT MA	SK													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		?														
#51/#52	DIGITAL	SAMPLING	CLOCK F	PRESCALER												
	31	30	29	28	27	26	25	24 PRESC	23 ALERH	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7 ALERL	6	5	4	3	2	1	0
#53	ADC SAM	MPLE AVER	AGING					FRESC	ALLINE							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				-		-	СНА	СНВ			-					
		CHA CHB		Set to 1 to 6					How big is	the window	?					
#54 - #63																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									-							
				These byte	s are reser	ved.										
#64 - #12	7															#192
	31	30	29	28	27	26	25	24 CFIL	23 LERH	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8 CFIL	7 LERL	6	5	4	3	2	1	0
		CFILLERH CFILLERL		Always set Always set												

SAMPLE DATA

The Sample data is a block of FRAMESIZE samples. Each sample contains the A channel, B channel, and digital values encoded in two 16bit words.

#0 to FRAMESIZE*2

31	30	29	28	27 SAMI	26 PLE A	25	24	23	22	21	20	19 SAMF	18 PLE B	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SAI	MPLE B		D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

SAMPLE A Channel A sample value
SAMPLE B Channel B sample value
D0-D11 Digital input sample value

FILLER

USB transfers are always made in chunks of 1024 bytes. So the last chunk in the SAMPLE data is padded out with FILLER data

0 to next boudary of 1024 bytes

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	FFILLERH														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FFILLERL														

FFILLERH Always 0x0000
FFILLERL Always 0x0000