



Ripple Carry test results:



CLA:



First one is rpa, second is cla, so cla is faster
delays:

↳ Path 1	∞	10	9	23	SUB	OVF	14.320	4.588	9.732	∞	input port clock
↳ Path 2	∞	10	9	23	SUB	C15	14.096	4.614	9.482	∞	input port clock
↳ Path 3	∞	10	9	23	SUB	C14	13.745	4.609	9.136	∞	input port clock
↳ Path 4	∞	9	8	23	SUB	C13	13.054	4.457	8.597	∞	input port clock
↳ Path 5	∞	9	8	23	SUB	C12	12.969	4.463	8.507	∞	input port clock
↳ Path 6	∞	8	7	23	SUB	C10	12.147	4.351	7.796	∞	input port clock
Name	Slack ^1	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
↳ Path 1	∞	7	6	5	A0	C12	11.956	4.467	7.489	∞	input port clock
↳ Path 2	∞	6	5	5	A0	C9	11.854	4.345	7.510	∞	input port clock
↳ Path 3	∞	7	6	5	A0	OVF	11.740	4.240	7.500	∞	input port clock
↳ Path 4	∞	7	6	5	A0	C13	11.736	4.233	7.503	∞	input port clock
↳ Path 5	∞	7	6	5	A0	C14	11.546	4.261	7.284	∞	input port clock
↳ Path 6	∞	7	6	5	A0	C15	11.271	4.266	7.005	∞	input port clock

rpa

Resource	Estimation	Available	Utilization %
LUT	23	63400	0.04
IO	50	210	23.81

cla

Resource	Utilization	Available	Utilization %
LUT	33	63400	0.05
IO	50	210	23.81

so cla uses more area

Jodi Günter LAB 3:

First case: $784 + 45 \rightarrow$ we know 829 fits in 16 bit signed
 \rightarrow no overflow

For ripple carry adder:

$$(C_{15}, C_{14}, \dots, C_1) = (0000 \ 0011 \ 0011 \ 1101) = 829$$

So result is correct

$$OVF = 0$$

For CLA: $784 + 45$

$$(C_{15}, \dots, C_1) = (0000 \ 0011 \ 0011 \ 0101) = 829$$

$$OVF = 0$$

So result is correct

Second case: $-4 + -20 = -24$

$$SUB = 0$$

Ripple carry:

$$A = 1111 \ 1111 \ 1111 \ 1100$$

$$B = 1111 \ 1111 \ 1011 \ 1010$$

$$(C_{15}, \dots, C_1) = 1111 \ 1111 \ 1011 \ 0110 = -24$$

$$OVF = 0$$

So result is correct

CLA:

A - B same

$$(C_{15}, C_1) = 1111 \ 1111 \ 1011 \ 0110 = -24$$

$$OVF = 0$$

So result is correct

Third case: $32767 + 1 = 32768 \rightarrow$ does not fit in range,
should give overflow

Ripple: $SUB = 0$

$$A = 0111 \ 1111 \ 1111 \ 1111$$

$$B = 0000 \ 0000 \ 0000 \ 0001$$

$$C = 1000 \ 0000 \ 0000 \ 0000$$

$$OVF = 1$$

} gives overflow
test succeed

CLA:

$$A = 0111 \ 1111 \ 1111 \ 1111$$

$$B = 0000 \ 0000 \ 0000 \ 0001$$

$$C = 1000 \ 0000 \ 0000 \ 0000$$

$$OVF = 1$$

} test succeed

Fourth case: $-2 + -32767 = -32769 \rightarrow$ should be overflow, does not fit 16 bit signed

Ripple: $SUB = 0$

$A = 1111 \quad 1111 \quad 1111 \quad 1110$

$B = 1000 \quad 0000 \quad 0000 \quad 0001$

$C = 0111 \quad 1111 \quad 1111 \quad 1111$

$OVF = 1$

} gives overflow, test succeed

CLA:

$C = 0111 \quad 1111 \quad 1111 \quad 1111$

$OVF = 1$

} gives OVF, works

Fifth case: $784 - 45 = 739 \rightarrow OVF = 0$

Ripple carry adder =

$SUB = 1$

$C = 0000 \quad 0010 \quad 1110 \quad 0011 = 739 \quad OVF = 0$

Then test succeed

CLA:

$C = 0000 \quad 0010 \quad 1110 \quad 0011 = 739, OVF = 0$

Then test succeed

Sixth case: $-4 - -70 = 66 \quad SUB = 1$
 \rightarrow should fit, no overflow

RCA:

$C = 0000 \quad 0000 \quad 0100 \quad 0010 = 66$ } test succeed

$OVF = 0$


CLA

$C = 0000 \quad 0000 \quad 0100 \quad 0010 = 66$ } test succeed

$OVF = 0$

Lab 3:

Sadiq 27 July 2017



FULL ADDER:



So the critical path goes through:

$b_0 \rightarrow \text{XOR}_2 \rightarrow \text{XOR}_2 \rightarrow \text{AND}$
 $\rightarrow \text{OR} \rightarrow C_{in} \text{ as input (15 times, until } D_{15}) \rightarrow \text{XOR} \rightarrow \text{OVf}$
 \downarrow
 1 AND 1 OR



Sadiq 27 July 2017

Lab 3

Sad: GULBEG

27047

447

Then, we found that, delay is:

$$T_2 = 2T_{xor} + T_{AND} + T_{OR} + 15(T_{AND} + T_{OR}) + T_{xor}$$

$$= 3T_{xor} + 16T_{AND} + 16T_{OR} \rightarrow \text{All 2 bit inputs.}$$

Area is gate number we use.

For every bit of b , we use $xor \rightarrow 16 xor$


FA uses 2 xor , 2 AND , 1 $OR \rightarrow 32 xor$, 32 AND , 16 OR

$OUT \rightarrow 1 xor$


$$SUM_2: 49 xor + 32 AND + 16 OR = 97 \text{ gates} \dots$$

Lab 3:

So, 64-bit + 240 + 167



So, longest path is (critical path):



Then,

$$T_{CLA16} = 2T_{XOR} + 4T_{AND4bit} + 4T_{OR4bit} + T_{OVR}$$

$$= 3T_{XOR} + 4T_{AND4bit} + 4T_{OR4bit}$$

Area: every CLA has:

- G₀ to G₃ → 4 AND
- P₀ to P₃ → 4 XOR
- D₀ → 1 OR 1 AND
- P₀ → 2 OR 3 AND
- D₂ → 3 OR 6 AND
- CARRY → 4 OR 10 AND
- SUM_{0,1,2,3} → 4 XOR

Then, since All B inputs have XOR, and OVR has XOR

$$\rightarrow \text{Gate count} = 16\text{AND} + 16\text{XOR} + 4\text{OR} + 8\text{AND} + 16\text{XOR} + 1\text{XOR} = 185 \text{ gates}$$

Proof

Sadi GULAEV

111

17047

① We see that ripple carry adder/sub uses 97 gates and CLA uses 185 gates.

So, in terms of area, ripple carry is better

② $T_R = 3T_{xor} + 16T_{AND} + 16T_{or}$

$$T_{CLA} = 3T_{xor} + 4T_{AND-4bit} + T_{or-4bit}$$

It can be seen

$$T_{CLA} < T_R$$

So, CLA is better in terms of time