



Remote Timing Attacks on TPMs, AKA TPM-Fail

Daniel Moghimi

About Me



- Daniel Moghimi
 - @danielmgmi
 - https://moghimi.org
- Security Researcher
- PhD Candidate @ WPI
 - Microarchitectural Attacks
 - Side Channels
 - Breaking Crypto Implementations
 - Trusted Execution Environment (Intel SGX)





Thanks!




- Berk Sunar @ WPI
- Nadia Heninger @ UCSD
- Thomas Eisenbarth @ UzL
- Jan Wichelmann @ UzL







- Cryptosystem with an input m, output c, and secret k
- Attacker tries to learn *k* by looking at (*m*, *c*)







- Cryptosystem with an input m, output c, and secret k
- Attacker tries to learn k by looking at (m, c)

ECDSA Sign: $(x_1, y_1) = k_i \times G$ $r_i = x_1 \mod n$ $s_i = k_i^{-1}(z + r_i d) \mod n$

$$s_1 = k_1^{-1}(z + r_1 d) \mod n$$

 $s_2 = k_2^{-1}(z + r_2 d) \mod n$







- Cryptosystem with an input m, output c, and secret k
- Attacker tries to learn k by looking at (m, c)

```
ECDSA Sign:

(x_1, y_1) = k_i \times G

r_i = x_1 \mod n

s_i = k_i^{-1}(z + r_i d) \mod n

k_1 = k_2 = k_n

s_1 = k^{-1}(z + r_1 d) \mod n

s_2 = k^{-1}(z + r_2 d) \mod n
```







- Cryptosystem with an input m, output c, and secret k
- Attacker tries to learn k by looking at (m, c)

```
ECDSA Sign:

(x_1, y_1) = k_i \times G

r_i = x_1 \mod n

s_i = k_i^{-1}(z + r_i d) \mod n

k_1 = k_2 = k_n

s_1 = k^{-1}(z + r_1 d) \mod n

s_2 = k^{-1}(z + r_2 d) \mod n

s_2 = s_1 = (r_2 - r_1) d \mod n
```






Side-Channel Cryptanalysis



- Cryptosystem with an input m, output c, and secret k
- Attacker tries to learn k by looking at (m, c) and signal s





Side-Channel Attacks




- Channels
 - Power Analysis
 - EM Analysis
 - •
 - Timing Analysis
 - CPU Side Channels

- Threat Models:
 - Physical Access
 - Local Access (Co-location)
 - Remote












Secure Elements








Secure Elements








Trusted Platform Module (TPM)




- Security Chip for Computers?
- Tamper Resistant
- Side-Channel Resistant
- Crypto Co-processor















Trusted Platform Module (TPM)




- Security Chip for Computers?
- Tamper Resistant
- Side-Channel Resistant
- Crypto Co-processor














Trusted Platform Module (TPM)



- Cryptographic Co-processor, specified by Trusted Computing Group
 - Secure Storage
 - Integrity Measurement
 - TRNG
 - Hash Functions
 - Encryption
 - Digital Signatures






TPM - Digital Signatures




- Applications
 - Trusted Execution of Signing Operations
 - Remote Attestation











- TPM 2.0 supports Elliptic-Curve Digital Signature
 - ECDSA
 - ECSchnorr
 - ECDAA (Anonymous Remote Attestation)



Trusted Computing Group



 https://trustedcomputinggroup .org/membership/certification/

 https://trustedcomputinggroup .org/membership/certification/ tpm-certified-products/

TPM Security Evaluation

TCG members are required to demonstrate successful Common Criteria certification of their TPM product.

For the TPM 1.2 Family, the Common Criteria Security Assurance Level is at EAL4+ Moderate, in accordance to the PC Client TPM 1.2 Protection Profile by the TCG.

For the TPM 2.0 Family, the Common Criteria Security Assurance Level is at EAL4+ Moderate, in accordance to the PC Client TPM 2.0 Protection Profile by the TCG.


TPM Certified Products

CG Certified Programs		Dertified ucts List		Storage Certified Products List			
				Search:			
Company Name	Product Name	Product Revision	Specification Details		Cert. Status	Cert. Complete • Date	
STMicroelectronics	TPM ST33TPHF2X	1.256, 1.257, 2.256	Version 2.0 - Revision 1.38	Completed	Completed	2019.10.18	
STMicroelectronics	TPM ST33GTPMA	3.256, 6.526	Version 2.0 - Revision 1.38	Completed	Completed	2019.10.18	
Nuvoton Technologies Corporation (NTC)	TPM NPCT75x	7.4.0.0	Version 1.2 - Revision 116	Complete	Complete	2019.08.14	
Nuvoton Technologies Corporation (NTC)	TPM NPCT75x	7.2.1.0	Version 2.0 - Revision 1.38	Complete	Complete	2019.01.18	
Infineon Technologies	TPM SLI9670 TPM SLM9670	13.11	Version 2.0 - Revision 1.38	Complete	Complete	2018.12.18	
Infineon Technologies	TPM SLB9670	7.85	Version 2.0 -	Complete	Complete	2018.10.29	



STMicroelectronics ST33TPHF2ESPI


- ST33TPHF2ESPI Data Brief
 - https://www.st.com/resource/en/data_brief/st33tphf2espi.pdf



- ST33TPHF2ESPI CC Evaluation
 - https://www.ssi.gouv.fr/uploads/2018/10/anssi-cible-cc-2018_41en.pdf



1/



Are TPMs really side-channel resistant?



High-resolution Timing Test



- TPM frequency ~= 32-120 MHz
- CPU Frequency is more than 2 GHz






High-resolution Timing Test - Intel PTT (fTPM)



- Intel Platform Trust Technology (PTT)
 - Integrated firmware-TPM inside the CPU package
 - Runs on top of Converged Security and Management Engine (CSME)
 - Standalone low power processor
 - Has been around since Haswell







High-resolution Timing Test - Intel PTT (fTPM)



- Intel Platform Trust Technology (PTT)
 - Integrated firmware-TPM inside the CPU package
 - Runs on top of Converged Security and Management Engine (CSME)









High-resolution Timing Test - Intel PTT (fTPM)



- Linux TPM Command Response Buffer (CRB) driver
- Kernel Driver to increase the Resolution









- Intel fTPM: 4-bit Window Nonce Length Leakage
 - ECDSA
 - ECSChnorr
 - BN-256 (ECDAA)

Nonce

0101000100111111...111

0000100100111111...111

1101000100111111...111

000000000111111...111

000000000001111...111



4.72

4.76

4.8



- Intel fTPM: 4-bit Window Nonce Length Leakage
 - ECDSA
 - ECSChnorr
 - BN-256 (ECDAA)

Nonce

0101000100111111...111

0000100100111111...111

1101000100111111...111

000000000111111...111

000000000001111...111



4.72

4.76

4.8



- Intel fTPM: 4-bit Window Nonce Length Leakage
 - ECDSA
 - ECSChnorr
 - BN-256 (ECDAA)

Nonce

0101000100111111...111

0000100100111111...111

1101000100111111...111

000000000111111...111

000000000001111...111



4.72

4.76

4.8





- Intel fTPM: 4-bit Window Nonce Length Leakage
 - ECDSA
 - ECSChnorr
 - BN-256 (ECDAA)

Nonce

0101000100111111...111

0000100100111111...111

1101000100111111...111

000000000111111...111

000000000001111...111



4.67

4.72


4.76

4.8





- Intel fTPM: 4-bit Window Nonce Length Leakage
 - ECDSA
 - ECSChnorr
 - BN-256 (ECDAA)



Nonce

0101000100111111...111

0000100100111111...111

1101000100111111...111

000000000111111...111

000000000001111...111



4.72


4.76

4.8





- Intel fTPM: 4-bit Window Nonce Length Leakage
 - ECDSA
 - ECSChnorr
 - BN-256 (ECDAA)



Nonce

0101000100111111...111

0000100100111111...111

11010001001111111...111

000000000111111...111

000000000001111...111



29

danm@danm-XPS-8920: ~/Projects/TPM-fail/timing... × danm@danm-XPS-8920

High-resolution Timing Test - Analysis




- RSA and ECDSA timing test on 3 dedicated TPM and Intel fTPM
- Various non-constant behaviour for both RSA and ECDSA

Machine	CPU	Vendor	TPM	Firmware/Bios
NUC 8i7HNK	Core i7-8705G	Intel	PTT (fTPM)	NUC BIOS 0053
NUC 7i3BNK	Core i3-7100U	Intel	PTT (fTPM)	NUC BIOS 0076
Asus GL502VM	Core i7-6700HQ	Intel	PTT (fTPM)	Latest OEM
Asus K501UW	Core i7 6500U	Intel	PTT (fTPM)	Latest OEM
Dell XPS 8920	Core i7-7700	Intel	PTT (fTPM)	Dell BIOS 1.0.4
Dell Precision 5510	Core i5-6440HQ	Nuvoton	rls NPCT	NTC 1.3.2.8
Lenovo T580	Core i7-8650U	STMicro	ST33TPHF2ESPI	STMicro 73.04
NUC 7i7DNKE	Core i7-8650U	Infineon	SLB 9670	NUC BIOS 0062




STMicro - ECDSA





• STMicro TPM: Bit-by-Bit Nonce Length Leakage





TPM-Fail - Recovering Private ECDSA Key



- TPM is programmed with an unknown key
- We already have a template for t_i .
- 1. Collect list of signatures (r_i, s_i) and timing samples t_i .
- 2. Filter signatures based on t_i and keeps (r_i, s_i) with a known bias.
- 3. Lattice-based attack to recover private key d, from signatures with biased nonce k_i .



Lattice and Hidden Number Problem



•
$$s = k^{-1}(z + dr) \mod n$$



Lattice and Hidden Number Problem



•
$$s = k^{-1}(z + dr) \mod n \rightarrow k_i^{-1} - s_i^{-1}r_id - s_i^{-1}z \equiv 0 \mod n$$



Lattice and Hidden Number Problem



•
$$s = k^{-1}(z + dr) \mod n \to k_i^{-1} - s_i^{-1}r_id - s_i^{-1}z \equiv 0 \mod n$$

•
$$A_i = -s_i^{-1}r_i$$
, $B_i = -s_i^{-1}z \rightarrow k_i + A_id + B_i = 0$



Lattice and Hidden Number Problem



•
$$s = k^{-1}(z + dr) \mod n \to k_i^{-1} - s_i^{-1}r_id - s_i^{-1}z \equiv 0 \mod n$$

•
$$A_i = -s_i^{-1}r_i$$
, $B_i = -s_i^{-1}z \rightarrow k_i + A_id + B_i = 0$

• Let X be the upper bound on k_i and $(d, k_0, k_1, ..., k_n)$ is unknown

Boneh and Venkatesan[1]



Lattice and Hidden Number Problem



•
$$s = k^{-1}(z + dr) \mod n \to k_i^{-1} - s_i^{-1}r_id - s_i^{-1}z \equiv 0 \mod n$$

•
$$A_i = -s_i^{-1}r_i$$
, $B_i = -s_i^{-1}z \rightarrow k_i + A_id + B_i = 0$

- Let X be the upper bound on k_i and $(d, k_0, k_1, ..., k_n)$ is unknown
- Lattice Construction:

$$\begin{bmatrix} n & & & & & \\ & n & & & & \\ & & \ddots & & & \\ & & n & & \\ A_1 & A_2 & \dots & A_t & \frac{X}{n} & \\ B_1 & B_2 & \dots & B_t & & X \end{bmatrix}$$



danm@danm-XPS-8920: ~/Projects/TPM-fail/timing... × danm@danm-XPS-8920


k

TPM-Fail - Key Recovery Results



- Intel fTPM
 - ECDSA, ECSchnorr and BN-256 (ECDAA)
 - Three different threat model System, User, Network
- STMicroelectronics TPM
 - CC EAL4+ Certified
 - Give you the key in 80 minutes

Threat Model	TPM	Scheme	#Sign.	Time
Local System	ST TPM	ECDSA	39,980	80 mins
Local System	fTPM	ECDSA	1,248	4 mins
Local System	fTPM	ECSchnorr	1,040	3 mins
Local User	fTPM	ECDSA	15,042	18 mins





Remote Timing Attacks are Practical

David Brumley

Stanford University
dbrumley@cs.stanford.edu

Dan Boneh
Stanford University
dabo@cs.stanford.edu

Abstract


Timing attacks are usually used to attack weak computing devices such as smartcards. We show that timing attacks apply to general software systems. Specifically, we devise a timing attack against OpenSSL. Our experiments show that we can extract private keys from an OpenSSL-based web server running on a machine in the local network. Our results demonstrate that timing attacks against network servers are practical and therefore security systems should defend against them. The attacking machine and the server were in different buildings with three routers and multiple switches between them. With this setup we were able to extract the SSL private key from common SSL applications such as a web server (Apache+mod_SSL) and a SSL-tunnel.

Interprocess. We successfully mounted the attack of tween two processes running on the same machine. A hosting center that hosts two domains on the same machine might give management access to the admins of each domain. Since both domain are hosted on the same machine, one admin could as

Timing difference for each window	(4.76e8 - 4.72e8)/3600e6 * 1000 = 1.11 ms
ping 192.168.1.x	average rtt 0.713 ms
ping 1.1.1.1 (Cloudflare DNS)	average rtt 19.312 ms






















 $IKE_INIT[proposal, g^x, n_I, ...]$

 $IKE_INIT_{response}[proposal, g^x, n_R, ...]$

 $s_{shared-secret} = PRF_h(g^{xy})$







 $IKE_INIT[proposal, g^x, n_I, ...]$


 $IKE_INIT_{response}[proposal, g^x, n_R, ...]$

 $s_{shared-secret} = PRF_h(g^{xy})$

 $IKE_Auth[Sign_{skI},(n_R,...)]$







$$IKE_INIT[proposal, g^x, n_I, ...]$$

 $IKE_INIT_{response}[proposal, g^x, n_R, ...]$

$$s_{shared-secret} = PRF_h(g^{xy})$$

 $IKE_Auth[Sign_{skI},(n_R,...)]$




TPMresponse



 $IKE_Auth_{response}[Sign_{skR},(n_R,...)]$







 $IKE_INIT[proposal, g^x, n_I, ...]$


 $IKE_INIT_{response}[proposal, g^x, n_R, ...]$

 $s_{shared-secret} = PRF_h(g^{xy})$

 $IKE_Auth[Sign_{skI},(n_R,...)]$







 $IKE_INIT[proposal, g^x, n_I, ...]$

 $IKE_INIT_{response}[proposal, g^x, n_R, ...]$

 $s_{shared-secret} = PRF_h(g^{xy})$

 $IKE_Auth[Sign_{skI},(n_R,...)]$

 $TPM_Sign[n_1,...]$

TPM_{response}




 $IKE_Auth_{response}[Sign_{skR},(n_R,...)]$



TPM-Fail Case Study: StrongSwan VPN Key Recovery black




• Remote Key Recovery after about 44,000 handshake ~= 5 hours






50


Remote StrongSwan VPN






Remote Sample UDP App


User Adversary





CacheQuote [2]










$$(x_1, y_1) = k_i \times G$$

$$r_i = x_1 \mod n$$

$$s_i = k_i^{-1} (z + r_i d) \mod n$$







$$(x_1, y_1) = k_i \times G$$

$$r_i = x_1 \mod n$$

$$s_i = k_i^{-1} (z + r_i d) \mod n$$










$$(x_1, y_1) = k_i \times G$$


$$r_i = x_1 \mod n$$

$$s_i = k_i^{-1} (z + r_i d) \mod n$$

$$k_i = 3 \rightarrow 3 \times G = 2G + G$$












$$(x_1, y_1) = k_i \times G$$


$$r_i = x_1 \mod n$$

$$s_i = k_i^{-1} (z + r_i d) \mod n$$

$$k_i = 3 \rightarrow 3 \times G = 2G + G$$

 $k_i = 7 \rightarrow 7 \times G = 2(2G) + 2G + G$










$$(x_1, y_1) = k_i \times G$$


$$r_i = x_1 \mod n$$

$$s_i = k_i^{-1} (z + r_i d) \mod n$$

$$k_i = 3 \rightarrow 3 \times G = 2G + G$$

 $k_i = 7 \rightarrow 7 \times G = 2(2G) + 2G + G$
 $k_i = 7 \rightarrow 23 \times G$
 $= 2(2(2(2G) + G) + G) + G$











```
(x_1, y_1) = k_i \times G
r_i = x_1 \mod n
s_i = k_i^{-1}(z + r_i d) \mod n
k_i = 3 \rightarrow 3 \times G = 2G + G
k_i = 7 \rightarrow 7 \times G = 2(2G) + 2G + G
k_i = 7 \rightarrow 23 \times G
= 2(2(2(2G) + G) + G) + G
 //Scalar Mul: Add & Double
 Q = 0
 R = G
 for k_b in k:
       if k b == 1:
            Q = add(Q, R)
       R = double(R)
 return Q
```





Cryptographic Implementation is Hard



- Many Algorithms to do the same thing
 - Scalar Multiplication
 - Double-Add Algorithm
 - Montgomery Double-Add
 - Sliding Window
 - Fixed Window
- Unclear Threat Model
 - What is a side channel?
 - Power Analysis, Timing, Cache?

Algorithm 1 Fixed Window Scalar Multiplication

```
    T ← (O,P,2P,...,(2w-1)P)
    procedure MULPOINT(window size w, scalar k represented as (k<sub>m-1</sub>,...,k<sub>0</sub>)<sub>2w</sub>)
    R ← T[(k)<sub>2w</sub>[m-1]]
    for i ← m-2 to 0 do
    for j ← 1 to w do
    R ← 2R
    end for
    return R
    end procedure
```

Software Leakages



Secret Dependent Control Flow

```
for(int i = 0; i < Bitlength(key); ++i)</pre>
```

Secret Dependent Memory Access Pattern

```
state[i] = state[i] ^ sbox[roundKey[i]]
```

• Secret Dependent Timing, e.g: ARM Cortext-M3 umull



MicroWalk Goal



- Automated Analysis
- Dynamic Approach
- Binary-level Analysis:
 - Leakages introduced by compilation
 - Closed-source libraries
- Locate leakage source at Instruction Level



MicroWalk Model



- In practice: Attacker measures
 - Execution time for (int i = 0; i < bitlength(key); ++i)
 - Memory usage pattern state[i] = state[i] ^ sbox[roundKey[i]]


- In theory: Attacker gets access to execution trace with
 - Executed instructions
 - Branch targets
 - Memory access offsets



MicroWalk Approach



- Generate set of random test cases and capture execution traces
- Analysis A: Compute pairwise diffs





MicroWalk Approach



- Generate set of random test cases and capture execution traces
- Analysis A: Compute pairwise diffs
- Analysis B: Compute mutual information between execution trace and input


```
movzx
       esi, al
       esi, [r11+rsi*4]; MutualInformation 7.789
mov
       edi, ah
movzx
shr
       eax, 10h
       r8d, [r11+rdi*4+400h]; MutualInformation 7.767
mov
       ebp, al
movzx
       ebp, [r11+rbp*4+800h]; MutualInformation 7.812
mov
       edi, ah
movzx
       edi, [r11+rdi*4+0C00h]; MutualInformation 7.798
mov
       eax, bl
movzx
       edi, [r11+rax*4]; MutualInformation 7.796
xor
```



MicroWalk Implementation



- Dynamic binary instrumentation using Intel Pin
- Collect traces while program runs
- Modules:
 - Emulate other CPUs or disable certain capabilities (e.g. AES-NI)
 - Modify RDRAND output






MicroWalk Implementation



- Raw traces only contain absolute addresses of memory accesses 0x1111107A → sbox+0x7A
- Removal of uninteresting trace entries \rightarrow considerable size reduction
- Modules:
 - Configure memory address leakage granularity $0x156F \rightarrow 0x1540$






66

MicroWalk Implementation



- Load and analyze preprocessed traces
- Optionally pass results to visualization stage
- Modules:
 - Compute pairwise trace diffs
 - Calculate mutual information for each memory accessing instruction






Coordinated Disclosure - STMicroelectronics




- STMicroelectronics (CVE-2019-16863)
 - 05/15/2019: Reported to ST
 - 05/17/2019: Acknowledged
 - Lots of calls/emails to clarify the disclosure process
 - 09/12/2019: Verified new version of STM TPM firmware
 - After 11/12/2019:
 - HP and Lenovo have issued firmware updates.
 - ST released a list of affected devices.

05/15/2019: Report TPM Vuln to STM

09/12/2019: We verified new version of STM TPM







Coordinated Disclosure - Intel




- Intel (CVE-2019-11090)
 - 02/01/2019: Reported to IPSIRT
 - 02/12/2019: Acknowledged (Outdated Intel IPP Crypto library)
 - 11/12/2019: Firmware Update for Intel Management Engine

02/01/2019: Reported fTPM Vulns to IPSIRT

11/12/2019: (CVE-2019-11090) Firmware Update for CSME





MicroWalk Analysis Results



Rigorous Analysis of two Closed-source Libraries

	# Instructions	Analysis Time	# Leakages
Intel IPP	91208722	73 min	13 (2)
Microsoft CNG	21133239	31 min	4 (2)

- Intel IPP CVEs
 - CVE-2018-12155
 - CVE-2018-12156

#BHUSA @BLACKHATEVENTS @DANIELMGMI

06/22/2018: Report IPP Vulns to IPSIRT

12/05/2018: CVE-2018-12155 02/12/2019: Acknowledged Outdated IPP Library




02/01/2019: Report fTPM Vulns to IPSIRT 11/12/2019: (CVE-2019-11090) Firmware Update for CSME

Questions?!









29TH USENIX SECURITY SYMPOSIUM

https://www.usenix.org/conference/us
enixsecurity20/presentation/moghimi



https://github.com/UzL-ITS/Microwalk



71