Implementation of a Genetic Hybrid Algorithm for Improvement of Usability with MIPS Parallel Architecture

Michael A. DeLeo Student of Penn State Erie, The Behrend College Erie, US Mad6068@psu.edu

I. ABSTRACT

One of the most frustrating challenges to implementing Parallel Architectures is the flexibility of the system. It's a challenge to achieve a balanced work load for parallel processors, as well as creating a balanced parallel algorithm. This issue stems from the fact that a parallel architecture requires a certain programming style to work efficiently. This style becomes difficult to work with, especially when the system is scaled up. A proposed solution is to use a Genetic Hybrid Algorithm to convert any style of programming instructions into a more processor-friendly program that would be more efficient than using the original instruction set.

II. INTRODUCTION

A parallel Architecture is a set of computer architectures that run a given set of instructions simultaneously. This splits the load of the instruction set to reduce the time it takes to pass through [1]. So if there is an program P, let Program P be split into four processes List0, List1, List2, List3. The idea behind this is that for a given process, if it is programmed correctly, portions can be separated and delegated to different processes [1]. The type of programming associated with this is concern-oriented programming [1]. That is, the program is divided up by concerns. For example, four inputs set of A->C is given. A is delegated to List0 process, B to List1 etc.. This treats concerns and processes as orthogonal concepts, because they need to act independently to work efficiently in a parallel processor.

The issue with the way we design software, currently, is that we don't take into account the concept of a process, and how the process deals with it. This is attributed to abstraction. To take away abstraction and to think about how software interacts with hardware is the most attributably reason to why parallel architectures are unfavorable. This is why a genetic Algorithm may be a good alternative to use for any program that is written, versus designing a specific program for a parallel processor, as a genetic algorithm could convert any

program into one that is concern-oriented and work with a parallel architecture.

Genetic Algorithms have been proven to be capable in solving impossibly complex problems. A genetic algorithm is an algorithm that models natural phenomena such as genetic competition in Darwin's theory for evolution [2]. Specifically, a "Genetic Hybrid Algorithm" would work best for a parallel programming [2]. A GHA is a genetic algorithm except it has capabilities with non-linear systems [2]. This could be effective because of the parallel nature of the problem. Specifically, a GHA would be implemented when a set of instructions are given, and would be delegated to decide the parameters for stalling, instruction order, and pipeline order in order to map the instructions as closely to one would for concern-oriented programming. This would give parallel architectures more flexibility for programmability.

Some have even created their own languages for dealing with Parallel Architecture Programming. At the Imperial College of Science and Technology, Susan Eisenbach and Chris Sadler view a computer as a machine and each line of code as a moving part that alters the state of the machine [3]. They discussed a programing language called HOPE (named after hope park square at Edinburgh University) created by Dave MacQueen (Bell Labs,) Rod Burstall and Don Sannella (Edinburgh) [3]. Hope was designed for their parallel machine Alice [3]. Hope may be an example that shows we may need to think outside of the box in order to solve the issue with programming for parallel architectures.

III. PROBLEM FORMATION

The problem with programming instruction sets for parallel architectures is that they require a certain style of programming to work efficiently. There are different types that work, but for this project I focus on concern-oriented programming, which separates the concepts of processes and concerns. The ultimate goal is to one day allow someone to program as they normally would, and then have a parallel architecture compute that instruction set more efficiently than a single processor architecture. For this project, I will be designing a simulation of a four processor MIPS five stage

parallel architecture, and allow the simulation to print out the pipelines to a text file, and take an instruction set input via text file. There will be pseudo code commented for the GHA, it will not be fully implemented for this project.

I will design the simulation in C++, with each processor (Alpha, Bravo, Charlie, and Delta) assigned its own respective set of ten registers. Basic assembly instructions will be supported. The simulation will detect hazards and add stalls as necessary to allow the pipeline to function. Bypassing and Read/Write same cycle will not be implemented in this process.

A final product that I can expect is a program that simulates a four-processor parallel architecture, takes instruction set inputs, outputs a fixed pipeline, and has pseudo code to allow a future project to take on the GHA implementation as a continuation of the project.

IV. PRELIMINARY WORK

The features of the simulation I created are an Instruction Set Input via text file, removal of hazards from pipeline, pipeline creation from instruction set, Instruction Set Input via hard coding, assigning of instructions to multiple pipelines, printing singular pipeline with clock cycles via text file, printing of parallel pipelines with clock cycles to text file. The purpose of the simulation is to simulate a four pipeline MIPS parallel processor.

```
std::fstream input;
input.open//wsers/michaeldeleo/Documents/workspace/MIPS Processor/MIPS Processor/ISA.txt*);
std::wetors/marturetion> file_instructions = getISA(input);
Pipoline (ffile_instructions);
input.close();
std::fstream swfile;
std::fstream swfile;
swfile.open(*/Users/michaeldeleo/Documents/workspace/MIPS Processor/MIPS Processor/Pipe.txt*);
C.PrintPipeline(swfile);
```

Fig. 2 Method for getting an input set of instructions from a file and printing them as a pipeline

Fig. 6 Example of Single Pipeline Printed

```
.single
addi $t0, $t0, $t1 0
add $t0, $t0, $t0 0
sub $t5, $t0, $t5 0
```

Fig. 5 Example of Instruction Set input

For the input of an Instruction Set from a file reference figure 3. The set of instructions is taken as an input, as shown in figure 2, and turned into the Instructions class type with the Instruction class, then they are pushed into a

vector and used to create a pipeline with the pipeline constructor. A constructor is a function that initializes all of the variables in a class when an instance of a class is made [5]. That pipeline is then checked for hazards, fixed and printed out as in Figure 1. The pipeline is printed out as in the format of a 5 stage MIPS Processor Pipeline [4]. An example of a 5 stage parallel architecture output is shown in Figure 10.

When a pipeline is created, it has a set of instructions within, and a pipeline generated from that list. The actual

stall	\$a0,\$a0,\$a1 \$a0,\$a0,\$b0	t1 IF	t2 ID S	t3 EX S IF	t4 MEM S ID	t5 WB S EX	t6 S MEM	t7 WB	t8	t9
stall	\$a0,\$a0,\$c0			-	S	S	S	S	S MEM	WB
add	\$b0,\$b1,\$b0	t1 IF	t2 ID	t3 EX	t4 MEM	t5 WB				
add stall	\$c0,\$c0,\$c1	t1 IF	t2 ID S	t3 EX S	t4 MEM S	t5 WB S	t6 S	t7		
add	\$c0,\$c0,\$d0	t1	t2	IF t3	ID t4	EX t5	MEM	WB		
add	\$d0,\$d0,\$d1	IF	ID	EX	MEM	WB				

pipeline sequence is the literal set of

Fig. 10 Parallel Pipeline Output

instructions.

CheckDependencies() in

Figure 4 goes through the whole pipeline and checks if there are any hazards. Each while loop is used for a different type of hazard (Data, Structural, and Control), Control has not been

```
void Pipeline::CheckDepencies(){
  bool doesNotPass = false;
  while (!doesNotPass) //while the instructions adds one stall, recheck
  doesNotPass = true; //if there are no dependencies then the loop will break
  for (int = 0 = 0; c. instructions.ist(); j=+//ij is it is
```

```
Fig. 1 The CheckDepencies() function for pipelines
```

```
UAIA_HAZAKD Pipeline::DataisUspendent(Instruction x, Instruction y){
    //checks for data hazards
    //write after read
    if (x.getName() == stall || y.getName() == stall){
        return NO_DATA_HAZARD; //stall
}
else if (x.getSource1() == y.getDestination() || x.getSource2() == y.getDestination()){
        return WAR;
}
//Write after write
else if (x.getDestination() == y.getDestination()){
        return WAW;
}
//Read after write
else if (x.getDestination() == y.getSource1() || x.getDestination() == y.getSource2()){
        return RAW;
}
return NO_DATA_HAZARD;
}
```

Fig. 4 DataIsDependent() function for checking if two instructions are data dependent

implemented yet.

```
std::vector<stage> Pipeline::whatIsTime(int time){
    std::vector<stage> list;
    for (int i = 0; i < instructs.size(); i++){
        list.push_back(pipe[i][time]); //pushes back stages going down column #time
    }
    return list; //returns the instructions for that time</pre>
```

Fig. 3 WhatIsTime() is the function for bringing back all the stages at a point in time

If there is a hazard, a stall is inserted at the later instruction, and the pipeline sequence is refreshed. Data Hazards are handled by DataisDependent() in figure 5, and Structure Hazards are handled by WhatIsTime() in Figure 6.

Fig. 7 Instruction Class

```
class Instruction(//no compatability for LW yet
private:
    instruct_type name;
    reg destination;
    reg source1;
    reg source2;
    int ISA_order;

public:
    Instruction(instruct_type name, reg destination, reg source1, reg source2, int place)
    {this>name = name; this>destination=destination; this>source2=source2; this>> ISA_order=place;}

    Instruction(instruct_type name) //stall constructor
    {this>name=name; destination=reg_none; source2=reg_none; this>>ISA_order=-1;}
    instruct_type_petName();
    reg_detSource1();
    reg_detSource1();
    reg_detSource2();
};
```

In the simulation, an instruction is a data set that includes an Instruction Type, Destination Register, Two Sources, and a level for the ISA hierarchy. The ISA Hierarchy is used for indicating the level of the instruction when used for a parallel architecture; See Figure 7. A Pipeline is a set of instructions, with a pipelined list of said instructions. See Figure 9 for the pipeline class. A Generation is a set of four pipelines, see figure 8 for the Generation class.

```
class Generation : public Pipeline{
private:
    Pipeline Alpha;
    Pipeline Bravo;
    Pipeline Charlie;
    Pipeline Delta;
    //4 pipelines
    int dependencies;
    int time_Alpha_time_Bravo,time_Charlie,time_Delta;
    int time_elapsed;
public:
    void countDependencies();
    void countPipelineTime();
    void countTipelineTime();
    void countTipeline Alpha, Pipeline Bravo, Pipeline Charlie, Pipeline Delta);
    void CheckAllDepencies();

    void PrintGeneration(std::fstream& myfile);
};
```

Fig. 8 Generation Class

```
class Pipeline : public Instruction{
private:
    std::vector<std::vector<stage>> pipe; //pipeline
    std::vector<Instruction> instructs; //List of instructions in pipeline
    void PrintHelper_regs(std::fstream & myfile, reg x);
public:
    Pipeline();
    Pipeline(std::vector<Instruction> x);
    Pipeline(Pipeline const & p);
    void addInstruction(Instruction x, int stage);
    void addInstruction(Instruction x, int stage);
    void addStall(int stage);//at time t, and at stage s insert 5 stalls, and Instruction whatIsStage(int stage);
    std::vector<stage> whatIsTime(int time);
    void refreshPipeline(); //refreshes pipeline with instructions available

DATA_HAZARD DataisDependent(Instruction x, Instruction y); //TODO
    bool StructureisDependent(Instruction x, Instruction y);//TODO
    bool ControlisDependent(Instruction x, Instruction y);//TODO
    void PipelineDependency(Pipeline x); //checks for depencies on the oth
    void CheckDepencies();
    void PrintPipeline(std::fstream& myfile);
};
```

Fig. 9 Pipeline Class

Added into the functionality of the simulation is the option to send instructions into a single pipeline or superscalar parallel pipeline. This is decided in the beginning

of main, but it is implemented in the getISAPipe() function, see figure 10. This splits the instructions into four sets of pipelines. The split occurs with .alpha, .bravo, .charlie, .delta in the input text file. The instructions below these commands are placed into the subsequent pipeline of the generation.

Fig. 10 Generation ISA input from file

As shown in Figure 11, PipelineDependency() fixes any dependencies caused by another pipeline. The reference of the caller and called is irrelevant, they are both checked. In the first section of the function the maximum instruction level is determined for each pipeline, and then a supreme is found.

For the second of the three sections for the PipelineDepency() function. This section gets a pipeline list of N (number of instructions in the pipeline) instructions from L (L being the max level for that pipeline) levels of each pipeline. The reason for this is to build around the concept that there can be many instructions in each level. The comments in this section attempt to prepare the programmer and the reader how the dependencies will be addressed.

For the last section of the PipelineDependency() function refer to figure 12. This section of the function picks out a list of instructions from a level of one pipeline and a list of instructions from a level of the other pipeline, and if the former is at a lower level than the latter then the two lists are conjoined into one pipeline, and then checked for dependencies with existing functions. Then the fixed pipeline is split back into its constituent pipelines, and those are placed back into the pipeline level sets. At the end of the function, the levels are placed back into the original pipelines, by deleting the level existing and inserting the new version.

V. CONCLUSION

To summarize, I have created a C++ simulation of a MIPS processor that has the functionality of a text assembly input, and a pipeline output. There is also the functionality of using a superscalar parallel pipeline. The simulation can check for dependencies within a pipeline and fix them by inserting stalls. The simulation can also fix inter-pipeline dependencies by inserting stalls with regards to the level of the instruction in a hierarchy.

The purpose of this simulation is to enable someone to implement an algorithm to create a test case in which the simulation has a case which is correct, and the instructions are loaded in a certain way into the generations, and then examined with respect to the test case. The parameter being the level of the instructions, and the goal being to find the quickest superscalar parallel pipeline.

REFERENCES

- F. Carvalho Junior, R. Lins, R. Corrêa and G. Araújo, "Towards an architecture for component-oriented parallel programming", *Concurrency and Computation: Practice and Experience*, vol. 19, no. 5, pp. 697-719, 2007.
- [2] R. Östermark, "A multipurpose parallel genetic hybrid algorithm for non-linear non-convex programming problems", *European Journal of Operational Research*, vol. 152, no. 1, pp. 195-214, 2004.
- [3] S. Eisenbach and C. Sadler, "Parallel architecture for functional programming", *Information and Software Technology*, vol. 30, no. 6, pp. 355-364, 1988.
- [4] D. A. Patterson, J. L. Hennessy, and P. Alexander, Computer organization and design: the hardware/software interface. Amsterdam: Elsevier/Morgan Kaufmann, 2018.
- [5] P. Prinz and U. Kirch-Prinz, C: pocket reference. Beijing: OReilly, 2009.