

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3662	PCBA, MLB, ULTIMATE, 3.4G, GTX, SAM, 2GB, D8	D8_COMMON,D8,CPU:4C_3P4GHZ,GPU:104GTX,FB:2G_SAMSUNG,EEEE:F0V5
639-3950	PCBA,MLB,ULTIMATE,3.2G,GTX,SAM,2GB,D8	D8_COMMON,D8,CPU:4C_3P2GHZ,GPU:104GTX,FB:2G_SAMSUNG,EEEE:F49R
639-3560	PCBA,MLB,ULTIMATE,3.4G,GT,SAM,1GB,D8	D8_COMMON,D8,CPU:4C_3P4GHZ,GPU:104GT,FB:1G_SAMSUNG,EEEE:DYW3
639-3949	PCBA,MLB,ULTIMATE,3.2G,GT,SAM,1GB,D8	D8_COMMON,D8,CPU:4C_3P2GHZ,GPU:104GT,FB:1G_SAMSUNG,EEEE:F49P
639-4087	PCBA, MLB, ULTIMATE, 3.4G, GTX, HYN, 2GB, D8	D8_COMMON,D8,CPU:4C_3P4GHZ,GPU:104GTX,FB:2G_HYNIX,EEEE:F64W
639-4091	PCBA,MLB,ULTIMATE,3.2G,GTX,HYN,2GB,D8	D8_COMMON,D8,CPU:4C_3P2GHZ,GPU:104GTX,FB:2G_HYNIX,EEEE:F652
639-4086	PCBA, MLB, ULTIMATE, 3.4G, GT, HYN, 1GB, D8	D8_COMMON,D8,CPU:4C_3P4GHZ,GPU:104GT,FB:1G_HYNIX,EEEE:F64V
639-4090	PCBA,MLB,ULTIMATE,3.2G,GT,HYN,1GB,D8	D8_COMMON,D8,CPU:4C_3P2GHZ,GPU:104GT,FB:1G_HYNIX,EEEE:F651
085-4435	PCBA,MLB,DEV,D8.ULTIMATE	DEVELOPMENT, D8_DEVEL

7

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7896	1	LABEL,MLB,2D	EEEE_DYW3	CRITICAL	EEEE:DYW3
825-7896	1	LABEL,MLB,2D	EEEE_F0V5	CRITICAL	EEEE:FOV5
825-7896	1	LABEL,MLB,2D	EEEE_F49P	CRITICAL	EEEE:F49P
825-7896	1	LABEL,MLB,2D	EEEE_F49R	CRITICAL	EEEE:F49R
825-7896	1	LABEL,MLB,2D	EEEE_F4MW	CRITICAL	EEEE:F4MW
825-7896	1	LABEL,MLB,2D	EEEE_F4TY	CRITICAL	EEEE:F4TY
825-7896	1	LABEL,MLB,2D	EEEE_F64W	CRITICAL	EEEE:F64W
825-7896	1	LABEL,MLB,2D	EEEE_F652	CRITICAL	EEEE:F652
825-7896	1	LABEL,MLB,2D	EEEE_F64V	CRITICAL	EEEE:F64V
825-7896	1	LABEL,MLB,2D	EEEE_F651	CRITICAL	EEEE:F651

BOM Groups

8

BOM GROUP	BOM OPTIONS	
D8_COMMON	COMMON, ALTERNATE, D8_COMMON1, D8_PROGPARTS, D8_PRODUCTION	
D8_COMMON1	XDP,RSMRST:GATE,SPEAKERID,VREF:CPU,TBTHV:P12V	
D8_PROGPARTS	SMC:PROG,BOOTROM:PROG,TBTROM:PROG,CIVROM:PROG,CAMROM:PROG,BLCMCU:PROG	
D8_DEVEL	XDP_CONN, LPCPLUS, VREFMRGN: EXT, DEVEL_AUDIO, TEMPSNSDEV	
D8_PRODUCTION	VREFMRGN:N, PRODUCTION	

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4356	1	IVB,SR0T8,PRQ,N1,3.2,77W,4+1,1.1,6M,LGA	CPU	CRITICAL	CPU:4C_3P2GHZ
337S4247	1	IVB,SROPK,PRQ,E1,3.4,77W,4+2,1.15,8M,LG	CPU	CRITICAL	CPU:4C_3P4GHZ

ASICs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4277	1	IC, PANTHER POINT, C1, SLJC7, PRQ, BD82Z77	U1800	CRITICAL	
338S1113	1	IC,TBT,CR-4C,B1,PRQ,288 FCBGA,12X12MM	U3600	CRITICAL	
343S0616	1	IC,BCM57766A1,ENET&SD,8X8	U3900	CRITICAL	
337S4333	1	IC, GPU, NV GK104 7-4-PS-A2	UA000	CRITICAL	GPU:104GT
337S4333	1	IC, GPU, NV GK104 7-4-PS-A2	UA000	CRITICAL	GPU:104GT2
337S4332	1	IC, GPU, NV GK104 8-4-PS-A2,	000AU	CRITICAL	GPU:104GTX

Programmable Parts

8

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	
341S3672	1	IC,EEPROM,CR,V14.1 (B1),D8	U3690	CRITICAL	TBTROM: PROG	
33580865	1	IC, EEPROM, SERIAL, 8KB, MLP8	U3690	CRITICAL	TBTROM: BLANK]
341S3673	1	IC,PROGRMD,EFI ROM,V00FC,D7/D8	U5110	CRITICAL	BOOTROM: PROG	ALTER
33580807	1	IC,64 MBIT SPI SERIAL FLASH	U5110	CRITICAL	BOOTROM: BLANK]
341S3394	1	IC, PROGRMD, SMC, A3, V2.2A32, D8	U4900	CRITICAL	SMC:PROG	
338S1098	1	IC,SMC,LX4FS1AH5BBCIGA3	U4900	CRITICAL	SMC:BLANK]
341S3675	1	IC,CAMERA FLASH,V7228,D7/D8	U4202	CRITICAL	CAMROM: PROG	
335S0852	1	IC,FLASH,SPI,1MBIT,3V3	U4202	CRITICAL	CAMROM: BLANK	
341S3645	1	IC,ENET 1MBIT, SPI,ROM, V1.13 D8	U3990	CRITICAL	CIVROM: PROG	ALTER
335S0862	1	IC,SERIAL FLASH,2MBIT, 2.7V, REF F	U3990	CRITICAL	CIVROM:BLANK	
341S3674	1	IC,BLC,MCU, PRPOGRAMMED, V0204, D8	U9700	CRITICAL	BLCMCU: PROG	
337S3978	1	IC,BLC MCU LPC2132FBD64/01, LQFP64	U9700	CRITICAL	BLCMCU: BLANK	

RNATE:335S0812

RNATE:335S0854

CPU SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0073	1	SOCKET.MOLEX,LGA1155,CPU-LF	U1000	CRITICAL	

3

2

1

CPU SOCKET ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
511S0071	511S0073		ALL	TYCO SOCKET
511S0072	51180073		ALL	FOXCONN SOCKET

D8 SCHEMATIC / PCB #'S

PAF	RT#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051	1-9505	1	SCH,MLB,D8,ULTIMATE	SCH1	CRITICAL	D8
820	0-3299	1	PCBF,MLB,D8,ULTIMATE	PCB1	CRITICAL	D8

D8 ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0147	377S0126		ALL	USB diodes
157S0084	157S0058		ALL	Enet Magnetics
341S3644	341S3645		U3990	CIVROM
376S0975	376S1081		ALL	P/NCH DUAL FET
128S0365	128S0368		ALL	150UF CAPS BLK
138S0803	138S0804		ALL	2.2UF CAPS SOFT
102S0880	102S0879		ALL	0.010 OHM,1%,1206

VRAM Module Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333S0619	4	IC,SGRAM,GDDR5,32MX32,1.5GHZ,G-DIE,HF	UA300,UA350,UA400,UA450	CRITICAL	FB:1G_SAMSUNG
333S0619	4	IC,SGRAM,GDDR5,32MX32,1.5GHZ,G-DIE,HF	UA500,UA550,UA600,UA650	CRITICAL	FB:1G_SAMSUNG
33380620	4	IC,GDDR5,32MK32,1.5GHZ,VEGA 44NM,B-DIE	UA300,UA350,UA400,UA450	CRITICAL	FB:1G_HYNIX
33380620	4	IC,GDDR5,32MX32,1.5GHZ,VEGA 44NM,B-DIE	UA500,UA550,UA600,UA650	CRITICAL	FB:1G_HYNIX
333S0631	4	IC,SGRAM,GDDR5,64MX32,D-DIE	UA300,UA350,UA400,UA450	CRITICAL	FB:2G_SAMSUNG
33380631	4	IC,SGRAM,GDDR5,64MX32,D-DIE	UA500,UA550,UA600,UA650	CRITICAL	FB:2G_SAMSUNG
33380630	4	IC,GDDR5,64MX32,A-DIE	UA300,UA350,UA400,UA450	CRITICAL	FB:2G_HYNIX
33380630	4	IC,GDDR5,64MX32,A-DIE	UA500,UA550,UA600,UA650	CRITICAL	FB:2G_HYNIX

SYNC_MASTER=D8_MLB_ULTIMAT	TE SYNC_DATE=06/15/2012
BOM Conf	iguration
Apple In	DRAWING NUMBER SIZE D D
₩	8.0.0
NOTICE OF PROPRIETARY PR THE INFORMATION CONTAINED HEREIN IS PROPRIETARY PROPERTY OF APPLE INC.	nrofah
THE POSESSOR AGREES TO THE FOLLOWIN I TO MAINTAIN THIS DOCUMENT IN COM II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN W	WHOLE OR PART A OF 123


7

6


5

4

3



			起点王极维修	网 www.qdzbwx.com				
	8	7	6	5	4	3	2	1
	CPU Reserved		PCH PCIe	PCH Unused Disp	lay	PCH SATA	PCH Test Points	
	10 TP_CPU_RSVD<161>	— NC CPU RSVD<161> — MAKE_BASE=TRUE NO_TEST=TRUE		19 TP CRT IG RED	— NC CRT IG RED — MAKE_BASE=TRUE NO_TEST=TRUE	18 TP SATA C R2D CN — NC SAT	A C R2D CNX SETRUE NO_TEST=TRUE 21 TP PCH TP1	— NC PCH TP1 — MAKE_BASE=TRUE NO_TEST=TRUE
	10 TP CPU RSVD<4619>	— NC CPU RSVD<4619>	18 TP PCIEL D2RN — NC PCIEL D2RNX — MAKE_BASE=TRUE NO.		- NC CRT IG GREN - MAKE_BASE=TRUE NO_TEST=TRUE - MAKE_BASE=TRUE NO_TEST=TRUE	18 TP SATA C R2D CP — NC SAT — MAKE BA: — MAKE BA: — MR MAKE BA:		- MAKE_BASE=TRUE NO_TEST=TRUE - NC PCH TP2 - MAKE_BASE=TRUE NO_TEST=TRUE
	10 CPU CFG<1512>	TP CPU CFG<1512> — MAKE_BASE=TRUE	18 TP PCIEL D2RP — NC PCIEL D2RPX — MAKE_BASE=TRUE NO. 18 TP PCIEL R2D CN — NC PCIEL R2D CNX	_TEST=TRUE 19 <u>TP_CRT_IG_BLUE</u>	— NC CRT IG BLUE — MAKE_BASE=TRUE NO_TEST=TRUE		SE-TRUE NO_TEST=TRUE 21 TP PCH TP3 -	— NC PCH TP3 — MAKE_BASE=TRUE NO_TEST=TRUE
	CPU Memory		TP PCIE1 R2D CN	mnom mnyrn	— NC CRT IG HSYNC — MAKE_BASE=TRUE NO_TEST=TRUE	18 TP SATA C D2RP — NC SAT — MAKE_BAS	A C D2RPX SE=TRUE NO_TEST=TRUE 21 TP PCH TP4	— NC PCH TP4 — MAKE_BASE=TRUE NO_TEST=TRUE
	12 TP MEM A DO CB<70>	NC MEM A DO CB<70>	MAKE_BASE=TRUE NO	19 TP_CRT_IG_VSINC	— NC CRT IG VSYNC — MAKE_BASE=TRUE NO_TEST=TRUE			— NC PCH TP5 — MAKE_BASE=TRUE NO_TEST=TRUE
	12 TP MEM A DOS N<8>	- NC MEM A DO CB<70> - MAKE_BASE=TRUE NO_TEST=TRUE - NC MEM A DQSNX<8>	18 TP PCIE2 D2RP — NC PCIE2 D2RPX		— NC CRT IG DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE	18 TP SATA D R2D CN — NC SAT. — MAKE_BAS	A D R2D CNX SE=TRUE NO_TEST=TRUE 21 TP PCH TP6	— NC PCH TP6 — MAKE_BASE=TRUE NO_TEST=TRUE
	12 TP MEM A DQS P<8>	- MAKE_BASE=TRUE NO_TEST=TRUE - NC_MEM_A_DQSPX<8>		TEST=TRUE	- NC CRT IG DDC DATA - MAKE_BASE=TRUE NO_TEST=TRUE		A D R2D CPX 21 TP PCH TP7 SETRUE NO_TEST=TRUE A D D 2DMY TP8	— NC PCH TP7 MAKE_BASE=TRUE NO_TEST=TRUE NC_DCH_TD9
	12 TP MEM B DQ CB<70>	- MAKE_BASE=TRUE NO_TEST=TRUE - NC MEM B DO CB<70> - MAKE_BASE=TRUE NO_TEST=TRUE	TP PCIE2 R2D CP — NC PCIE2 R2D PNX — MAKE_BASE=TRUE NO.	C _TEST=TRUE 19 DP IG B MLN<30>	- NC DP IG B MLNX<30> - MAKE_BASE=TRUE NO_TEST=TRUE			- NC PCH TP8 - MAKE_BASE=TRUE NO_TEST=TRUE - NC PCH TP9 - MAKE_BASE=TRUE NO_TEST=TRUE
	12 TP MEM B DOS N<8>	- NC MEM B DOSNX<8>		DD TG B MI.D<3 0>	- NC DP TG B MLPX<30>	— MAKE_BAS	SE=TRUE NO_TEST=TRUE 21 TP PCH TP10 -	MAKE_BASE=TRUE NO_TEST=TRUE NO PCH TP10 MAKE_BASE=TRUE NO_TEST=TRUE
	12 TP MEM B DOS P<8>	MAKE_BASE=TRUE NO_TEST=TRUE NC MEM B DOSPX<8> MAKE_BASE=TRUE NO_TEST=TRUE	18 <u>DMI MIDBUS CLK100M N — NC DMI MIDBUS CL</u> — MAKE_BASE=TRUE NO 18 <u>DMI MIDBUS CLK100M P — NC DMI MIDBUS CL</u>		MAKE_BASE=TRUE NO_TEST=TRUE NC DP IG B AUXNX MAKE_BASE=TRUE NO_TEST=TRUE	18 TP SATA E R2D CN — NC SAT	A E R2D CNX 21 TP PCH TP11 SE=TRUE NO_TEST=TRUE	MAKE_BASE=TRUE NO_TEST=TRUE NO_PCH_TP11 MAKE_BASE=TRUE NO_TEST=TRUE
		MAKE_DADE=INCE	18 DMI MIDBUS CLK100M P — NC DMI MIDBUS CL MAKE_BASE=TRUE NO	D_TEST=TRUE 19 DP IG B AUX P	NC DP IG B AUXPX MAKE BASE-TRUE NO_TEST=TRUE	18 TP SATA E R2D CP - NC SAT	A E R2D CPX 21 TP PCH TP12 - SE=TRUE NO_TEST=TRUE -	— NC PCH TP12 — MAKE_BASE=TRUE NO_TEST=TRUE
			18 TP PCIE CLK100M PEON — NC PCIE CLK100M — MAKE BASE=TRUE NC	PEONX 19 DP IG B HPD	NC DP IG B HPD MAKE_BASE=TRUE NO_TEST=TRUE	18 TP SATA E D2RN — NC SAT. — MAKE_BA	A E D2RNX 21 TP PCH TP13 -	— NC PCH TP13 — MAKE BASE=TRIE NO TEST=TRIE
			18 TP PCIE CLK100M PEOP — NC PCIE CLK100M — MAKE_BASE=TRUE NC		— NC DP IG B CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE	18 TP SATA E D2RP — NC SAT. — MAKE_BAS	SE=TRUE NO_TEST=TRUE -	— NC PCH TP14 — MAKE_BASE=TRUE NO_TEST=TRUE
			18 TP PCIE CLK100M PE4N — NC PCIE CLK100M — MAKE_BASE=TRUE NC	PE4NX 19 DP IG B DDC DATA	— NC DP IG B CTRL DATA — MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP15	— NC PCH TP15 MAKE_BASE=TRUE NO_TEST=TRUE
			18 TP PCIE CLK100M PE4P — NC PCIE CLK100M — MAKE_BASE=TRUE NO	PE4PX O_TEST=TRUE		MAKE_BAS	A F R2D CNX SE=TRUE NO_TEST=TRUE 21 TP PCH TP16 -	— NC PCH TP16 MAKE_BASE=TRUE NO_TEST=TRUE
			18 TP PCIE CLK100M PE5N — NC PCIE CLK100M — MARE_BASE=TRUE NC	PE5NX 19 DP IG C MLN<30> 0.TEST=TRUE	— NC DP IG C MLNX<30> — MAKE_BASE=TRUE NO_TEST=TRUE	18 TP SATA F R2D CP — NC SAT. — MAKE_BA:	A F R2D CPX SE-TRUE NO_TEST=TRUE TO POW TP10	— NC PCH TP17 — MAKE_BASE=TRUE NO_TEST=TRUE
			18 TP PCIE CLK100M PE5P — NC PCIE CLK100M — MAKE_BASE=TRUE NC	PE5PX 19 DF_IG_C_MLFC30>	— NC DP IG C MLPX<30> — MAKE_BASE=TRUE NO_TEST=TRUE		A F D2RNX 21 TP PCH TP18 -	— NC PCH TP18 — MAKE_BASE=TRUE NO_TEST=TRUE
]]			21 TP PCIE CLK100M PE6N — NC PCIE CLK100M — MAKE_BASE=TRUE NC	PE6NX 0_TEST=TRUE 10 DP IG C AUX P	NC DP IG C AUXNX MAKE_BASE=TRUE NO_TEST=TRUE NC DP IG C AUXPX	18 TP SATA F D2RP — NC SAT — MAKE_BAS	SE=TRUE NO_TEST=TRUE	— NC PCH TP19 MAKE_BASE=TRUE NO_TEST=TRUE — NC PCH TP20
			21 TP_PCIE_CLK100M_PE6P — NC_PCIE_CLK100M — MAKE_BASE=TRUE NC	PEGPX O_TEST=TRUE 19 DP IG C HPD	NC DP IG C AUXPX MAKE_BASE=TRUE NO_TEST=TRUE NC DP IG C HPD MAKE_BASE=TRUE NO_TEST=TRUE		21	— NC_PCH_TP20 — MAKE_BASE=TRUE NO_TEST=TRUE
			21 TP PCIE CLK100M PE7N — NC PCIE CLK100M — MAKE_BASE=TRUE NC	***	MAKE_BASE=TRUE NO_TEST=TRUE NC DP IG C CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE	PCH Reserved		
			21 TP PCIE CLK100M PE7P — MC PCIE CLK100M — MAKE_BASE=TRUE NO. — MAKE_BASE=TRUE NO.	D_TEST=TRUE PE7PX 0_TEST=TRUE 19 DP IG C CTRL DATA	MAKE_BASE=TRUE NO_TEST=TRUE NC DP IG C CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE	- MAKE_BASE		
			PARE_BASE-IRUE NO	O_1ES1-1RUE	MAKE_BASE=TRUE NO_TEST=TRUE	19 TP_PCH_RESERVE_1 — NC_PCH_ — MAKE_BASE	RESERVE 1 ==TRUE NO_TEST=TRUE PCH PCI	
C			10 TP PE TX N<30> — NC PE TXX<30> — MAKE_BASE=TRUE N	O TEST=TRUE 19 DP IG D MLN<30>	- NC DP IG D MLNX<30> - MAKE_BASE=TRUE NO_TEST=TRUE	19 TP PCH RESERVE 2 — NC PCH : MAKE_BASE	RESERVE 2 ETRUE NO_TEST=TRUE	
1 1			10 TP PE TX P<30> — NC PE TPX<30> — MAKE_BASE=TRUE NO		MAKE_BASE=TRUE NO_TEST=TRUE		RESERVE 3 20 TP PCI AD<310>	— NC PCI AD<310> — MAKE_BASE=TRUE NO_TEST=TRUE
			10 TP_PE_RX_N<30>		— NC DP IG D AUXNX — MAKE_BASE=TRUE NO_TEST=TRUE			— NC PCI C BE L<30> — MAKE_BASE=TRUE NO_TEST=TRUE
			10 TP PE RX P<30> — NC PE RPX<30> — MAKE_BASE=TRUE NO	O_TEST=TRUE 19 _DP_IG_D_AUXP	NC_DP_IG_D_AUXPX MAKE_BASE=TRUE NO_TEST=TRUE			— NC PCI PAR — MAKE_BASE=TRUE NO_TEST=TRUE
				19 DP IG D HPD	— NC DP IG D HPD MAKE_BASE=TRUE NO_TEST=TRUE		E=TRUE NO_TEST=TRUE	— NC PCI RESET L — MAKE BASE=TRUE NO_TEST=TRUE
			PCH USB	19 DP_IG_D_CTRL_CLK	— NC_DP_IG_D_CTRL_CLK — MAKE_BASE=TRUE NO_TEST=TRUE	MAKE_BASE	RESERVE 7 20 TP PCH PCI GNT0 L ENTRIE NO_TEST=TRUE RESERVE 8 19 TP PCH INIT3V3 L	— NC PCI GNTO L — MAKE_BASE=TRUE NO_TEST=TRUE — NC_PCH_INIT3V3_L
1 1				19 DP IG D CTRL DATA	— NC DP IG D CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE	MAKE_BASE	E=TRUE NO TEST=TRUE	MAKE_BASE=TRUE NO_TEST=TRUE NC_LPC_DREOO L MAKE_BASE=TRUE NO_TEST=TRUE
1 1			20 <u>USB PCH 4 N</u> — NC USB PCH 4NX — MAKE_BASE=TRUE NO_ 20 <u>USB PCH 4 P</u> — NC USB PCH 4PX	TEST=TRUE		— MAKE_BASE 19 TP PCH RESERVE_10 — NC PCH 1	RESERVE 9 18 TP LPC DREQU L FIRUE NO_TEST=TRUE RESERVE 10 FIRUE NO_TEST=TRUE	MAKE_BASE=TRUE NO_TEST=TRUE
			- MAKE_BASE=TRUE NO_		- NC SDVO TVCLKINNX - MAKE_BASE=TRUE NO_TEST=TRUE		E=TRUE NO_TEST=TRUE RESERVE 11 E=TRUE NO_TEST=TRUE	
1 1			20 USB PCH 5 N — NC USB PCH 5NX — MAKE_BASE=TRUE NO_	TEST=TRUE TP SDVO TVCLKINP	NC SDVO TVCLKINPX MAKE_BASE=TRUE NO_TEST=TRUE NC SDVO STALLNX	TP_PCH_RESERVE_12 — NC_PCH_1	preprie 12	
			20 <u>USB PCH 5 P</u> — <u>NC USB PCH 5 PX</u> — <u>MAKE_BASE=TRUE</u> NO_	19 <u>TP SDVO STALLN</u> TEST=TRUE 19 <u>TP SDVO STALLP</u>	MAKE_BASE=TRUE NO_TEST=TRUE		PCH Miscellaneou RESERVE 13 ETRUE NO_TEST=TRUE PCH Miscellaneou	
			20 USB PCH 6 N — NC USB PCH 6NX — MAKE_BASE=TRUE NO		NC SDVO STALLPX MAKE_BASE=TRUE NO_TEST=TRUE NC_SDVO_INTNX		=TRUE NO_TEST=TRUE 18 TP HDA SDIN1 RESERVE 14 =TRUE NO_TEST=TRUE	— NC HDA SDIN1 — MAKE_BASE=TRUE NO_TEST=TRUE
1 1					MAKE_BASE=TRUE NO_TEST=TRUE — NC_SDVO_INTPX MAKE_BASE=TRUE NO_TEST=TRUE		RESERVE 15	- NC HDA SDIN2 - MAKE_BASE=TRUE NO_TEST=TRUE
					MAKE_BASE=TRUE NO_TEST=TRUE		RESERVE 16 18 TP HDA SDIN3 RESERVE 10 18 TP HDA SDIN3	— NC HDA SDIN3 — MAKE_BASE=TRUE NO_TEST=TRUE
1 1			20 <u>USB PCH 11 N — NC USB PCH 11NX</u> — MAKE_BASE=TRUE NO_	TEST=TRUE 18 TP PCH L BKLTCTL	- NC PCH L BKLTCTL	19 TP PCH RESERVE 17 — NC PCH I — MAKE_BASE	RESERVE 17 21 TP PCH PWM0	— NC PCH PWM0 — MAKE_BASE=TRUE NO_TEST=TRUE
			20 <u>USB PCH 11 P</u> — <u>NC USB PCH 11PX</u> — <u>MAKE_BASE=TRUE</u> NO_	TEST=TRUE 18 TP PCH L BKLTEN	MAKE_BASE=TRUE NO_TEST=TRUE NC PCH L BKLTEN MAKE_BASE=TRUE NO_TEST=TRUE	19 TP PCH RESERVE 18 — NC PCH I — MAKE_BASE	RESERVE 18 21 TP PCH PWM1	NC PCH PWM1 MAKE_BASE=TRUE NO_TEST=TRUE
B			20 USB PCH 12 N — NC USB PCH 12NX	18 TP PCH L VDD EN	- MAKE_BASE=TRUE NO_TEST=TRUE - NC PCH L VDD EN - MAKE_BASE=TRUE NO_TEST=TRUE		RESERVE_19 21 TP_PCH_PWM2	— NC PCH PWM2 — MAKE_BASE=TRUE NO_TEST=TRUE
					MARE_BASE=IRUE NO_IEST=IRUE	19 TP PCH RESERVE 20 — NC PCH I MAKE_BASE	RESERVE 20 21 TP PCH PWM3	MAKE_BASE=TRUE NO_TEST=TRUE
1 1			MAKE_BASE=TRUE NO_	TEST=TRUE		19 TP PCH RESERVE 21 — NC PCH 1 MAKE_BASE	RESERVE 21 21 TP PCH SST 21 TRUE NO_TEST=TRUE	— NC PCH SST — MAKE_BASE=TRUE NO_TEST=TRUE
			20 <u>USB PCH 13 N — NC USB PCH 13NX</u> — MAKE_BASE=TRUE NO_			19 TP PCH RESERVE 22 — NC PCH I — MAKE BASE	RESERVE 22 =TRUE NO_TEST=TRUE 18 TP PCH CL CLK1	— NC PCH CL CLK1 — MAKE_BASE=TRUE NO_TEST=TRUE
			20 <u>USB PCH 13 P</u> <u>— NC USB PCH 13PX</u> — MAKE_BASE=TRUE NO_	_TEST=TRUE			RESERVE 23 18 TP PCH CL DATA1 DECEMBER 24	— NC PCH CL DATA1 MAKE_BASE=TRUE NO_TEST=TRUE
			DOM Glast			19 TP PCH RESERVE 24 — NC PCH I — MAKE_BASE 19 TP PCH RESERVE 25 — NC PCH I	RESERVE 24 ==TRUE NO_TEST=TRUE 18 _TP PCH CL RST1 RESERVE 25	— NC PCH CL RST1 — MAKE_BASE=TRUE NO_TEST=TRUE
			PCH Clocks			19 TP PCH RESERVE 26 - NC PCH 1	E=TRUE NO_TEST=TRUE	— NC PCI CLK33M OUT2
[18 TP PCH CLKOUT DPN — NC PCH CLKOUT DPNX — MAKE_BASE=TRUE NO_TES			— MAKE_BASE	E=TRUE NO_TEST=TRUE	MAKE_BASE=TRUE NO_TEST=TRUE NC PCI CLK33M OUT3 MAKE_BASE=TRUE NO_TEST=TRUE
			18 TP PCH CLKOUT DPP — NC PCH CLKOUT DPPX — MAKE_BASE=TRUE NO_TES	ST=TRUE		19 TP PCH RESERVE 28 — NC PCH I	RESERVE 28	MAKE_BASE=TRUE NO_TEST=TRUE
			18 PCH CLK25M XTALOUT — NC PCH CLK25M XTALO MAKE_BASE=TRUE NO_TES	DUT ST=TRUE		— MAKE_BASE	E=TRUE NO_TEST=TRUE	Г
1			18TP PCH GPIO64 CLKOUTFLEXO — NC PCH GPIO64 CLKOU — MAKE_BASE=TRUE NO_TES	UTFLEX0				I
			18 TP PCH GPIO65 CLKOUTFLEX1 - NC PCH GPIO65 CLKOU	JTFLEX1		PCH and CPU FDI		!
 			- MAKE_BASE=TRUE NO_TES - NC PCH GPIO66 CLKOUTFLEX2 - NC PCH GPIO66 CLKOU - MAKE_BASE=TRUE NO_TES	ST=TRUE		10 TP CPU FDI TX N<70> — NC CPU	FDI_TNX<70>	.
[18TP_PCH_GPIO67_CLKOUTFLEX3 — NC_PCH_GPIO67_CLKOU	JTFLEX3		- MAKE_BASE	FDI TNX-70> =FRUE NO.TEST-TRUE FDI TPX-70> =FRUE NO.TEST-TRUE	!
			— MAKE_BASE=TRUE NO_TES	21-1VAE		19 PCH FDI RX N<70> — NC PCH 1	FDI_RNX<70>	
							E=TRUE NO_TEST=TRUE FDI RPX<70>	!
Δ						— MAKE_BASE	R=TRUE NO_TEST=TRUE	
						10 TP CPU FDI FSYNC<10> — NC CPU : — MAKE BASE	FDI FSYNC<10> SYNC MASTER=D8 MLI PAGE TITLE PAGE TITLE	
						10 TP_CPU_FDI_LSYNC<10> — NC_CPU_	ETRUE NO_TEST=TRUE Unused	Signal Aliases
							FDI_INT	ole Inc. DRAWING NUMBER SIZE 051-9505 D
								PEVISION REVISION
l I						19 PCH FDI FSYNC<10> — NC PCH : — MAKE_BASE	FDI FSYNC<10> ETRUE NO_TEST=TRUE NOTICE OF PROPRI	
						19 PCH_FDI_LSYNC<10> NC_PCH_1 — MAKE_BASE	FDI_LSYNC<10> ETRUE NO_TEST=TRUE THE INFORMATION CONTAINS PROPRIETARY PROPERTY OF	D HEREIN IS THE prefsb
						19 PCH FDI INT — NC PCH I	FDI INT THE POSESSOR AGREES TO TESTERUE NO_TEST=TRUE I TO MAINTAIN THIS DOC	
						19 FCH FBI INI — NC FCH :	E=TRUE NO_TEST=TRUE	UMENT IN CONFIDENCE 8 OF 144
						19 FCH FDT INI — INC FCH . — MAKE_BASE	II NOT TO REPRODUCE OR III NOT TO REVEAL OR PUB	COPY IT SHEET
	8	7	6	5	4	19 FCH FOT INT — NO FCH PASE	II NOT TO REPRODUCE OR	COPY IT



6


3

2

4

8

9 7 5 5 4 3 2 1 Time Time	
### Company of the co	8 7
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED 14 OF 1	A233 / A26 / A29 / A25 /
8 7 6 5 4 3 2 1	8 7




4

3

2

8

7



6

8

7


THE INFORMATION CONTAINED HEREIN IS THE MEDICAL PROPERTY OF THE FOLLOWING: HE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT IN OT TO REVEAL OR PUBLISH IT IN WHOLE OR PAIV ALL RICHTS RESERVED.

2

3

4

prefsb 19 OF 144 19 OF 123



4

3


2


8

7


6

23 OF 123





S						增加 www.qdzbwx.com				
The content of the	The content of the	8		7	6	5	4	3	2	1
The content of the	Column C				-	-	-	•	•	-
The content of the	The content of the									
March Marc	Column C	MPM & DOG N.C			MDM B DOC NAGO	-MEM D DOS NACO				
March Marc				=MEM A DOS D<0> 00 00	MAKE_BASE=TRUE					
March Marc	The content of the		MAKE_BASE=TRUE -	_	MAKE_BASE=TRUE —					
Column C	The column The			-MFM 3 DO-65	MEM P DOGES MAKE_BASE=TRUE —	=MEM B DQ<3> 31 32 =MEM B DQ<6> 21 22				
	Column C	101 12 MEM A DO<5>		=MEM A DQ<4> 29 30	101 12 MEM B DO<5> MAKE_BASE=TRUE —	=MEM B DQ<5> 31 32				
	March Marc		MAKE_BASE=TRUE	= MEM A DO<2> 29 30	101 12 MEM B DQ<4> — — — — — — — — — — — — — — — — — — —					
Marie Mari				=MEM A DQ<2> 29 30	MAKE_BASE=TRUE					
	The content of the			=MEM_A_DU<5> 29 30	101 12 MEN B DOCT					
Market 19 19 19 19 19 19 19 1	Marie Mari	101 12 MEM A DO <u></u>	MAKE_BASE=TRUE	= mem A DQ <u> 29 30</u>	MAKE_BASE=TRUE	=MEM B DQ<0> 31 32				
Market 19 19 19 19 19 19 19 1	The content of the	101 12 MEM A DOS N<1>			101 12 MEM B DQS N<1>	=MEM B DQS N<1> 31 32				
Mary			MAKE_BASE=TRUE		MAKE_BASE=TRUE -					
Mile	March Marc	101 12 MEM A DQ<15>	_			=MEM B DQ<11> 31 32				
	March Marc	101 12 MEM A DO<14>		=MEM A DQ<14> 29 30	101 12 MEM B DO<14> MAKE_BASE=TRUE	=MEM B DQ<10> 31 32				
The content of the	March 1970			-MEM A DOCT32 29 30	MAKE DACE-TRIE					
Market 1900	March Marc			=MEM A DO<11> 00 30	MAKE_BASE=TRUE —					
March Marc		101 12 MEM A DO<10>		=MEM A DU<10> 29 30	101 12 MEM B DQ<10> MAKE_BASE=TRUE					
March Marc	## 15 Company Section		MAKE_BASE=TRUE	= MEM A DO<8> 29 30	MAKE_BASE=TRUE					
		10. 11	MAKE_BASE=TRUE -	29 30	MAKE_BASE=TRUE —	31 32				
	March Marc		MAVE BAGE		101 12 MEM B DOS N<2>					
March Marc	March Marc	101 12 MEM A DOS P<2>		-MFM A DOS B<2>		=MEM B DQS P<2> 31 32				
March Marc		101 12 MEM A DQ<23>	_	— =MEM A DO<23>	MEM B DO<23>	=MEM_B_DQ<22> 31 32				
Color	### Company ##	101 12 MEM A DQ<22>		=MEM A DQ<22> 29 30	101 12 MEM B DQ<22> MAKE_BASE=TRUE	=MEM B DQ<18> 31 32				
			MAKE_BASE=TRUE	= MEM A DO<20> 29 30	101 12 MEM B DO<21> MAKE_BASE=TRUE					
	Balle			=MEM Δ DO<18>	MAKE_BASE=TRUE —					
Company Comp	Section Sect	101 12 MEM A DQ<18>		=MEM A DQ<19> 29 30	101 12 MEM B DQ<18> MAKE_BASE=TRUE	=MEM B DQ<19> 31 32				
March Marc	March Marc		MAKE_BASE=TRUE -	=MEM_A_DQ<1/> 29 30	MEM B DOCIES MAKE_BASE=TRUE					
	Wilson W		MAKE_BASE=TRUE		MAKE_BASE=TRUE —					
	Mile		MAKE BASE=TRIE -							
March Marc	March Marc	101 12 MEM A DOS P<3>				=MEM B DQS P<3> 31 32				
March Marc	March Marc			=MEM_A_DQ<31> 29 30	101 12 MEM B DQ<31>					
Column C		101 12 MEM_A_DQ<30>		=MEM A DQ<30> 29 30	101 12 MEM B DQ<30> MAKE_BASE=TRUE	=MEM B DQ<30> 31 32				
## 1,000 William Willi	Section Sect		MAKE_BASE=TRUE	= mem A DO<29> 29 30 = mem A DO<28> 20 20	101 12 MEM B DO<28> MAKE_BASE=TRUE					
Section Sect	Column C	101 12 MEM A DQ<27>		=MEM A DQ<27> 29 30	101 12 MEM B DQ<27> MAKE_BASE=TRUE	=MEM B DQ<27> 31 32				
March Marc	REAL ACCIDATION				101 12 MEM B DQ<20>					
	Store 100 10		MAKE_BASE=TRUE -	=MEM_A_DQ<25> 29 30	MEM_B_DQ<24> MAKE_BASE=TRUE					
## # # # # # # # # # # # # # # # # # #			MAKE_BASE=TRUE -	_	MAKE_BASE=TRUE -					
### 2.50.50 ### 2.	SERIA ACCOUNTS SERI				101 12 MEM B DQS N<4> MAKE BASE=TRUE					
SELACION	March Marc	101 12 MEM A DQS P<4>	MAKE_BASE=TRUE	=MEM A DQS P<4> 29 30	101 12 MEM B DOS P<4> MAKE_BASE=TRUE —	=MEM B DQS P<4> 31 32				
Section Sect	Mile A Security 1985 198		MAKE_BASE=TRUE =							
	SIGN A SOCIAL SIGN A SOCIA		MAKE_BASE=TRUE	= MEM A DQ<38> 29 30	101 12 MEM B DQ<38> MAKE_BASE=TRUE					
	1864 A A A A A A A A A			=MEM A DO<37> 29 30	101 12 MEM B DO<36> MAKE_BASE=TRUE	=MEM B DQ<36> 31 32				
PRIA ADDITION SOUR DESCRIPTION STREAD ADDITION STREAD ADDI	Wilst Account State Acco	101 12 MEM_A_DQ<35>	MAKE_BASE=TRUE	= MEM A DQ<35> 29 30	101 12 MEM B DO<35> MAKE_BASE=TRUE — MAKE_BASE=TRUE —	=MEM_B_DQ<35> 31 32				
## 1982 A DOLLAR 1982 A DOLL	### A 500-1-10 Mark A 500-1-		MAKE_BASE=TRUE	= MEM A DO<34> 29 30	MAKE_BASE=TRUE					
SIGN ADDITION SIGN ADDITIO	Bill 100 10 10 10 10 10 10			= MEM Δ DO<36> 00.00	MAKE_BASE=TRUE —					
SERIAL ADDITION OF CONTROL OF STREET ADDITION OF ST	See A. S									
MRA 2004.0. MRA 2004.0	Separation Sep		MAKE_BASE=TRUE -	=MEM Δ DOS P<5>	MEM P DOC DAES MAKE_BASE=TRUE -					
Second Continue	1 1921 A DOCASO		MAKE_BASE=TRUE -	_	MAKE_BASE=TRUE	31 32				
Mile A DOUGLE MASS	Sept Application Sept		MAKE_BASE=TRUE							
Separation Sep	### A DOCATO #		MAKE_BASE=TRUE	= mem A DO<46> 29 30 = mem A DO<45> 20 20	101 12 MEM B DO<45> MAKE_BASE=TRUE					
*** SEELA - DOCATO**** ONLY TOUTH CONTROL OF THE A DOCATO*** OF THE A DOCATO**	SERIA DOCAS MANY RECEIPTION	101 12 MEM A DO<44>		=MEM A DQ<44> 29 30	101 12 MEM B DQ<44> MAKE_BASE=TRUE	=MEM B DQ<44> 31 32				
Section Sect	10 10 10 10 10 10 10 10		MAKE_BASE=TRUE	= MEM A DO<42> 29 30	101 12 MEM B DO<42> MAKE_BASE=TRUE					
## 1887 A 1005 100 Professional	MERIT A DOC 405 MARE MARE TRUE SHEEL A DOC 40	101 12 MEM A DO<41>	_	=MEM A DQ<41> 29 30	101 12 MEM B DQ<41> MAKE_BASE=TRUE	=MEM B DQ<41> 31 32				
SERIA A DOG. 1465	### MMA DOS 1465 MAYE DARFFTRUE MAYE	101 12 MEM A DO<40>	MAKE_BASE=TRUE =	-MEM A DO-405	MEM P DOCADS MAKE_BASE=TRUE —	=MEM B DQ<40> 31 32				
Mark A DOS PAGE MARK MARK PRINTER SHEEL A DOS PAGE	MEMIA DOS PAGE MARK BASKETRUE MEMIA DOS PAGE MAKE BASKETRUE MEMI	Man a non a c		-MPM & DOC Notes	MEM D DOC N.C.	-MPM P DOG W.C-				
MARE ADD-555 MARE	MARY ADDICASES MARY ADDICASES		MAKE_BASE=TRUE =	-MFM 7 DOS B<6>	MEM P DOS DOS MAKE_BASE=TRUE					
SENIA DOC\$30 SENI	HERA D. D. C. C. SAME A. D. C. C. S. SAME A. D. C. S. SAME A. D. C. C. S. SAME A. D. C. C. S. SAME A. D. C. S. SAME		MAKE_BASE=TRUE -	_	MAKE_BASE=TRUE —					
MERIA DOC\$15 MARIA DOC\$25 MARI	MBM A DOC-532 MARE ARRESTRUE			= mem Δ DO<543	MAKE_BASE=TRUE	=MEM B DQ<55> 31 32 =MEM B DQ<54>				
MARK A DOC\$52 MARK A DOC\$52 MARK A DOC\$52 MARK A DOC\$52 MARK A DOC\$53 MARK A DOC\$53 MARK A DOC\$54 MARK A DOC\$55 MARK A DOC\$5	MEM A DOC\$15 MAKE_BASE=TRUE	101 12 MEM_A_DQ<53>		=MEM_A_DQ<53> 29 30	MAKE_BASE=TRUE	=MEM_B_DQ<52> 31 32				
### A DOS N-72 ### A DOS N-7	SERIA DOCSD MAKE_BASE=TRUE	101 12 MEM A DQ<52>	_	=MEM A DQ<52> 29 30	101 12 MEM B DQ<52> MAKE_BASE=TRUE	=MEM B DQ<53> 31 32				
MEM A DO-649 MAKE_BASE-TRUE	MEM A DOC489 MAKE BASE=TRUE		MAKE_BASE=TRUE	= MEM A DO<50> 29 30	101 12 MEM B DO<51> MAKE_BASE=TRUE					
MRK A DOS 867 MAKE BASE=TRUE	SYNC MASTER=D8 MLB SYNC MASTER DOS NASE BASE=TRUE SYNC MASTER DOS NASE BASE=TRUE SYNC MASTER DS MASE BASE=TRUE SYNC MASTER DS SYNC	101 12 MEM A DQ<49>		=MEM A DQ<49> 29 30	101 12 MEM B DQ<49> MAKE_BASE=TRUE	=MEM B DQ<48> 31 32				
MEM A DOS P479 MAKE_BASE=TRUE MEM B DOS P479 MAKE_BASE=TRUE MEM	MEM A DOS 63	101 12 MEM A DQ<48>				=MEM B DQ<49> 31 32				
MEM A DOS P479 MAKE_BASE=TRUE MEM A DO-629 MAKE_BASE=TRUE MEM B DO-639 MAKE_BASE=T	MEM A DOS 0	MPM a DOC NOT			MEM D DOS No.75	-MPM P DOC N-7-			CODIC MACCONDO DA 177	ATTAC MARKET ACTION
MAKE_BASE=TRUE — MEM A DO<52> MAKE_BASE=TRUE — MEM A DO<55> MAKE_BASE=TRUE — MEM B DO<55> MAKE_B	MAKE_BASE=TRUE			= MEM Δ DOS D<7>	MEM B DOS B-7> MAKE_BASE=TRUE —				PAGE TITLE	
MAKE_BASE=TRUE = MEM A DO<62> MAKE_BASE=TRUE = MEM B DO<62> MAKE_BASE=TRUE = MEM B DO<63> 30 101 12 MEM B DO<61> MAKE_BASE=TRUE = MEM B DO<60> 31 32 MEM B DO<61> MAKE_BASE=TRUE = MEM B DO<60> 31 32 MEM B DO<61> MAKE_BASE=TRUE = MEM B DO<60> MAKE_BASE=TRUE = MEM B DO<60> MAKE_BASE=TRUE = MEM B DO<60> 31 32 MEM B DO<61> MAKE_BASE=TRUE = MEM B DO<60> MAKE_BASE=TRUE = MEM B DO<60> 31 32 MEM B DO<61> MAKE_BASE=TRUE = MEM B DO<60> MAKE_BASE=TRUE = MEM B DO<60> MAKE_BASE=TRUE = MEM B DO<60> 31 32 MEM B DO<61> MAKE_BASE=TRUE = MEM B DO<60> MAKE_BASE=TRUE =	MAKE_BASE=TRUE		MAKE_BASE=TRUE -	_	MAKE_BASE=TRUE —				DDR3 ALIA	SES AND BITSWAI
MEM A DO<61> MEM A DO<65 MAKE_BASE=TRUE = MEM A DO<66 MAKE_BASE=TRUE = MEM B DO<65 MAKE_BASE=TRUE = MEM B DO<65 MAKE_BASE=TRUE = MEM B DO<65 MAKE_BASE=TRUE = MEM B DO<59 MAKE_BAS	APPLE III MEM A DQ<61> MAKE_BASE=TRUE			=MEM A DO<58> 00 20	MAKE_BASE=TRUE				ch	ORAWING NUMBER
MAKE_BASS=TRUE	MAKE_BASE=TRUE			=MEM_A_DQ<61> 29 30	MAKE_BASE=TRUE				• , ,	E IIIC.
NOTICE OF PROPERTY ARY PROPERTY SHEM & DOC592 13 13 13 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 15	NOTICE OF PROPERTY PROPERTY IN EACH DOC-52 13 12 13 12 13 12 13 12 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 14 15 15 15 14 15 15 15 15 15 15 15 15 15 15 15 15 15	101 12 MEM A DQ<60>		=MEM A DQ<60> 29 30	101 12 MEM B DQ<60> MAKE_BASE=TRUE	=MEM B DQ<61> 31 32				
PROPRIETARY PROPERTY OF ARKE_BASE=TRUE = MEM A DQ<57> MAKE_BASE=TRUE = MEM B DQ<56> 31 32 101 12 MEM A DQ<56> MAKE_BASE=TRUE = MEM B DQ<56> 31 32 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IN TO MEM B DQ<56> MAKE_BASE=TRUE = MEM B DQ<56> MAKE_BASE=TRUE = MEM B DQ<56> 33 OF 1 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IN TO MEM B DQ<56> MAKE_BASE=TRUE = MEM B DQ<57> MAKE_BASE=TRUE = MEM B DQ<56> MAKE_BASE=TRUE = MEM	### A DQ<57> MAKE_BASE=TRUE ### B DQ<57> MAKE_BASE=TRUE #### B DQ<57> MAKE_BASE=TRUE #### B DQ<57> MAKE_BASE=TRUE ##### B DQ<56> MAKE_BASE=TRUE ####################################		MAKE_BASE=TRUE	=MEM A DO<59> 29 30	101 12 MEM B DO<58> MAKE_BASE=TRUE					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPPRODUCE OR COPY IT IV ALL RIGHTS RESERVED #MAKE_BASE=TRUE #MAKE_BASE=T	I TO MAINTAIN THIS DOCUMENT IN CON MAKE_BASE=TRUE = MEM A DQ<56> MAKE_BASE=TRUE = MEM B DQ<56> MAKE_BASE=TRUE = MEM B DQ<57> 31 32 I TO MAINTAIN THIS DOCUMENT IN CON MAKE_BASE=TRUE = MEM B DQ<57> 31 32 II NOT TO REPORT OF PUBLISH IT IN WE PROVIDED IN CON III NOT TO REVEAL OR PUBLISH IT IN WE PROVIDED IT IN TO NEW PROVIDED IN THE PUBLISH IT IN WE PROVIDED IT IN TO NEW	101 12 MEM A DQ<57>		=MEM A DQ<57> 29 30	101 12 MEM B DQ<57> MAKE_BASE=TRUE	=MEM_B_DQ<56> 31 32			THE POSESSOR AGREES TO THE	LE INC. FOLLOWING: PAGE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED 33 OF 1	III NOT TO REVEAL OR PUBLISH IT IN W			=MEM Δ DO<56>	MAKE_BASE=TRUE				I TO MAINTAIN THIS DOCUMEN II NOT TO REPRODUCE OR COPY	T IN CONFIDENCE 33 OF 1
	TV ALL NOTES AND		-						III NOT TO REVEAL OR PUBLISH	TT IN MUCIE OR DART SHEET
						-	1 4			



4

3

2

7

6

4

3

2

6

8

4

3

2

8

7


7

6

5

4

3



7

6

5

4

3

2

53 OF 123


7

6

5

3

4




4


3

2

7

6





4

3


2

7

6

8

67 OF 123



4

3

2

8

7

6

3

4

2

8

7

6

5

4

3

6

8

7

PLACE UNDER GPU

1 CA908 1UF 10% 2 6.3v 2 77R 0402

1 CA907

1UF
10%
2 6.3v
7R
0402

4

NOSTUFF
1 CA909
1UF
108
6.39
2 x7x
0402

3

KEPLER MISC

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE FORESCOR ARRESS TO "HIS FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PARTITY OF THE PROPERTY OF THE PROPERTY

2

051-9505

8.0.0

prefsb 109 OF 144 92 OF 123



4

6


3

2


8

		起点主板维修网 www.	.qdzbwx.com				
	8 7	6	5	4	3	2	1
ZDWX.COM	D8 BOARD SPECIFIC PHYSICAL AND SPACING CONSTRAINTS BOARD LAVERS	BOARD UNITS ALLEGRO (MIL or MM) VERSION MM 16.2	5	hysical Rule Definition ALLOW ROUTE ON LAYER? Y 0.305 MM 0.105 MM NOTE: line width based on 12 mil recommenda NOTE: neck width based on 4 mil recommenda	OTH MAXIMUM NECK LENGTH DIFFPAIR FRIMARY GAP DIFFPAIR 3 MM =STANDARD =STA		0.1 MM ? =DEFAULT ? LINE-TO-LINE SPACING WEIGHT 0.1 MM ? TOM 0.071 MM ? LILO 0.101 MM ? 0.076 MM ?
DD. B	PHYSICAL_RULE_SET LAYER ALLOW ROUTE ON LAYER? MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFFARM O. 0.85 MM = STANDARD 0 80_OHM_DIFF TOP,BOTTOM Y 0.141 MM 0.085 MM = STANDARD 0 PHYSICAL_RULE_SET LAYER ALLOW ROUTE ON LAYER? MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFFARM 0.085 MM = STANDARD 0 85_OHM_DIFF * Y 0.121 MM 0.085 MM = STANDARD 0 85_OHM_DIFF TOP,BOTTOM Y 0.125 MM 0.085 MM = STANDARD 0 PHYSICAL_RULE_SET LAYER ALLOW ROUTE ON LAYER? MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFFARM 0.085 MM = STANDARD 0	190 MM 0.1 MM 190 MM 0.1 MM	BGA SPACING_RULE_SET LAYER BGA_PIMM * Power and Common	LINE-TO-LINE SPACING WEIGHT =STANDARD ?		Top 2 3 4 5 6 7 8	ED THICKNESS: 1.94 MM Signal 0.5 oz (Cu plated) Prepreg 0.071 MM Plane 1 oz Core 0.101 MM Signal 0.5 oz Prepreg 0.115 MM Plane 1 oz Core 0.076 MM Signal 0.5 oz Prepreg 0.380 MM Plane 1 oz Core 0.076 MM Plane 1 oz Prepreg 0.380 MM Plane 1 oz Prepreg 0.380 MM Plane 1 oz Prepreg 0.380 MM Signal 0.5 oz Prepreg 0.376 MM
A	90_OHM_DIFF TOP,BOTTOM Y 0.111 MM 0.085 MM =STANDARD 0 PHYSICAL_RULE_SET LAYER ALLOW ROUTE ON LAYER? 100_OHM_DIFF * Y 0.086 MM 0.085 MM =STANDARD 0	200 MM	SPACING_RULE_SET LAYER GND_ISO * GND_P2MM * PWR_P2MM * GENERIC SPACING_RULE_SET LAYER GENERIC_ISO * PM_ISO * BGA Area	=STANDARD 8000 =2:1_SPACING 1000 =2:1_SPACING 1100	PACING_TYPE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RU PM * * PM_I; PM GND * DEFAU	9 10 11 Btm SYNC MASTER=D8 MLB PAGE TITLE D8 RULL	Prepreg 0.071 MM Signal 0.5 oz (Cu plated) SYNC DATE=08/27/2012 E DEFINITIONS e Inc. ARY PROPERTY: BEEEIN IS THE FOLLOWING: WI IN CONFIDENCE VI IN CONFIDENCE VI IN CONFIDENCE VI IN CONFIDENCE VI IN CONFIDENCE 120 OF 144

						<u> </u>		www.qdzbwx.com							
	8	}		7		6		5	4			3		2	1
	DDR3														
	DDR3-specific	Physical E	ules						DDR3						
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE MINIMUM LINE WIDTH ON LAYER?	MINIMUM NECK WIDTH M	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		Electrical Contraint Set	Physical	Spacing				
	DDR_34S		=34_OHM_SE =34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD		Channel A		5,200.03				
	DDR_34S		=34_OHM_SE =34_OHM_SE	=34_OHM_SE	2.0 MM	=STANDARD	=STANDARD		I178 DDR_A_CLKO	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<10> MEM A CLK N<10>	12 29		
	DDR_39S	*	=39_OHM_SE =39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD	Minimum diff spacing is 4 mil	DDR_A_CLK0 DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<32>	12 29		
	DDR_42S	BOTTOM	=42_OHM_SE	=42_OHM_SE =55_OHM_SE	=42_OHM_SE 2.0 MM	=STANDARD =STANDARD	=STANDARD =STANDARD	Table 3-5, Intel Doc# 473718	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<32>	12 30		
D	DDR_42S		=42_OHM_SE =55_OHM_SE	=55_OHM_SE	2.0 MM	=STANDARD	=STANDARD		1180 DDR_A_CTRL0	DDR_CTRL_PHY DDR_CTRL_PHY	DDR_CTRL	MEM A CKE<10> MEM A CS_L<10>	12 29 12 29		
_	DDR_42S_D	*	=42_OHM_SE =42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM		I182 DDR_A_CTRLO	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<10> MEM A CKE<32>	12 29		
	DDR_42S_D	BOTTOM	=42_OHM_SE =55_OHM_SE	=55_OHM_SE	2.0 MM	0.1016 MM	0.1016 MM		1249 DDR_A_CTRL1 1249 DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM_A_CS_L<32>	12 30		
	DDR_42S_D	ISL5,ISL8	=42_OHM_SE =55_OHM_SE	=55_OHM_SE	2.0 MM	0.1016 MM	0.1016 MM		I249 DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM_A_ODT<32>	12 30		
	DDR_50S	*	=50_OHM_SE =50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD		1183 DDR_A_CMD	DDR_CMD_PHY DDR_CMD_PHY	DDR_CMD	MEM A A<150> MEM A BA<20>	12 29 30 12 29 30		
	DDR_68D	*	68_OHM_DIFF =68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF		DDR_A_CMD DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A RAS L MEM A CAS L	12 29 30		
									II89 DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM_A_WE_L	12 29 30		
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE MINIMUM LINE WIDTH	MINIMUM NECK WIDTH M	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		II88 DDR_A_DQ_RYTEO	DDR_DQ_PHY	DDR_A_DQ_RYTE0	MEM A DQ<70>	12 33		
_	POWER_DDR_P4MM	*	Y 0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD		1189 DDR_A_DO_RYTE1 1191 DDR_A_DO_RYTE2	DDR_DQ_PHY DDR_DQ_PHY	DDR_A_DQ_BYTE1	MEM A DQ<158> MEM A DQ<2316>	12 33 12 33		
									I190 DDR_A_DO_BYTE3	DDR_DO_PHY	DDR_A_DQ_BYTE3	MEM A DQ<3124> MEM A DQ<3932>	12 33		
			_						1192 DDR_A_DO_BYTE4 1193 DDR_A_DO_BYTE5	DDR_DO_PHY	DDR_A_DO_BYTE5	MEM_A_DQ<4740>	12 33		
	Physical Net								1193 DDR_A_DQ_BYTE6	DDR_DO_PHY	DDR A DO BYTE6	MEM A DO<5548> MEM A DO<6356>	12 33 12 33		
	NET_PHYSICAL_TYP		PHYSICAL_RULE_SET						II96 DDR_A_DQS0	DDR DOS PHY	DDR_A_DOS0	MEM_A_DQS_P<0>	12 33		
	POWER_DDR_PHY		POWER_DDR_P4MM DDR_68D						TI97 DDR_A_DQSÛ	DDR_DQS_PHY	DDR_A_DQS0	MEM A DOS N<0>	12 33		
	DDR_CTRL_PHY		DDR_39S						1198 DDR_A_DQS1 1199 DDR_A_DQS1	DDR_DQS_PHY DDR_DQS_PHY	DDR_A_DQS1 DDR_A_DQS1	MEM_A_DQS_N<1>	12 33 12 33		
	DDR_CMD_PHY		DDR_395						1200 DDR_A_DQS2 1200 DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DOS P<2> MEM A DOS N<2>	12 33 12 33		
	DDR_DQ_PHY	*	DDR_42S	DDR3 Powe	er-specific Spa	cing Definition	ons		1203 DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DOS3	MEM_A_DQS_P<3>	12 33		
	DDR_DQS_PHY	*	DDR_42S_D	SPACING_RUI	LE_SET LAYER	LINE-TO-LINE SPACIN	NG WEIGHT		T202 DDR_A_DQS3 T204 DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS3	MEM A DOS N<3> MEM A DOS P<4>	12 33 12 33		
	DDR3-specifi	c Spacing 1	Definitions	POWER_DDF	R_ISO *	=4.3X_DIELECTRI	C ?		T205 DDR_A_DQS4	DDR_DOS_PHY	DDR_A_DQS4	MEM A DOS N<4>	12 33		
	SPACING RULE SET		LINE-TO-LINE SPACING WEIGHT	NET SPACING	G_TYPE1 NET_SPACING	TYPE2 AREA TYPE	SPACING RILE SET		DDR_A_DQS5	DDR_DQS_PHY DDR_DQS_PHY	DDR_A_DQS5	MEM A DOS P<5> MEM A DOS N<5>	12 33 12 33		
	DDR_CLK_ISO	+		POWER_			POWER_DDR_ISO		T208 DDR_A_DQS6	DDR_DOS_PHY	DDR A DOS6	MEM_A_DQS_P<6> MEM_A_DQS_N<6>	12 33		
	DDR_CLK_ISO		=4.9X_DIELECTRIC ?	-					1209 DDR_A_DQS6 1210 DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DOS P<7>	12 33 12 33		
	DDR_CLK_ISO	*	=6.5X_DIELECTRIC ?	Constrai Clocks:	nts CK[3:0], CK#[3	:0]			DDR_A_DQS7	DDR_DOS_PHY	DDR_A_DOS7	MEM_A_DQS_N<7>	12 33		
	DDR_CTRL_ISO	TOP, BOTTOM	=4.5X_DIELECTRIC ?	NET_SPACIN	G_TYPE1 NET_SPACING	_TYPE2 AREA_TYPE	SPACING_RULE_SET		Channel B						
	DDR_CTRL_ISO	ISL3,ISL10	=4.0X_DIELECTRIC ?	DDR_C	CLK *	*	DDR_CLK_ISO		1212 DDR_B_CLK0 1213 DDR_B_CLK0	DDR CLK PHY DDR CLK PHY	DDR_CLK	MEM_B_CLK_N<10>	12 31 12 31		
+	DDR_CTRL_ISO	*	=5.3X_DIELECTRIC ?						1254 DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<32> MEM B CLK N<32>	12 32		
	DDR_CTRL2CTRL	TOP, BOTTOM	=3.0X_DIELECTRIC ?		CS#[3:0], CKE				DDR_B_CLK1 DDR_B_CTRL0	DDR_CLK_PHY DDR_CTRL_PHY	DDR_CLK	MEM B CKE<10>	12 32		
	DDR_CTRL2CTRL	ISL3,ISL10	=2.6X_DIELECTRIC ?		IG_TYPE1 NET_SPACING	_TYPE2 AREA_TYPE	SPACING_RULE_SET		DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<10>	12 31		
	DDR_CTRL2CTRL		=3.5X_DIELECTRIC ?	DDR_C		RT. *	DDR_CTRL_ISO DDR_CTRL2CTRL		DDR B CTRL0 DDR B CTRL1	DDR_CTRL_PHY DDR_CTRL_PHY	DDR_CTRL DDR_CTRL	MEM_B_CKE<32>	12 31		
	DDR_CMD_ISO		THE COLUMN TWO IS NOT		l				I251 DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<32>	12 32		
	DDR_CMD_ISO DDR_CMD_ISO		=4.0X_DIELECTRIC ?	_	MA[15:0], RAS				I252 DDR_B_CTRI.1	DDR_CTRL_PHY		MEM B ODT<32> MEM B A<150>	12 32		
ı	DDR_CMD2CMD		=2.3X_DIELECTRIC ?	-	IG_TYPE1 NET_SPACING	_TYPE2 AREA_TYPE	***		1217 DDR_B_CMD 1218 DDR_B_CMD	DDR_CMD_PHY DDR_CMD_PHY	DDR_CMD DDR_CMD	MEM B BA<20>	12 31 32 12 31 32		
	DDR_CMD2CMD		=2.0X_DIELECTRIC ?	DDR_C		* *	DDR_CMD_ISO		1219 DDR_B_CMD 1220 DDR_B_CMD	DDR_CMD_PHY DDR_CMD_PHY	DDR_CMD DDR_CMD	MEM B RAS L MEM B CAS L	12 31 32 12 31 32		
3	DDR_CMD2CMD	_	=2.7X_DIELECTRIC ?	DDR_C			DDR_CMD2CMD CMD2DATA_ISO		1221 DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B WE L	12 31 32		
	DDR_DATA_ISO	TOP, BOTTOM	=4.5X_DIELECTRIC ?	DDR_C		 	CMD2DATA_ISO		I222 DDR_B_DQ_RYTE()	DDR_DQ_PHY	DDR_B_DQ_BYTE()	MEM B DO<70>	12 33		
	DDR_DATA_ISO		=4.0X_DIELECTRIC ?	DDR_C			CMD2DATA_ISO		DDR_B_DO_BYTE1 1225 DDR_B_DO_BYTE2	DDR_DO_PHY DDR_DO_PHY	DDR_B_DO_BYTE1	MEM B DQ<158> MEM B DQ<2316>	12 33 12 33		
	DDR_DATA_ISO	+	=5.3X_DIELECTRIC ?	DDR_C		 	CMD2DATA_ISO		T224 DDR_R_DQ_RVTE3	DDR_DQ_PHY		MEM B DQ<3124> MEM B DQ<3932>	12 33		
	DDR_DQ2DQ	TOP,BOTTOM	=3.2X_DIELECTRIC 900			1	-		DDR B DO BYTE4 DDR B DO BYTE5	DDR_DO_PHY	DDR_B_DO_BYTE5	MEM_B_DQ<4740>	12 33		
1	DDR_DQ2DQ	ISL3,ISL10	=2.8X_DIELECTRIC 900	Data: DQ	QS[7:0], DQS#[7	:0], DQ[63:0]			DDR_B_DQ_RYTE6	DDR_DQ_PHY	DDR_B_DQ_BYTE6	MEM B DQ<5548> MEM B DQ<6356>	12 33 12 33		
	DDR_DQ2DQ	*	=3.8X_DIELECTRIC 900	NET_SPACIN	NG_TYPE1 NET_SPACING	_TYPE2 AREA_TYPE	SPACING_RULE_SET		1229 DDR_B_DQ_RYTE7	DDR_DOS_PHY	DDR_B_DQS0	MEM B DOS P<0>	12 33		
	DDR_DQ2DQS	TOP, BOTTOM	=3.7X_DIELECTRIC ?	DDR_A_DQ)_BYTE* *	*	DDR_DATA_ISO		DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS N<0>	12 33		
1	DDR_DQ2DQS	ISL3,ISL10	=3.3X_DIELECTRIC ?	DDR_A_	DQS* *	*	DDR_DATA_ISO		DDR_B_DOS1 1233 DDR_B_DOS1	DDR_DQS_PHY DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS P<1> MEM B DQS N<1>	12 33 12 33		
l	DDR_DQ2DQS	*	=4.4X_DIELECTRIC ?	DDR_B_DQ	_BYTE* *	*	DDR_DATA_ISO		DDR_B_DQS2	DDR_DQS_PHY DDR_DOS_PHY	DDR_B_DQS2	MEM B DQS P<2> MEM_B_DQS N<2>	12 33		
	DDR_BL2BL		=4.5X_DIELECTRIC ?	DDR_B_	DQS* *	*	DDR_DATA_ISO		DDR_B_DQS2 DDR_B_DQS3	DDR_DOS_PHY DDR_DOS_PHY	DDR_B_DQS2	MEM_B_DQS_P<3>	12 33		
l	DDR_BL2BL	ISL3,ISL10		DDR_*_DQ			DDR_DQ2DQ	See Note (3)	1238 DDR_B_DQS3 1238 DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS3	MEM B DQS N<3> MEM B DQS P<4>	12 33 12 33		
	DDR_BL2BL	* * *	=5.3X_DIELECTRIC ?	DDR_A_DQ			DDR_DQ2DQS	See Note (1)	DDR_B_DOS4	DDR_DOS_PHY	DDR_B_DQS4	MEM_B_DQS_N<4>	12 33		
l	DDR_CH2CH	TOP, BOTTOM	100,000	DDR_A_DQ				See Note (3)	1241 DDR_B_DQS5	DDR_DQS_PHY DDR_DQS_PHY	DDR_B_DQS5	MEM B DQS P<5> MEM B DQS N<5>	12 33 12 33		
l	DDR_CH2CH DDR_CH2CH	ISL3,ISL10	=8.2X_DIELECTRIC ? =10.9X_DIELECTRIC ?	DDR_B_DQ			DDR_DQ2DQS	See Note (1)	DDR_B_DOS6	DDR_DOS_PHY	DDR_B_DQS6	MEM B DQS_P<6> MEM B DQS N<6>	12 33		
	CMD2DATA_ISO		=7X_DIELECTRIC ?	DDR_B_DQ			DDR_BL2BL	Con Note (2)	T243 DDR_B_DQS6 T244 DDR_B_DQS7	DDR_DQS_PHY DDR_DQS_PHY	DDR_B_DQS6	MEM B DOS P<7>	12 33 12 33		
	CMD2DATA_ISO		=5X_DIELECTRIC ?	DDR_A		- "	DDR_CH2CH	See Note (2)	DDR_B_DQS7	DDR_DOS_PHY	DDR_B_DQS7	MEM_B_DQS_N<7>	12 33	arma wasser - a	
	CMD2DATA_ISO		=5X_DIELECTRIC ?	Note (1): Deliber:	ately set DQ to DQ	S spacing to 3:1 t	o avoid adding		Reset			MPM DECET T		SYNC_MASTER=D8_MLB PAGE TITLE	SYNC_DATE=08/27/2
		1	1	complex	ity to contraints,	even though it ca	n be less. Only		1246	DDR_50s	CPU	MEM_RESET_L	28 29 30 31 32	DDR3 Co	nstraints
					e per channel is n	eeded by trading o	rr a little space					L		Apple I:	nc DRAWING NUMBER 051-9505
					uggests 25 mil (0.									W _® Apple 1.	REVISION 8.0.0
					to pad to two dif	ferent channels D	DR3 draws about	Note (3):						NOTICE OF PROPRIETARY P	
Y															■ C 1
				20 mA pe coupling	er trace with edge g mechanism is cap	rates in the 100s acitive. A 0.65 mm	of ps. The main spacing is used	In order for the co	straints DDR_*_DQ_BYTE* to =SF DQ_BYTE* to DDR_{A,B}_DQ_BYTE*					THE INFORMATION CONTAINED HEREIN : PROPRIETARY PROPERTY OF APPLE INC. THE POSESSOR AGREES TO THE FOLLOW:	IS THE prefsb
				20 mA po coupling for power	er trace with edge	rates in the 100s acitive. A 0.65 mm w far more current	of ps. The main spacing is used (inductive	In order for the co out over DDR_{A,B}_I the small intra-byte	Q_BYTE* to DDR_{A,B}_DQ_BYTE* clane spacing is used, the space	so that ing rule				THE INFORMATION CONTAINED HEREIN: PROPRIETARY PROPERTY OF APPLE INC THE POSESSOR AGREES TO THE FOLLOW: I TO MAINTAIN THIS DOCUMENT IN C II NOT TO REPRODUCE OR COPY IT	is the prefsb ing: CONFIDENCE 121 OF 14
				20 mA po coupling for power coupling	er trace with edge g mechanism is cap er nets, which dra	rates in the 100s acitive. A 0.65 mm w far more current rules are far too	s of ps. The main spacing is used (inductive conservative.	In order for the co out over DDR_{A,B}_I the small intra-byte	Q_BYTE* to DDR_{A,B}_DQ_BYTE*	so that ing rule				THE INFORMATION CONTAINED HEREIN : PROPRIETARY PROPERTY OF APPLE INC THE FOSESSOR AGREES TO THE FOLLOW: I TO MAINTAIN THIS DOCUMENT IN C	is the prefsb ing: PAGE CONFIDENCE 121 OF 144



			起点主板	缝修网 www.qdz	bwx.com								
	8	7	6		5	4		3		2		1	
	DMI DMI-specific Physical Rule: PHYSICAL_RULE_SET LAYER ALL PHYSICAL_RULE_SET LAYER ALL		WIDTH MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP	DIFFFAIR NECK GAP	DMI	Set Physical Spacing			Chipset Test Inte	rface	Spacing]	
		DHM_DIFF =85_OHM_DIFF =85_OHM_DI		=85_OHM_DIFF	DMI 1166 DMI_N2S	DMI_PHY PCIE		NO_TEST=TRUE 10 19	OBS PCH Side	XDP_PHY	XDP	USB EXTA OC R L	20 25
					1165 DMI_N2S 1165 DMI_S2N	DMI_PHY PCIE DMI_PHY PCIE		NO TEST=TRUE 10 19 NO TEST=TRUE 10 19	T192 XDP_PCH_OBS T207 XDP_PCH_OBS	XDP_PHY	XDP	USB EXTE OC R L USB EXTC OC R L	20 25
	Physical Net Type to Rule I	300, 300 500, 500 500 June			I168 DMI_S2N	DMI_PHY PCIE	DMI_S2N_N<30>	NO_TEST=TRUE 10 19	IZOS XDP_PCH_OBS	XDP_PHY	XDP	USB EXTD OC R L USB EXTB OC EHCI R L	20 25
_	NET_PHYSICAL_TYPE AREA_TYPE PHYSI DMI_PHY * I	MI_85D			1283 PCIE_REF_CLK	CLK PCIE PHY CLK PCIE	DMI CLK100M CPU DMI CLK100M CPU		IZOS XDP_PCH_OBS IZOS XDP_PCH_OBS	XDD_DHA	XDP	USB EXTD OC EHCI R L	20 25
וע					DMI Compensation				T203 XDP_PCH_OBS T202 XDP_PCH_OBS	XDP_PHY	XDP	AP PWR EN R SDCONN STATE CHANGE R	20 25
					1171	COMP PCIE PHY COMP PCIE COMP PCIE PHY COMP PCIE	PCH DMI_COMP PCH_DMI2RBIAS	19	IZO1 XDP_PCH_ORS	XDP_PHY	OBS_STRORE	TBT CIO PLUG EVENT R ISOLATE CPU MEM R L	21 25
					1212				I 199 XDP_PCH_OBS I 199 XDP_PCH_OBS	XDP_PHY	XDP	GPU_GOOD_R	21 25
									I198 XDP_PCH_OBS I197 XDP_PCH_OBS	XDP_PHY	XDP	DP AUXCH ISOL R SATARDRVR EN R	18 25 18 25
	CDII W' / FDI								T190 XDP_PCH_OBS T190 XDP_PCH_OBS	XDP_PHY	XDP	DP TBT_SEL R JTAG TBT TCK R	21 25
	CPU Misc / FDI	_			•				I194 XDP_PCH_ORS	XDD_DHA	XDP	AUD IPHS SWITCH EN PCH R ENET LOW PWR PCH R	21 25
	CPU-specific Physical Rule		WIDTH MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP					T193 XDP_PCH_OBS T209 XDP_PCH_OBS_UNUSED	XDP_PHY XDP_PHY	OBS_STROBE	XDP PIN03	21 25
		_OHM_SE =50_OHM_SE =50_OHM_S		=STANDARD	CPU Misc.				OBS XDP Side				
	COMP_FDI_SE *	Y 0.3 MM 0.25 MM		=STANDARD					1209	XDP_PHY	XDP	XDP DAO USB EXTA OC L XDP DA1 USB EXTB OC L	25
					Electrical Contraint S	Set Physical Spacing			1210	XDP_PHY	XDP	XDP_DA2_USB_EXTC_OC_L	25
	Physical Net Type to Rule	lap			CPU Misc.	СРШ_РНУ СРШ	CPU_SKTOCC_L	11 64	E212)	XDP_PHY XDP_PHY	XDP	XDP DA3 USB EXTD OC L XDP DB0 USB EXTB OC EHCI L	25
	NET_PHYSICAL_TYPE AREA_TYPE PHYS:	And process, accounts, the			1240	CBIT_BHA CBII	CPU PROC SEL CPU CATERR L	11 19 11 48	1210	XDP_PHY XDP_PHY	XDP	XDP DB1_USB_EXTD_OC_EHCI_L XDP_DB2_AP_PWR_EN	25
		CPU_50S			1251	CPU_PHY CPU	CPU_PECI CPU_PROCHOT_L	11 21 47 48	[215] [216]	XDP_PHY	XDP	XDP DB3 SDCONN STATE CHANGE	25
	COMP_FDI_PHY * CO	MP_FDI_SE			1250	СРП_РНУ СРП	CPU PROCHOT R		1219	XDP_PHY XDP_PHY	OBS_STROBE XDP	XDP_FC1_TBT_CIO_PLUG_EVENT XDP_DC0_ISOLATE_CPU_MEM_L	25
	ODUifi - Oi D-fi-				1249	CPU_PHY CPU	CPU_THRMTRIP_L CPU RESET L	11 48	1219	XDP_PHY XDP_PHY	XDP	XDP_DC1_GPU_GOOD XDP_DC2_DP_AUXCH_ISOL	25
C	CPU-specific Spacing Defin	E-TO-LINE SPACING WEIGHT			1247	CPII_PHY CPII CPU_PHY CPII	PLT RESET LS1V	705 L 11	T22D	XDP_PHY	XDP	XDP DC3 SATARDRVR EN XDP DD0 DP TBT SEL	25
		FDI Comp	mpensation Rules (mils) (Maho Bay PD	OG, Intel Doc# 473718)	1255	СРИ_РНУ СРИ	CPU_PWRGD	11 21 25 28	T228	XDP_PHY	XDP	XDP DD1 JTAG TBT TCK	25
	COMP_FDI_ISO *		Trace Design Iso Design Comments 10 11.81 - 15.75 Using PCIe	quidelines	1250	CPU_PHY CPU	PM MEM PWRGD PM MEM PWRGD R		E220	XDP_PHY	XDP	XDP_DD2_AUD_IPHS_SWITCH_EN_PC XDP_DD3_ENET_LOW_PWR_PCH	<u>CH</u> 25
			10 11.81 - 13.75 Using PCIE	guidelines	T253	CPU_PHY CPU	CPU_MEM_RESET_	<u>L</u> 11 28	T226	XDP_PHY	OBS_STROBE	XDP FC0 PCH GPIO15	25
	Constraints	T							Standard usage branch off	from OBS			
	NET_SPACING_TYPE1 NET_SPACING_TYPE CPU *	2 AREA_TYPE SPACING_RULE_SET * CPU_ISO							T223	XDP_PHY	XDP	USB_EXTA_OC_L USB_EXTB_OC_L	15 20 45 15 20 45
	COMP_FDI *	* COMP_FDI_ISO			FDI				1230	XDP_PHY	XDP	USB EXTC OC L USB EXTD OC L	15 20 46
					Electrical Contraint S	Set Physical Spacing			T232	XDP_PHY	XDP	USB_EXTB_OC_EHCI_L	15 20 46
-					FDI Compensation				E23B	XDP_PHY	XDP	USB EXTD OC EHCI L AP PWR EN	15 20 15 20
					1261	COMP_FDI_PHY COMP_FDI	CPU FDI COMPIO	10	1235	XDP_PHY XDP_PHY	XDP OBS_STROBE	SDCONN STATE CHANGE TBT CIO PLUG EVENT	15 20 41
									1230	XDP_PHY	XDP	ISOLATE CPU MEM L	21 28 34
									T220	XDP_PHY XDP_PHY	XDP	GPU GOOD DP_AUXCH_ISOL	5 21
									1240	XDP_PHY	XDP	SATARDRVR EN DP TBT SEL	15 18
	XDP				XDP				1241	XDP_PHY	XDP	JTAG TBT TCK JTAG TBT TCK ISOL	15 21
	XDF XDP-specific Physical Rule	a			Electrical Contraint S	Set Physical Spacing			1273	XDP_PHY	XDP	AUD IPHS SWITCH EN PCH	21 26
_		OW ROUTE MINIMUM LINE WIDTH MINIMUM NECK WATER	WIDTH MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	XDP MISC.				1212	XDP_PHY XDP_PHY	XDP	DP AUXCH ISOL EN	15 21 26
В		_OHM_SE =50_OHM_SE =50_OHM_S	SE =50_OHM_SE =STANDARD	=STANDARD	1176 XDP_BPM_L	XDP_PHY XDP XDP_PHY XDP	XDP BPM L<70> CPU CFG<1716>						
					1257	XDP_PHY XDP	CPU CFG<110> XDP DBRESET L	10 15 25				_	
	Physical Net Type to Rule	temperatur, annual, ann			1269	XDP_PHY XDP	XDP_CPU_PWRGD	11 25					
	NET_PHYSICAL_TYPE AREA_TYPE PHYS: XDP_PHY *	CAL_RULE_SET KDP_50S			1263	XDP_PHY XDP	XDP CPU PWRBTN : XDP CPU CFG<0>	L 25					
	ADF_FRI "				1262	XDP_PHY XDP	XDP VR READY XDP CPU PLTRST	25					
	XDP-specific Spacing Defin	ttions Desktop	Debug Design Guide (Intel Doc# 4308	883)	I270 I269	XDP_PHY XDP	XDP PCH PWRGD	25					
			Imp Design Iso Design Comments		1268	XDP_PHY XDP	XDP PCH PWRBTN XDP PCH PLTRST						
		- mary and a second a second and a second and a second and a second and a second an		is for JTAG clocks. s default are 50 Ohm SE.									
	XDP_CLK_ISO *	=4:1_SPACING ?	1 1 -		1176	CLK_PCIE_PHY CLK_PCIE	ITPCPU_CLK100M_						
	Constraints				I177 ITP_CLK_CONN	CIK_PCIE_PHY CIK_PCIE	ITPCPU CLK100M						
	NET_SPACING_TYPE1 NET_SPACING_TYPE	2 AREA_TYPE SPACING_RULE_SET			IIBO ITP_CLK_CONN	CLK PCIE PHY CLK PCIE	ITPXDP_CLK100M_I						
	XDP *	* XDP_ISO			1179	CLK_PCTE_PHY CLK_PCTE	XDP CPU CLK100M						
	CLK_JTAG *	* XDP_CLK_ISO			CPU JTAG								
	OBS_STROBE *	* XDP_CLK_ISO			1182	XDP_PHY CLK_JTAG XDP_PHY XDP	XDP_CPU_TCK XDP_CPU_TMS	11 25					
					1184	XDP_PHY XDP	XDP CPU TDI XDP_CPU_TDO	11 25					
A					1190	XDP_PHY XDP	XDP CPU TRST L	11 25		SYNC	MASTER=D8_MI	LB SYNC DATE	E=08/27/2012
					1259	XDP_PHY XDP	XDP CPU PRDY L	11 25		PAGE T	ITLE [] MTSC/F	OMI/FDI/XDP Const	
					PCH JTAG					CF	ah	DRAWING N	NUMBER SIZE
					1180	XDP_PHY CLK_ITAG XDP_PHY XDP	XDP PCH TCK XDP PCH TMS	18 25 				opie inc.	-9505 D
					1188	XDP_PHY XDP	XDP PCH TDI XDP PCH TDO	18 25		мотт	CE OF PROPR	IETARY PROPERTY: BRANCH	3.0.0
					1189	AUP AUP		18 75				NED HEREIN IS THE FAPPLE INC. THE FOLLOWING: PAGE	refsb
										THE DO	SESSOR AGREES TO		
										I TO	MAINTAIN THIS DO	OCUMENT IN CONFIDENCE 123	OF 144
										I TO II NO III NO	MAINTAIN THIS DO T TO REPRODUCE OR T TO REVEAL OR PU	COPY IT SHEET	
	8	7	6		5	4	<u> </u>	3		I TO II NO III NO	MAINTAIN THIS DO T TO REPRODUCE OR	COPY IT SHEET	OF 144 OF 123



				廖网 www.qdzbwx.com							
_	8	7	6	5	4		3		2		1
	PCH			PCI		_		HDA			
	PCH-specific Physical Rules	POURE		Electrical Contraint	Set Physical Spacing			Electrical Contraint Set	Physical Spaci	ing	
	PHYSICAL_RULE_SET LAYER ALLOW FOR LAYER PCH_50S * =50_OH		maximum neck length diffpair primary gap diffpair in street and st	PCI Clock	ary par son	PCH CLK33M PCIIN		HDA	17D2 500	HDA BIT CLK	
	CLK_PCH_50S * =50_OH		=50_OHM_SE =STANDARD =STAN	The second secon	CLK_PCI_50S CLK_PCI	PCH CLK33M PCIOUT	20 26	1353	HDA_50S HDA	HDA BIT CLK R	18 56
	1 2 1 2 1 2							1363	HDA_50S HDA HDA_50S HDA	HDA RST L HDA RST R L	18 56
	PCH-specific Spacing Definiti	Management of the Control of the Con	W4.50 M					1360	HDA_50S HDA HDA_50S HDA	HDA SDOUT HDA SDOUT R	18 56
		O-LINE SPACING WEIGHT NET_SPACING_TYPE1	***************************************	LPC		٦		1366	HDA_50S HDA	HDA_SYNC	15 18 56
			*	Electrical Contraint	Set Physical Spacing			E369	HDA_50S HDA	HDA SYNC R HDA SDINO	18
		1_SPACING ? PCH	* * PCH_ISO	LPC	LPC_50S LPC	LPC AD<30>	18 47 49	I369	HDA_50S HDA	AUD_SDI_R SPI_DESCRIPTOR_OV	VERRIDE R 15
	DGT			1335	LPC_50S LPC	LPC R AD<30>	18 47 49				
	PCI			H339	LPC_50S LPC	LFRAME L	18	SPDIF	HDA	AUD SPDIF CHIP	
	PCI-specific Physical Rules PHYSICAL_RULE_SET LAYER ALLOW FOR LAYER	ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR I	NECK CAR				1371	HDA	AUD SPDIF OUT	56 60
	PCI_50S		=50_OHM_SE =STANDARD =STAN	T339	CLK_LPC_50S CLK_LPC	LPC CLK33M LPCPLUS LPC CLK33M LPCPLUS R	26 49				
l	CLK_PCI_50S		=50_OHM_SE =STANDARD =STAN	IDARD 1341	CLK_LPC_50S CLK_LPC CLK_LPC_50S CLK_LPC	LPC_CLK33M_SMC LPC_CLK33M_SMC_R	26 47				
				=359	CHCDEC 303 CHCDEC		20 26	CDT Doobsess	'		
	PCI-specific Spacing Definition Spacing_Rule_set Layer Line-to	ions O-Line spacing Weight NET_spacing_Typ	PE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET					SPI Bootrom			
		C_DIELECTRIC ? CLK_PCI	* * CLK_PCI_ISO	PCH Clocks				Electrical Contraint Set	Physical Spaci	ing	
				Electrical Contraint	Set Physical Spacing			SPI ROM	SPI_50S SPI	SPI CLK R	18 49
				PCH Reference Clock				E392	SPI_50S SPI SPI_50S SPI	SPI CLK SPI_ALT_CLK	49
	LPC			1385 1400	CLK_PCH_50S CLK_PCH CLK_PCH_50S CLK_PCH	SYSCLK_CLK25M_SB PCH_CLK25M_XTALIN	26 18 26	1393	SPI_50S SPI	SPI_SMC_CLK SPI_MLB_CLK	47 48
	LPC-specific Physical Rules			PCH Ref Clock Comp				E407	SPI_50S SPI SPI_50S SPI	SPI_CSO_R_L	48 49
	PHYSICAL_RULE_SET LAYER ALLOW FON LAYE	ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ER?	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR		PCH_50S COMP_PCH	PCH XCLK RCOMP	18	1399	SPI_50S SPI SPI_50S SPI	SPI CSO L SPI ALT CS L	49
	LPC_50S * =50_OH		=50_OHM_SE =STANDARD =STAN					E409	SPI_50S SPI	SPI_SMC_CS_L	49 47 48
	CLK_LPC_50S	HM_SE =50_OHM_SE =50_OHM_SE	=50_OHM_SE =STANDARD =STAN	1349 1349	CLK_XTAL XTAL CLK_XTAL XTAL	PCH CLK32K RTCX1 PCH CLK32K RTCX2	18 26 18 26	T397	SPI_50S SPI	SPI MLB CS L SPI MOSI R	48 49
	LPC-specific Spacing Definiti	ions		85	CLK_XTAL XTAL	PCH_CLK32K_RTCX2_R	26	T399	SPI_50S	SPI_MOSI	18 49
		O-LINE SPACING WEIGHT NET_SPACING_TYP	PE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	SMC 32K	GW 2	PM CLK32K SUSCLK R		F410	SPI_50S SPI SPI_50S SPI	SPI ALT MOSI SPI SMC MOSI	49 47 48
		:1_SPACING ? LPC	* * LPC_ISO		CLK_PCH_50S CLK_PCH CLK_PCH_50S CLK_PCH	PM_CLK32K_SUSCLK_R SMC_CLK32K	19 48	[41]	SPI_50S SPI	SPI_MLB_MOSI	48 49
ĺ	CLK_LPC_ISO * =3.6X	_DIELECTRIC ? CLK_LPC	* * CLK_LPC_ISO		•			E403	SPI_50S SPI SPI_50S SPI	SPI MISO SPI ALT MISO	18 49
				05 5	~ .			F113	SPI_50S SPI SPI_50S SPI	SPI_SMC_MISO SPI_MLB_MISO	47 48
	HDA			25 MHz Referenc	ce Clocks	7		1405	SPI_50S SPI	SPIROM USE MLB	21 49
	HDA-specific Physical Rules			Electrical Contraint							
	PHYSICAL_RULE_SET LAYER ALLOW FOR LAYER		MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR	NECK GAP	1 CLK_XTAL XTAL	SYSCLK CLK25M X1	26				
	HDA_50S * =50_OH	HM_SE =50_OHM_SE =50_OHM_SE	=50_OHM_SE =STANDARD =STAN	1380 1380	CLK_XTAL XTAL	SYSCLK CLK25M X2 SYSCLK CLK25M X2 R	26 26				
	HDA-specific Spacing Definiti	ions			_						
	SPACING_RULE_SET LAYER LINE-TO	O-LINE SPACING WEIGHT NET_SPACING_TYPE	PE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	25M Reference Clocks	CLK_PCH_50S CLK_PCH	SYSCLK CLK25M ENET	26 39				
1	HDA_ISO * =2X_1			1380	CLK_PCH_50S CLK_PCH	SYSCLK CLK25M ENET R SYSCLK CLK25M TBT	26				
	= "" =	DIELECTRIC ? HDA	* * HDA_ISO	J			26 36				
ĺ		DIELECTRIC ? HDA	* * HDA_ISO	138b	CLK_PCH_50S CLK_PCH CLK_PCH_50S CLK_PCH	SYSCLK CLK25M TBT R	36				
	Crystal	DIELECTRIC ? HDA	* * HDA_ISO			SYSCLK CLK25M TBT R	36				
	_		* * HDA_ISO			SYSCLK CLK25M TBT R	36				
	Crystal	les	* * HDA_ISO MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR 1			SYSCLK CLK25M TBT R	36				
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW ON LAY!	les	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR I	NECK GAP		SYSCLK CLK25M TBT R	36				
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW ON LAY!	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERF = 100_OHM_DIFF = 100_OHM_DIFF	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR I	NECK GAP		SYSCLK CLK25M TBT R	36				
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW 1 CLK_XTAL * =100_OH Crystal-specific Spacing Defi	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH EEP: M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR I	NECK GAP		SYSCLK CLK25M TBT R	36				
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ON LAY! CLK_XTAL * =100_OHI Crystal-specific Spacing Defi	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH EEP: M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR N	NECK GAP		SYSCLK CLK25M TBT R	36				
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ON LAY! CLK_XTAL * =100_OH Crystal-specific Spacing Defi	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH EEP: M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYPE	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR R =100_OHM_DIFF =100_OH PEL NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	NECK GAP		SYSCLK CLK25M TBT R	36				
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ON LAY! CLK_XTAL * =100_OH Crystal-specific Spacing Defi	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH EEP: M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYPE	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR R =100_OHM_DIFF =100_OH PEL NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	NECK GAP		SYSCLK CLK25M TBT R	36				
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ON LAY! CLK_XTAL * = 100_OH Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE-TO XTAL_ISO * = 4X_1 SPI SPI-specific Physical Rules	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions 0-LINE SPACING WEIGHT DIELECTRIC ? NET_SPACING_TYPE XTAL	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR R =100_OHM_DIFF =100_OH PEL NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	NECK GAP		SYSCLK CLK25M TBT R	36				
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW FOR LAY! CLK_XTAL * =100_OHI Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE-TO XTAL_ISO * =4X_I SPI SPI-specific Physical Rules PHYSICAL_RULE_SET LAYER ALLOW FOR LAYER CON LAY!	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH EER? M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYPE XTAL ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH DIFFFAIR PRIMARY GAP DIFFFAIR IS 100_OHM_DIFF =100_OHM_DIFF =100_O	NECK GAP		SYSCLK CLK25M TBT R	36				
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ON LAY! CLK_XTAL * = 100_OH Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE-TO XTAL_ISO * = 4X_1 SPI SPI-specific Physical Rules	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH EER? M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYPE XTAL ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR IS TO SHARE THE STACING TYPE SPACING TYPE STACING TYPE STAC	NECK GAP		SYSCLK CLK25M TBT R	36				
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW FOR LAY! CLK_XTAL * =100_OHI Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE-TO XTAL_ISO * =4X_I SPI SPI-specific Physical Rules PHYSICAL_RULE_SET LAYER ALLOW FOR LAYER CON LAY!	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYPE DIELECTRIC ? XTAL ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? ERP MINIMUM LINE WIDTH MINIMUM NECK WIDTH MINIMUM SECK WIDTH MINIMUM S	MAXIMUM NECK LENGTH DIFFFAIR PRIMARY GAP DIFFFAIR IS 100_OHM_DIFF =100_OHM_DIFF =100_O	NECK GAP		SYSCLK CLK25M TBT R	36				
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW I CLK_XTAL * = 100_OHI Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE_TO XTAL_ISO * = 4X_I SPI SPI-specific Physical Rules PHYSICAL_RULE_SET LAYER NLOW I SPI_SOS * = 50_OH SPI-specific Spacing Definition	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYPE DIELECTRIC ? XTAL ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? ERP MINIMUM LINE WIDTH MINIMUM NECK WIDTH MINIMUM SECK WIDTH MINIMUM S	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED TO THE SPACING TYPE SPACING TULE SET * * * XTAL_ISO MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED TO THE STANDARD STAN	NECK GAP NECK GAP DARD		SYSCLK CLK25M TBT R	36				
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW I CLK_XTAL * = 100_OHI Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE_TO XTAL_ISO * = 4X_I SPI SPI-specific Physical Rules PHYSICAL_RULE_SET LAYER ALLOW I SPI_50S * = 50_OH SPI-specific Spacing Definiti SPACING_RULE_SET LAYER INTO ALLOW I SPI_SOS	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYP: DIELECTRIC ? XTAL ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? ERP? ROUTE = 50_OHM_SE =50_OHM_SE	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED TO THE SPACING TYPE SPACING TULE SET * * * XTAL_ISO MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED TO THE STANDARD SET AND ARCHIVE STANDARD SET AND ARCHIVE SET AND A	NECK GAP NECK GAP DARD		SYSCLK CLK25M TBT R	36		PAGE TITLE	ER=D8 MLB	
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW I CLK_XTAL * = 100_OHI Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE_TO XTAL_ISO * = 4X_I SPI SPI-specific Physical Rules PHYSICAL_RULE_SET LAYER ALLOW I SPI_50S * = 50_OH SPI-specific Spacing Definiti SPACING_RULE_SET LAYER INTO ALLOW I SPI_SOS	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYP: DIELECTRIC ? XTAL ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? ERP? =50_OHM_SE =50_OHM_SE ions O-LINE SPACING WEIGHT NET_SPACING_TYP:	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =100_OHM_DIFF =100_OHM_DIFF =100_OH PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET * * XTAL_ISO MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =50_OHM_SE =STANDARD =STAN PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	NECK GAP NECK GAP DARD		SYSCLK CLK25M TBT R	36		PAGE TITLE	_{ER=D8 MLB} H and BR Coi	
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW I CLK_XTAL * = 100_OHI Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE_TO XTAL_ISO * = 4X_I SPI SPI-specific Physical Rules PHYSICAL_RULE_SET LAYER ALLOW I SPI_50S * = 50_OH SPI-specific Spacing Definiti SPACING_RULE_SET LAYER INTO ALLOW I SPI_SOS	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYP: DIELECTRIC ? XTAL ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? ERP? =50_OHM_SE =50_OHM_SE ions O-LINE SPACING WEIGHT NET_SPACING_TYP:	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =100_OHM_DIFF =100_OHM_DIFF =100_OH PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET * * XTAL_ISO MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =50_OHM_SE =STANDARD =STAN PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	NECK GAP NECK GAP DARD		SYSCLK CLK25M TBT R	36		PAGE TITLE	H and BR Co	
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW I CLK_XTAL * = 100_OHI Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE_TO XTAL_ISO * = 4X_I SPI SPI-specific Physical Rules PHYSICAL_RULE_SET LAYER ALLOW I SPI_50S * = 50_OH SPI-specific Spacing Definiti SPACING_RULE_SET LAYER INTO ALLOW I SPI_SOS	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYP: DIELECTRIC ? XTAL ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? ERP? =50_OHM_SE =50_OHM_SE ions O-LINE SPACING WEIGHT NET_SPACING_TYP:	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =100_OHM_DIFF =100_OHM_DIFF =100_OH PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET * * XTAL_ISO MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =50_OHM_SE =STANDARD =STAN PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	NECK GAP NECK GAP DARD		SYSCLK CLK25M TBT R	36		PCH	Apple Inc.	nstraints DRAWING NUMBER 051-9505 REVISION 8.0.0
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW I CLK_XTAL * = 100_OHI Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE_TO XTAL_ISO * = 4X_I SPI SPI-specific Physical Rules PHYSICAL_RULE_SET LAYER ALLOW I SPI_50S * = 50_OH SPI-specific Spacing Definiti SPACING_RULE_SET LAYER INTO ALLOW I SPI_SOS	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYP: DIELECTRIC ? XTAL ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? ERP? =50_OHM_SE =50_OHM_SE ions O-LINE SPACING WEIGHT NET_SPACING_TYP:	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =100_OHM_DIFF =100_OHM_DIFF =100_OH PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET * * XTAL_ISO MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =50_OHM_SE =STANDARD =STAN PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	NECK GAP NECK GAP DARD		SYSCLK CLK25M TBT R	36		POTICE OF	Apple Inc.	nstraints DRAWING NUMBER 051-9505 REVISION 8.0.0
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW I CLK_XTAL * = 100_OHI Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE_TO XTAL_ISO * = 4X_I SPI SPI-specific Physical Rules PHYSICAL_RULE_SET LAYER ALLOW I SPI_50S * = 50_OH SPI-specific Spacing Definiti SPACING_RULE_SET LAYER INTO ALLOW I SPI_SOS	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYP: DIELECTRIC ? XTAL ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? ERP? =50_OHM_SE =50_OHM_SE ions O-LINE SPACING WEIGHT NET_SPACING_TYP:	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =100_OHM_DIFF =100_OHM_DIFF =100_OH PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET * * XTAL_ISO MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =50_OHM_SE =STANDARD =STAN PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	NECK GAP NECK GAP DARD		SYSCLK CLK25M TBT R	36		NOTICE OF THE INFORMATION THE POSSATION THE	Apple Inc. Apple Inc. F PROPRIETARY PROPERTION CONTAINED HEREIN IS THE AGREES TO THE FOLLOWING:	DEAVING NUMBER 051-9505 REVISION 8.0.0 FRANCE prefsb
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW I CLK_XTAL * = 100_OHI Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE_TO XTAL_ISO * = 4X_I SPI SPI-specific Physical Rules PHYSICAL_RULE_SET LAYER ALLOW I SPI_50S * = 50_OH SPI-specific Spacing Definiti SPACING_RULE_SET LAYER INTO ALLOW I SPI_SOS	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYP: DIELECTRIC ? XTAL ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? ERP? =50_OHM_SE =50_OHM_SE ions O-LINE SPACING WEIGHT NET_SPACING_TYP:	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =100_OHM_DIFF =100_OHM_DIFF =100_OH PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET * * XTAL_ISO MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =50_OHM_SE =STANDARD =STAN PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	NECK GAP NECK GAP DARD		SYSCLK CLK25M TBT R	36		NOTICE OF THE INFORMATIL PROPRIETARY PI THE POSESSOR. I TO MAINTAI II NOT TO REF	Apple Inc. Apple Inc. F PROPRIETARY PROPERT ION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AGREES TO THE FOLLOWING: IN THIS DOCUMENT IN CONFIDENCE PRODUCE OR COPY IT VERAL OR PUBLISH IT IN WHOLE OR	DRAWING NUMBER 051-9505 REVISION 8.0.0 BRANCH PROFESS PAGE 125 OF 14
	Crystal Crystal-specific Physical Rul PHYSICAL_RULE_SET LAYER ALLOW I CLK_XTAL * = 100_OHI Crystal-specific Spacing Defi SPACING_RULE_SET LAYER LINE_TO XTAL_ISO * = 4X_I SPI SPI-specific Physical Rules PHYSICAL_RULE_SET LAYER ALLOW I SPI_50S * = 50_OH SPI-specific Spacing Definiti SPACING_RULE_SET LAYER INTO ALLOW I SPI_SOS	les ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? M_DIFF =100_OHM_DIFF =100_OHM_DIFF initions O-LINE SPACING WEIGHT NET_SPACING_TYP: DIELECTRIC ? XTAL ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH ERP? ERP? =50_OHM_SE =50_OHM_SE ions O-LINE SPACING WEIGHT NET_SPACING_TYP:	MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =100_OHM_DIFF =100_OHM_DIFF =100_OH PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET * * XTAL_ISO MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR RESERVED. =50_OHM_SE =STANDARD =STAN PEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	NECK GAP NECK GAP DARD		SYSCLK CLK25M TBT R	3		NOTICE OF THE INFORMATI THE POSSESS I TO MAINTAI	Apple Inc. Apple Inc. F PROPRIETARY PROPERT ION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AGREES TO THE FOLLOWING: IN THIS DOCUMENT IN CONFIDENCE PRODUCE OR COPY IT VERAL OR PUBLISH IT IN WHOLE OR	DRAWING NUMBER 051-9505 REVISION 8.0.0 BRANCH prefsb PAGE 125 OF 14

				起点主	板维修网 www	.qdzbwx.com									
	8	7		6		5		4			3	2		1	
	USB					USB 3.0 and USB 2	.0 Trixies	s Muxing	_		USB Hub				
	USB-specific Physical Rules	A Paris				Electrical Contraint Set	Physical	Spacing			Electrical Contraint	Set Physical	Spacing		
	PHYSICAL_RULE_SET LAYER ALLOW ON LAY: USB_85D * =85_OHN		OHM_DIFF =85_OHM	CK LENGTH DIFFPAIR PRIMARY GAP 4_DIFF =85_OHM_DIFF	=85_OHM_DIFF	External Port A (J4600)					USB 2.0 Hub	USB2 PHY	17070	USB PCH 7 P 20 27	
	USB_90D * #90_OHN		OHM_DIFF =90_OHM		=90_OHM_DIFF	USB3_RX_CONN USB3_RX_CONN	USB3_PHY USB3_PHY	USB3 USB3	USB3 EXTA RX P USB3 EXTA RX N	45	I401 USR2_HUR_PCH I402 USR2_HUR_PCH	USB2_PHY	USB2	USB PCH 7 N 20 27	27
	USB_50S		_OHM_SE =50_OH		=STANDARD	1391	USB3_PHY USB3_PHY	USB3	USB3 EXTA RX F P USB3 EXTA RX F N	20 45	USB2_HUB_BT	USB2_PHY	USB2	USB BT P 27 35	35
				_		I392 USB3_TX_CONN	USB3_PHY	HSB3	USB3 EXTA TX P	20 45	ISB2_HUB_BT ISB2_HUB_BT	USB2_PHY USB2_PHY	USB2 USB2	USB BT N 27 35 USB BT MUX P 35	5
	Physical Net Type to Rule Map	USB Min Spac	cing Rules (mils)) (Maho Bay PDG, Intel	Doc# 473718)	I414 USR3_TX_CONN	USR3_PHY	USR3	USB3 EXTA TX N	20 45	ISO6 USB2_HUB_BT	USB2_PHY	USB2	USB BT MUX N 35	
	NET_PHYSICAL_TYPE AREA_TYPE PHYSICAL	Deceron Imp		Comments		1415	USB3_PHY USB3_PHY	USB3 USB3	USB3 EXTA TX F P USB3 EXTA TX F N	45	1541	USB HUB PHY USB HUB PHY	USB_HUB USB_HUB	USB_HUB_2P 27 USB_HUB_2N 27	
	USB2_PHY * USB	900		ils = 4.29:1 USB 2.0		T493	USB3_PHY	USR3	USB3 EXTA TX C P USB3 EXTA TX C N	45	1542	USB_RUB_FRI	055_1105	2/	
	USB3_PHY * USB	the property property and		ils = 7.14:1 USB 3.0		I417 USB2 MUXED MOJO CONN	USB2 PHY	USR3	USB PCH 0 P	45					
	USB_HUB_PHY * USB	50S	50/2.8 mi	ils = 17.9:1 USB 2.0/3.0		I418 USB2_MUXED_MOJO_CONN	USB2_PHY	USB2	USB PCH 0 N	20 45	USB 2.0 Hub Misc.	USB HUB PHY	IISB HIIB	USB HUB RESET L 27	
	SMSC Hub Application Note 15.17 Single-ended impedance range from 45	-80 ohm is acceptable				T419 T420	USB2_PHY USB2_PHY	USB2 USB2	USB2 EXTA MUXED P USB2 EXTA MUXED N	45	1520	USB_HUB_PHY	USB_HUB	USB_HUB_VBUS_DET 27	
	brigge chaca impedance range from 1	oo omm ib deceptable				T393	USB2_PHY USB2_PHY	USR2	USB2 EXTA MUXED F		E519 E518	USB_HUB_PHY	USR_HUR USR_HUR	USB HUB NON REM0 27 USB HUB NON REM1 27	
						1394	USBZ_PHY	USBZ	USBZ ERIA MORED F	45	1519	USB_HUB_PHY	USB_HUB	USB_HUB_HS_IND 27	
-	USB 2.0 Spacing Definitions	Same, process, part, pare	USB 3.0 Spacing		State from the first term	External Port B (J4610)	IISB3 PHY	HSB3	USB3 EXTB RX P	45	USB 2.0 Hub Compensa	ion			
		LINE SPACING WEIGHT DIELECTRIC ?	SPACING_RULE_SET USB3_ISO	tayer Line-to-Line spacing * =7.3X_DIELECTRIC	WEIGHT	I422 USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_N	45	E471	PCH_50S	COMP_PCH	USB_HUB_RBIAS 27	
	USB2_ISO	Tent (period pe		PP,BOTTOM =7.3X_DIELECTRIC	100 (100 (100 (100 (100 (100 (100 (100	1428	USB3_PHY USB3_PHY	USB3 USB3	USB3 EXTB RX F P USB3 EXTB RX F N	20 45	USB 2.0 Hub Crystal			USB HUB XTAL1	
		DIELECTRIC ?	USB3_CLK_ISO	* =18X_DIELECTRIC	?	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_P	20 45	T472	CLK_XTAL CLK_XTAL	XTAL XTAL	USB_HUB_XTAL2 27	
		DIELECTRIC ?	USB3_CLK_ISO TO		3	I427 USB3_TX_CONN	USB3_PHY USB3_PHY	USB3	USB3 EXTB TX N USB3 EXTB TX F P	20 45	1515	CLK_XTAL	XTAI.	USB HUB XTAL2 R 27	
ĺ		_SPACING ?	USB3_USB3_ISO	* =7.3X_DIELECTRIC		1428 1428	USB3_PHY	USB3	USB3_EXTB_TX_F_N	45					
			USB3_USB3_ISO TO	OP,BOTTOM =7.3X_DIELECTRIC	?	E495	USB3_PHY USB3_PHY	USB3	USB3 EXTB TX C P USB3 EXTB TX C N	45 45	Camera Control	ler			
Ī	USB 2.0 Spacing Rules		USB3_USB3_ISO	ISL10 =5X_DIELECTRIC	?	USB2_MUXED_CONN	USB2_PHY	USB2	USB PCH 1 P	20 45	Electrical Contraint	1	Species		
		REA_TYPE SPACING_RULE_SET	Hap 3 0 0	. D		ISB2_MUXED_CONN	USB2_PHY USB2_PHY	USB2	USB PCH 1 N USB PCH 9 P	20 45	Electrical Contraint	Filysical	Spacing		
	USB2 *	* USB2_ISO	USB 3.0 Spacing		PRACING DILL DOWN	E435	USB2_PHY USB2_PHY	USB2	USB_PCH_9_N	20 45	ISOI SMIA_DATA	SMIA_DIFF_PHY	SMIA_DIFF	SMIA DATA P 42	
	USB2 *CLK*	* USB2_CLK_ISO	NET_SPACING_TYPE1 N	NET_SPACING_TYPE2 AREA_TYPE :	USB3_ISO	T432	USB2_PHY USB2_PHY	USB2 USB2	USB2 EXTB MUXED P USB2_EXTB_MUXED_N	45	ISO2 SMIA_DATA	SMIA_DIFF_PHY		SMIA DATA N 42	
ĺ	USB2 DISPLAYPORT	* USB2_CLK_ISO	USB3 USB3		USB3_ISO USB3_CLK_ISO	T434	USB2_PHY	USB2	USB2_EXTB_MUXED_F_						
	USB2 *TBT*	* USB2_CLK_ISO			USB3_CLK_ISO	I433	USB2_PHY	USB2	USB2 EXTB MUXED F	N 45	I529 SMTA_CLK	SMIA_DIFF_PHY		SMIA CLK P 42 SMIA CLK N 42	
	USB2 *ENET*	* USB2_CLK_ISO	USB3		USB3_CLK_ISO	External Port C (J4700)			USB3 EXTC RX P		1529			*	
	USB2 *SD*	* USB2_CLK_ISO	USB3		USB3_CLK_ISO	USB3_RX_CONN USB3_RX_CONN	USB3_PHY	USB3 USB3	USB3 EXTC RX N	46					
	USB3 PCIE	* USB3_CLK_ISO	USB3		USB3_CLK_ISO	I438	USB3_PHY	USB3	USB3_EXTC_RX_F_P USB3_EXTC_RX_F_N	20 46	MISC	ODT 50-	CDT	CAM SF CLK	
ĺ	USB3 SATA	* USB3_CLK_ISO	USB3		USB3_CLK_ISO	USB3 TX CONN	USB3_PHY	USB3	USB3 EXTC TX P	20 46	E507	SPI_50S SPI_50S	SPI	CAM_SF_CLK_R 42	
ĺ	USB_HUB *	* USB_HUB_ISO	USB3		USB3_CLK_ISO	USB3_TX_CONN	USB3_PHY USB3_PHY	USB3	USB3_EXTC_TX_N	20 46	1509	SPI_50S	SPI SPT	CAM SF DIN 42 CAM SF DIN R 42	
1			USB3		JSB3_USB3_ISO	1413	USB3_PHY USB3_PHY	USB3	USB3 EXTC TX F P	46	I510	SPI_50S SPI_50S	SPI	CAM_SF_CS_L 42	
				1	,	T498	USB3_PHY	USB3	USB3_EXTC_TX_C_P	46	H519	SPI_50S SPI_50S	SPI	CAM SF WP L 42 CAM SF DOUT 42	
						1499	USB3_PHY	USB3	USB3 EXTC TX C N	46	1514	SPI_50S	SPI	CAM_SF_DOUT_R 42	
						USB2_CONN USB2_CONN	USB2_PHY USB2_PHY	USB2 USB2	USB PCH 2 P USB PCH 2 N	20 46	1540	SPI_50S	SPI	CAM SF HOLD L 42	
	CAMERA CONTROLLER					1450	USB2_PHY	USB2	USB2 EXTC F P USB2 EXTC F N	46	1520	CAM_PHY	CAM	CAM USB VRES 42 MIPI RESISTOR 42	
	Camera Controller's SMIA Inte	rface & MISC Physical Ru	ules			E452	USBZ_PRY	USBZ	5552 Birre 1 W	46	E528	CAMPHY	CAM	CAM EXT BOOT L 43	
	PHYSICAL_RULE_SET LAYER ALLOW ON LAY		NECK WIDTH MAXIMUM NEC	CK LENGTH DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	External Port D (J4710)	HSB3 PHY	IISB3	USB3 EXTD RX P	46	E539		PM PM	PCH CAM EXT BOOT R L 21 43	43
			OHM_DIFF =100_OHM		=100_OHM_DIFF	1455 USB3_RX_CONN	USB3_PHY	USB3	USB3 EXTD RX N USB3 EXTD RX F P	46	1537		PM DM	CAM P1V2 RST HOLDOFF 43 CAM P1V2 RST HOLDOFF L 43	
	CAM_SE * Y	0.2 MM 0.	.1 MM =STANI	DARD =STANDARD	=STANDARD	1454	USB3_PHY USB3_PHY	USB3 USB3	USB3 EXTD RX F N	20 46	1536		1.0	***************************************	
ĺ			<u> </u>	<u> </u>		USB3_TX_CONN	USB3_PHY	USB3	USB3 EXTD TX P	20 46	12C	SMB_PHY	SMB	I2C CAMSENSOR SDA 42	
						I458 USB3_TX_CONN	USB3_PHY	USB3	USB3 EXTD TX N USB3 EXTD TX F P	20 46	1535	SMB_PHY	SMB	I2C CAMSENSOR SCL 42	
	NET_PHYSICAL_TYPE AREA_TYPE PHYSICAL					1459	USB3_PHY	USB3	USB3 EXTD TX F N	46	1532	SMB_PHY SMB_PHY	SMB	SMB ALS F SDA 42 SMB ALS F SCL 42	
1	SMIA_DIFF_PHY * SMIA	and the second s				I 500	USB3_PHY USB3_PHY	USB3 USB3	USB3 EXTD TX C P USB3 EXTD TX C N	46					
	CAM_PHY * CAM	SE				USB2_MUXED_CONN	USB2_PHY	USB2	USB_PCH_3_P	20 46	Camera Controller Cr	rstal CLK YTA	XTAT.	CAM XTAL IN	
						I461 USB2_MUXED_CONN	USB2_PHY	USB2	USB PCH 3 N USB PCH 10 P	20 46	1525	CLK_XTAL	XTAI.	CAM XTAL OUT 42	
	Camera Controller's SMIA Inte	rface & MISC. Spacing Def	finitions			1463 1464	USB2_PHY	USB2	USB_PCH_10_N	20 46	1527	CLK_XTAL.	XTAI.	CAM XTAL OUT R 42	
	SPACING_RULE_SET LAYER LINE-TO	LINE SPACING WEIGHT NET	T_SPACING_TYPE1 NET_SPA	ACING_TYPE2 AREA_TYPE SPACING	S_RULE_SET	E465	USB2_PHY USB2_PHY	USB2 USB2	USB2 EXTD MUXED P USB2 EXTD MUXED N	46		I	1		
			5		DIFF_ISO	1466	USR2_PHY	USB2	USB2 EXTD MUXED F						
		No. (Annual Contraction)			IFF2DIFF	1469	USB2_PHY	USB2	USB2_EXTD_MUXED_F_	IN 46					
ı	CAM_ISO * =2:	_SPACING ?	CAM	* * CA	M_ISO	Camera (U4200)	Hobo proc	nep^	USB CAMERA P						
i						USB2_CONN_INT USB2_CONN_INT	USB2_PHY USB2_PHY	USB2	USB CAMERA P	42					
ı															
						PCH USB Compensation	PCH_50s	COMP_PCH	PCH_USB_RBIAS	20		SVN	C MASTER=D8	MLB SYNC DATE=08/2	/27/
						_		1				PAGE	TITLE	amera Constraints	
									_			⊢	00D/C	DRAWING NUMBER	₹
ĺ						Electrical Contraint Set	Physical	Spacing	Voltage				\bigcap	Apple Inc. 051-950	05
Ī						Camera Controller Local G						<u> </u>	\(\mathcal{O}_\omega\)	8.0.	.0
ĺ						1521	GND_PHY	GND	0V CAM AC					PRIETARY PROPERTY: BRANCH TAINED HEREIN IS THE Prefs	sh
ĺ						1522	SWII PHY	- Smith	CAPI PI	42		THE PROF THE	PRIETARY PROPERT POSESSOR AGREES	Y OF APPLE INC. TO THE FOLLOWING: PAGE	
1								•	•			I 1	TO MAINTAIN THIS NOT TO REPRODUCE	DOCUMENT IN CONFIDENCE 126 OF	_1
L													NOT TO REVEAL OF ALL RIGHTS RESER	PUBLISH IT IN WHOLE OR PART 106 OF	1
	8	7		6		5		4			3	2		1	
						_		-			~				

_			起点主板维修	www.qdzbwx.com				
_	8	7	6	5	4	3	2	1
D	SMBus SMBus-specific Physical Rule PHYSICAL_RULE_SET LAYER ON LAN SMB_55S * =55_0 Physical Net Type to Rule Ma NET_PHYSICAL_TYPE AREA_TYPE PHYSICAL SMB_PHY * SME SMBUS-specific Spacing Defin SPACING_RULE_SET LAYER LINE-1 SMB_ISO * =2x Sensor Sensor-specific Physical Rul PHYSICAL_RULE_SET LAYER ON LAN 1:1_DIFFPAIR * Y SNS_50S * =50_0 Physical Net Type to Rule Ma NET_PHYSICAL_TYPE AREA_TYPE PHYSICAL SNS_DIFF_PHY * 1:1_D SNS_DIFF_PHY * SNS Sensor-specific Spacing Defi SPACING_RULE_SET LAYER LINE-T SENSOR SPACING_RULE_SET LAYER LINE-T SPACING_RULE_SET LAYER LINE-T SPACING_RULE_SET LAYER LINE-T	ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MY HM_SE =55_OHM_SE =55_OHM_SE P L_RULE_SET 3_55S Attions Constraints NET_SPACING WEIGHT DIELECTRIC ? SMB CS ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MY ERRY MINIMUM LINE WIDTH MINIMUM NECK WIDTH MY ERRY MINIMUM LINE WIDTH MINIMUM NECK WIDTH MY ERRY MINIMUM LINE WIDTH STANDARD HM_SE =50_OHM_SE =50_OHM_SE P L_RULE_SET LEFFPAIR M_550S	AXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NE =55_OHM_SE	CK GAP ARD CK GAP MM				D C
А	8	7	6	5	4	3		DERAVING NUMBER 051-9505 D REVISION 8.0.0 ARY PROPERTY: BEREIN S THE POLLOWING: PAGE 127 OF 144


		1									1		T
_	8		7		6	5	4			3		2	1
	CPU Core Phases						CPU AXG Phase and Core Con	troller					
	Electrical Contraint Set Phys	ical Spacing	Voltage	T_ON TOID	TEST		Electrical Contraint Set Physical	Spacing	Voltage	DIDT NO_TEST]		
	Input Bus	icai Spacing	Voicage	DIDI NO_I			AXG FMySteal	Spacing	voicage	DIDI NO_IESI			
	1836 POWER	PHY POWER PHY POWER	12V 5V		PP12V S0 CPUCORE FLT 66 67 REG VCC U7100 66	68	F118 POWER_PHY	POWER	12V		REG_LVCC_U7330	68	
	Local Ground												
ı	1126 GND_P	HY GND	0V		AGND CPU 66 67	68	T118 VR_CTL_PHY T118 VR_CTL_PHY	VR_CTL			REG PWM CPUAXG REG PWM CPUAXG R	66 68	
	Phase 1						POWER_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUAXG	68	
	ISSS POWER	PHY POWER	1 2V		REG LVCC U7210 67		1118 VR_CTL_PHY 1118 VR_CTL_PHY	VR_SWITCH VR_SWITCH	12V	TRUE TRUE	REG BOOT CPUAXG REG BOOT CPUAXG RC	68	
							VR_CTL_PHY	VR_SWITCH VR LGATE	12V	TRUE	REG UGATE CPUAXG REG LGATE CPUAXG	68	
	1884 VR_CT				REG_PWM_CPUCORE_1		TII9 VR_CTI_PHY	VR_SWITCH	12V	TRUE TRUE	REG SNUBBER CPUAXG	68	
	ISS7 POWER	PHY VR_SWITCH	12V	TRUE	REG PHASE CPUCORE 1 67		POWER_PHY	POWER	1.1V		PPCPUAXG SO SENSE	68	
ı	1888 VR_CT		12V 12V	TRUE TRUE	REG BOOT CPUCORE 1 67 REG BOOT CPUCORE 1 RC 67		INS_CPU_AXG SNS_DIFF_PHY INS_CPU_AXG SNS_DIFF_PHY SNS_CPU_AXG SNS_DIFF_PHY	SENSE			REG ISENAXG P REG ISENAXG N	68	
	1889 VR_CT		12V	TRUE	REG_UGATE_CPUCORE_1		1113	SENSE			REG_ISENAXG_PR REG_ISENAXG_NR	66 68	
	T892 VR_CT	L_PHY VR_SWITCH	1.2V	TRUE TRUE	REG SNUBBER CPUCORE 1 67		II27 ISNS_CPILAXG SNS_DIFF_PHY	SENSE			SNS AXG R P SNS AXG R N	66	
┨	POWER		1.1V		PPCPUCORE SO SENSE 1 67		II27 ISNS_CPU_AXG SNS_DIFF_PHY	SENSE			SNS_AXG_XW_P	66	
		TFF_PHY SENSE			REG ISENCORE 1 P 66 67 REG ISENCORE 1 N 67		ISL6364 SNS_DIFF_PHY	SENSE			SNS AXG XW N		
ı	1890	SENSE			REG ISENCORE 1 NR 66 67			VP CTI.			REG_CPUCORE_COMP	66	
	Phase 2						T102 VR_CTI_PHY	VR_CTI.			CPUCORE COMP RC REG CPUCORE FB	66	
I	POWER	_PHY POWER	1 2V		REG LVCC U7230 67		1102 VR_CTL_PHY	VR_CTL VR_CTL			CPUCORE_FB_RC	66	
	III VR_CT	L_PHY VR CTL			REG PWM CPUCORE 2 66 67		T103 VR_CTI_PHY T103 VR_CTI_PHY	VR_CTL VR_CTL			CPUCORE FB R 1 CPUCORE FB R 2	66	
ı	TII VR_CT	TPHY VR_CTI.			REG PWM CPUCORE 2 R 66		1103 VR_CTL_PHY 1100 VR_CTL_PHY	VR_CTL VR_CTL			CPUCORE_PSICOMP_RC REG_CPUCORE_PSICOMP	66	
	TIIO POWER TIIO VR_CT		12V	TRUE	REG_PHASE_CPUCORE_2 67 REG_BOOT_CPUCORE_2 67		TIOS VR_CTI,_PHY	VR_CTL			REG CPUCORE HFCOMP	66	
	TIII VR_CT	I_PHY VR_SWITCH	1 2V	TRUE TRUE	REG BOOT CPUCORE 2 RC 67								
ı	TIII VR_CT	L_PHY VR_LGATE	12V	TRUE	REG LGATE CPUCORE 2 67		1103	SENSE			REG_CPUCORE_VSEN REG_CPUCORE_RGND	66	
	III VR_CT		1.2V	TRUE TRUE	REG SNUBBER CPUCORE 2 67 PPCPUCORE SO SENSE 2 67		VR_CTL_PHY	VR_CTL			REG_CPUCORE_IMON	51 66	
ı		TFF PHY SENSE	1.17		REG ISENCORE 2 P 66 67		VR_CTL_PHY	VR_CTL			CPUCORE_IMON_R	66	
	ISNS_CPU_CORE SNS_D	IFF_PHY SENSE			REG_ISENCORE_2_N 67 REG_ISENCORE_2_NR 65.67		1105 VR_CTL_PHY 1105 VR_CTL_PHY	VR_CTL VR_CTL			REG_CPUCORE_SUTH	66	
ı	mis-						1105	VR_CTL VR_CTL			REG CPUCORE NPSI REG CPUCORE FDVID	66	
ı	Phase 3						T105 VR CTL PHY T105 VR CTL PHY	VR_CTL VR_CTL			REG_CPUCORE_IAUTO REG_CPUCORE_SW FREO	66	
1	POWER	_PHY POWER	12V		REG LVCC U7250 67		T105 VR_CTI_PHY	VR_CTL			REG CPUCORE RAMPADJ REG CPUCORE EN PWR	66	
ı	VR_CT	L_PHY VR_CTL			REG PWM CPUCORE 3 66 67		II05 VR_CTL_PHY	VR_CTL			CPUCORE EN PWR R	66	
ı	TIID VR_CT		1 217	TRIID	REG PWM CPUCORE 3 R 66 REG PHASE CPUCORE 3 67		VR_CTL_PHY VR_CTL_PHY	VR_CTL			REG CPUCORE RSET REG CPUAXG COMP		
	TIIS VR_CT	L_PHY VR_SWITCH	12V	TRUE	REG BOOT_CPUCORE 3 67		TIOD VR_CTL_PHY	VR_CTL			CPUAXG COMP RC	66	
	7115 VR_CT	L_PHY VR_SWITCH VR_SWITCH	12V 12V	TRUE TRUE	REG BOOT CPUCORE 3 RC 67 REG UGATE CPUCORE 3 67		1101	VR_CTL VR_CTL			REG CPUAXG FB CPUAXG FB RC	66	
ı	7110 VR_CT		12V 12V	TRUE TRUE	REG LGATE CPUCORE 3 67 REG SNUBBER CPUCORE 3 67		VR_CTI_PHY VR_CTI_PHY	VR_CTL VR_CTL			CPUAXG FB_R 1 CPUAXG FB_R 2	66	
l	POWER	PHY POWER	1.1V		PPCPUCORE SO SENSE 3 67		TII9 VR_CTIPHY	VR_CTI.			REG CPUAXG HFCOMP	66	
		TFF_PHY SENSE			REG ISENCORE 3 P 66 67 REG ISENCORE 3 N 67								
l	III6 ISNS_CPH_CORE SNS_D	SENSE SENSE			REG ISENCORE 3 NR 67								
l	Phase 4												
ı	Til6 POWER	PHY POWER	12V		REG LVCC U7310 68		1100	SENSE			REG_CPUAXG_VSEN	66	
l							1100	SENSE			REG CPUAXG RGND REG CPUAXG IMON	66	
1	1117 VR_CT				REG PWM CPUCORE 4 66 68 REG PWM CPUCORE 4 R 66		1100 VR_CTL_PHY T100 VR_CTL_PHY	VR_CTL			CPUAXG IMON R	51 66	
	POWER	_PHY VR_SWITCH	12V	TRUE	REG PHASE CPUCORE 4 68		TION VR_CTI, PHY VR_CTI, PHY VR_CTI, PHY	VR_CTI.			REG CPUAXG TM REG CPUAXG TCOMP	66	
Į	111 VR_CT		12V 12V	TRUE TRUE	REG BOOT CPUCORE 4 68 REG BOOT CPUCORE 4 RC 68		T100 VR_CTL_PHY VR_CTL_PHY	VR_CTL			REG_CPUAXG_SW_FREQ	66	
١	VR_CT	I_PHY VR_SWITCH	12V 12V	TRUE	REG UGATE CPUCORE 4 68 REG LGATE CPUCORE 4 68		VR_VID_PHY	VR_VID			CPU_VIDSCLK_R	13 66	
	1112 VR_CT		12V	TRUE TRUE	REG_SNUBBER_CPUCORE_4 68		T106 VR_VID_PHY	VR_VID			CPU VIDALERT L CPU VIDALERT R L	13 66	
	T117 POWER	_PHY POWER	1 1V		PPCPUCORE SO SENSE 4 68		1100	VR_VID VR_VID			CPU_VIDSOUT	13 66	
ĺ		IFF_PHY SENSE			REG ISENCORE 4 P 66 68 REG ISENCORE 4 N 68		VR_VID_PHY	VR_VID			CPU_VIDSOUT_R	13	
ĺ	1118	SENSE			REG ISENCORE 4 NR 66 68		Output Bus	POWER	1.1V		PPVCORE_SO_CPU	6	
ĺ		DIFF_PHY SENSE			SNS CORE XW P 66 SNS CORE XW N 66		1100 POWER_PHY	POWER	1.1V	 	PPVAXG S0	6	
ĺ	ISNS_CPU_CORE SNS_	DIFF_PHY SENSE			SNS CORE R P 66						J _		
		DIFF_PHY SENSE DIFF_PHY SENSE			SNS_CORE_R_N 66 SNS_CPU_VAXG_P 13_66	6					F	SYNC_MASTER=D8_MLB	SYNC_DATE=08/27/
	ISNS_CPU_CORE SNS_	DIFF_PHY SENSE			SNS_CPU_VAXG_N 13 60	6					Į	CPU VR	eg Constraints
l		DIFF_PHY SENSE DIFF_PHY SENSE			SNS CPU VCORE P 13 60 SNS CPU VCORE N 13 60	6						App	le Inc. 051-9505
											Į.	~ ₀	8.0.0
1		DIFF_PHY SENSE			SNS_P1V05_IOVDD_XW_P 99 SNS_P1V05_IOVDD_XW_N 99							NOTICE OF PROPRIET	
	ISNS_CPU_CORE SNS_	DIFF_PHY SENSE			SMS_FIVUS_IOVDD_AW_N 99							THE INFORMATION CONTAINED PROPRIETARY PROPERTY OF AF THE POSESSOR AGREES TO THE I TO MAINTAIN THIS DOCUM:	PLE INC. FOLLOWING: ENT IN CONFIDENCE PAGE 129 OF 14
1												II NOT TO REPRODUCE OR CO	PY IT
_		· · · · · · · · · · · · · · · · · · ·	<u> </u>	1			<u> </u>			_		IV ALL RIGHTS RESERVED	109 OF 12
	8	1	7		6	l 5	4	1		3	1	2	1 7


	8	7	6	5		4		3		2.			1
	5	,	Ŭ	<u> </u>	fer 7			<u> </u>	GDDR5 Frame Buffe				<u>+</u>
	GDDR5				GDDR5 Frame Buffer A						Const.		
	GDDR5-specific Physical Rules			Electrical Contraint S Memory Address	Set Physical	Spacing			Electrical Contraint Set Memory Address	Physical	Spacing		
	PHYSICAL_RULE_SET LAYER ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH MINIMUM	M NECK WIDTH MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NEC	K GAP GDDR A0 MA	GDDR_MA_PHY	GDDR A 0 MA		EST-TRUE 84 86	I695 GDDR B0 MA	GDDR MA PHY	GDDR B 0 MA	FB B0 A<80>	NO TEST=TRUE 84 87
	GDDR_45S * =45_OHM_SE		5_OHM_SE =45_OHM_SE =STANDARD =STANDAR	1643 GDDR_A1_MA	GDDR_MA_PHY	GDDR_A_1_MA	FB_A1_A<80> NO_TR	<u>est=true</u> 84 86	I694 GDDR_B1_MA	GDDR_MA_PHY	GDDR_B_1_MA	FB_B1_A<80>	NO TEST=TRUE 84 87
1	GDDR_50S * =50_OHM_SE	=50_OHM_SE =50_	O_OHM_SE 12 MM =STANDARD =STANDAR	Address Dynamic Bus In	GDDR_ADBI_PHY	GDDR A 0 ADRT	FB AO ABI L NO TES	ST-TRUE 84 86	Address Dynamic Bus Inv	GDDR ADBI_PHY	GDDR B 0 ADBI	FB BO ABI L	NO TEST=TRUE 84 87
1	GDDR_80D * =80_OHM_DIF	F =80_OHM_DIFF =80_C	OHM_DIFF =80_OHM_DIFF =80_OHM_D		GDDR_ADBI_PHY			ST-TRUE 84 86	1697 GDDR_B1_ADBI		GDDR_B_1_ADBI		NO TEST=TRUE 84 87
I	Physical Net Type to Rule Map			Control					Control				
	NET_PHYSICAL_TYPE AREA_TYPE PHYSICAL_RULE	SET		[549] GDDR_A0_CKE [548] GDDR_A0_CTRI.	GDDR_CTRL_PHY	GDDR_A_0_CTRL	FB A0 CKE L NO TES	ST_TRUE 84 86 ST_TRUE 84 86	GDDR_R0_CKE 1701 GDDR_R0_CTRI.	GDDR_CTRL_PHY GDDR_CTRL_PHY	GDDR_R_0_CTRL	FB B0 CKE L FB B0 CS L	NO TEST=TRUE 84 87
	GDDR_MA_PHY * GDDR_45s			1649 GDDR_A0_CTRI.	GDDR_CTRL_PHY	GDDR_A_0_CTRL	FB A0 WE L NO TES	ST=TRUE 84 86 ST=TRUE 84 86	GDDR_R0_CTRL GDDR_R0_CTRL	GDDR_CTRI_PHY	GDDR_R_0_CTRL	FB BO WE L FB BO CAS L	NO_TEST=TRUE 84 87
	GDDR_ADBI_PHY * GDDR_45S	anneal, m		ISSI GDDR_AA_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRI.	FB AO RAS L NO TES	ST_TRUE 84 86	1703 GDDR_BÛ_CTRI.	GDDR_CTRI_PHY	GDDR_R_0_CTRI.		NO_TEST=TRIE 84 87
	GDDR_CTRL_PHY * GDDR_45S			1650 GDDR_A1_CKR	GDDR_CTRL_PHY	GDDR_A_1_CTRL	FB Al CKE L NO TES	ST_TRUE 84 86	1704 GDDR_B1_CKE 1705 GDDR_B1_CTRL	GDDR_CTRL_PHY	GDDR_R_1_CTRL	FB B1 CKE L FB B1 CS L	NO_TEST=TRUE 84 87
	GDDR_CLK_PHY * GDDR_80D			I653 GDDR_A1_CTRI.	GDDR_CTRI_PHY	GDDR_A_1_CTRL	FB Al WE L NO TES	ST=TRUE 84 86	I706 GDDR_R1_CTRI.	GDDR_CTRI_PHY	GDDR_B_1_CTRI.		NO TEST=TRUE 84 87
	GDDR_DQ_PHY			1650 GDDR A1 CTRI.	GDDR_CTRL_PHY	GDDR_A_1_CTRL	FB A1 RAS L NO TES	ST=TRUE 84 86 ST=TRUE 84 86	1708 GDDR_B1_CTRI. 1707 GDDR_B1_CTRI.	GDDR_CTRL_PHY			NO TEST=TRUE 84 87
	GDDR_DBI_PHY * GDDR_45S			Clock					Clock				
	GDDR_WCK_PHY * GDDR_80D			GDDR_A0_CLK	GDDR_CLK_PHY	GDDR A 0 CLK	FB A0 CLK P NO TES	ST_TRUE 84 86	GDDR_B0_CLK 1710 GDDR_B0_CLK	GDDR_CLK_PHY	GDDR B 0 CLK	FB_B0_CLK_P FB_B0_CLK_N	NO TEST-TRUE 84 87
	Main Commont Min Con 1 2 3 5	4 E Ch	(AMD Dog# 40010)	1660 GDDR_A1_CLK	GDDR_CLK_PHY	GDDR_A_1_CLK	FB_Al_CLK_P NO TES	ST-TRUE 84 86	1710 GIDR_B1_CLK	GDDR_CLK_PHY	GDDR_B_1_CLK	FB_B1_CLK_P	NO TEST=TRUE 84 87
	Main Segment Min Spacing Rules f Trace-to-Trace	or 4.5 Gbps or Less () Isolation	(ATERE #DOM MINW)	HESS GDDR_A1_CLK	GDDR_CLK_PHY	GDDR_A_1_CLK	FB_A1_CLK_N NO TES	ST=TRUE 84 86	[771] GDDR_B1_CLK	GDDR_CLK_PHY	GDDR_B_1_CLK	FB_B1_CLK_N	NO TEST-TRUE 84 87
	Table Micro Design Strip Design	Micro Design Strip Desi		Data		appr - f	FB_A0_DQ<70> NO TES		Data		ann - A	FB_B0_DQ<70>	
	5-6/5-7 2:1 2:1 2:1 2:1 5-6/5-7 2:1 2:1 2:1	5:1 5:1 5:1 5:1 5:1 5:1 5:1	Address dynamic bus inversion (ADBI)	I663 GDDR_A0_DQ_RYTE1	GDDR_DQ_PHY	GDDR_A_0_DQ	FB A0 DQ<158> NO_TES	ST=TRUE 84 86	1713 GDDR_B0_DQ_BYTE0 1712 GDDR_B0_DQ_BYTE1	GDDR_DQ_PHY		FB B0 DQ<158>	NO TEST=TRUE 84 87
		5:1 5:1 5:1 5:1 5:1 5:1 5:1		I662 GDDR_A0_DQ_BYTE2 I660 GDDR_A0_DQ_BYTE3	GDDR_DQ_PHY	GDDR_A_0_DQ GDDR_A_0_DQ	FB A0 DQ<2316> NO TES FB A0 DQ<3124> NO TES		1714 GDDR_R0_DQ_RYTE2 1715 GDDR_R0_DQ_RYTE3	GDDR_DQ_PHY GDDR_DQ_PHY		FB_B0_DQ<3124>	NO_TEST=TRUE
	5-6/5-7 3:1 3:1 3:1	5:1 5:1 5:1 5:1 7:1 7:1 7:1 7:1	Data (DQ)	eg GDDR_A1_DQ_BYTEÛ	GDDR_DQ_PHY	GDDR_A_1_DQ	FB Al DQ<70> NO_TES	ST=TRUE 84 86	F716 GDDR_R1_DQ_RYTE()	GDDR_DQ_PHY	GDDR_R_1_DQ	FB B1 D0<70>	NO_TEST=TRUE 84 87
	5-6/5-7 3:1 3:1 3:1	5:1 5:1 5:1 5:1	Data dynamic bus inversion (DBI)	1665 GDDR A1 DQ BYTE1	GDDR_DQ_PHY GDDR_DQ_PHY	GDDR_A_1_DQ GDDR_A_1_DQ	FB_A1_DQ<158> NO TES FB_A1_DQ<2316> NO TES		1718 GDDR_B1_DO_BYTE1 1717 GDDR_B1_DO_BYTE2	GDDR_DO_PHY GDDR_DO_PHY		FB_B1_DQ<158> FB_B1_DQ<2316>	NO TEST=TRUE 84 87
	ı	5:1 5:1 5:1 5:1	1 Forwarded clock (WCK)	HEED GDDR A1 DQ BYTE3	GDDR_DQ_PHY	GDDR_A_1_DQ	FB Al DO<3124> NO TES		GDDR_R1_DQ_RYTE3	GDDR_DQ_PHY		FB B1 DQ<3124>	NO TEST=TRUE 84 87
	GDDR5-specific Spacing Definition			Error Detection			FB A0 EDC<0> NO TES		Error Detection			EB BU EDO-U-	
	SPACING_RULE_SET LAYER LINE-TO-LINE GDDR_ISO * =3X_DIELH	***********	PACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT GDDR_DQ2DQ * = 3x_DIELECTRIC ?	1669 GDDR_A0_EDC1	GDDR_EDC_PHY	GDDR_A_0_EDC	FB A0 EDC<1> NO_TES	ST=TRUE 84 86 ST=TRUE 84 86	E720 GDDR_B0_EDC0 E721 GDDR_B0_EDC1	GDDR_EDC_PHY GDDR_EDC_PHY	GDDR_R_0_EDC	FB B0 EDC<0> FB B0 EDC<1>	NO TEST=TRUE 84 87
	GDDR_ISO TOP,BOTTOM =5x_DIELH		GDDR_DQ2DQ TOP,BOTTOM =3x_DIELECTRIC ?	E671 GDDR_A0_EDC2 E672 GDDR_A0_EDC3	GDDR_EDC_PHY	GDDR_A_0_EDC		<u>ST=TRUE</u> 84 86 <u>ST=TRUE</u> 84 86	F723 GDDR_B0_EDC2 F722 GDDR_B0_EDC3	GDDR_EDC_PHY GDDR_EDC_PHY	GDDR_B_0_EDC	FB_B0_EDC<2> FB_B0_EDC<3>	NO TEST=TRUE 84 87
	GDDR_MA2MA * =2x_DIELH		GDDR_EDC_ISO * =3X_DIELECTRIC ?	I673 GDDR_A1_EDC0	GDDR_EDC_PHY	GDDR A 1 EDC	FB_A1_EDC<0> NO TR	EST-TRUE 84 86	1725 GDDR_B1_EDC0	GDDR_EDC_PHY	GDDR_B_1_EDC	FB_B1_EDC<0>	NO TEST-TRUE 84 87
	GDDR_MA2MA TOP,BOTTOM =3X_DIELH	CTRIC ? GE	GDDR_EDC_ISO TOP,BOTTOM =5X_DIELECTRIC ?	1670 GDDR A1 EDC1	GDDR_EDC_PHY GDDR_EDC_PHY	GDDR_A_1_EDC	FB_A1_EDC<1> NO TE FB_A1_EDC<2> NO TE	84 86 RST=TRUE 84 86	1724 GDDR_B1_EDC1 1726 GDDR_B1_EDC2	GDDR_EDC_PHY	GDDR_B_1_EDC	FB_B1_EDC<1> FB_B1_EDC<2>	NO TEST=TRUE 84 87
	GDDR_ADBI2ADBI * =2x_DIELE	100,000,000,000	GDDR_EDC2EDC * =3X_DIELECTRIC ?	E676 GDDR A1 EDC3	GDDR_EDC_PHY	GDDR A 1 EDC		EST-TRUE 84 86	1727 GDDR_B1_EDC3	GDDR_EDC_PHY		FB B1 EDC<3>	NO TEST=TRUE 84 87
	GDDR_ADBI2ADBI TOP,BOTTOM =2x_DIELH		GDDR_EDC2EDC TOP,BOTTOM =5X_DIELECTRIC ?	Data Dynamic Bus Inv			ED 30 DD7 7 -0		Data Dynamic Bus Inv			ED DO DOT T	
	GDDR_CTRL2CTRL * =2x_DIELH GDDR_CTRL2CTRL TOP,BOTTOM =2x_DIELH	100 (100 (100 (100 (100 (100 (100 (100	GDDR_DBI2DBI * =3x_DIELECTRIC ? GDDR_DBI2DBI TOP,BOTTOM =3x_DIELECTRIC ?		GDDR_DBI_PHY	GDDR_A_0_DBI	FB_A0_DBI_L<1> NO TR		1729 GDDR_B0_DB10 1728 GDDR_B0_DB11	GDDR_DBI_PHY GDDR_DBI_PHY		FB_B0_DBI_L<0> FB_B0_DBI_L<1>	NO TEST-TRUE 84 87
	GDDR_CTRL2CTRL TOP,BOTTOM = ZX_DIELE GDDR_CLK2CLK * = 3X_DIELE		GDDR_WCK2WCK * = 3X_DIELECTRIC ?	1680 GDDR A0 DBI 2 1679 GDDR A0 DBI 3	GDDR_DBI_PHY GDDR_DBI_PHY		FB A0 DBI L<2> NO TE FB A0 DBI L<3> NO TE	EST=TRUE 84 86	1730 GDDR_B0_DB12 1731 GDDR_B0_DB13	GDDR_DBI_PHY		FB B0 DBI L<2>	NO TEST=TRUE 84 87
	GDDR_CLK2CLK TOP,BOTTOM =5x_DIELH	The production	GDDR_WCK2WCK TOP,BOTTOM =5x_DIELECTRIC ?	IG82 GDDR_A1_DBIO	GDDR_DBI_PHY	GDDR_A_1_DBI	FB_A1_DBI_L<0> NO TE	EST-TRUE 84 86	1733 GDDR_B1_DBI0	GDDR_DBI_PHY	GDDR_B_1_DBI	FB_B1_DBI_L<0>	NO TEST-TRUE 84 87
		11)		[68] GDDR_A1_DBI1	GDDR_DBI_PHY GDDR_DBI_PHY	GDDR_A_1_DBI	FB Al DBI L<1> NO TR FB Al DBI L<2> NO TR	84 86 RST=TRUE 84 86	1733 GDDR_R1_DBT1 1734 GDDR_R1_DBT2	GDDR_DBI_PHY		FB Bl DBI L<1> FB Bl DBI L<2>	NO TEST=TRUE 84 87
	Constraints (x in {A, B}, y in { Memory Address: MAxy[8:0]		Data: DQxy[31:0]	ISS GDDR_A1_DBI3	GDDR_DBI_PHY	GDDR_A_1_DBI	FB Al DBI L<3> NO TE	EST-TRUE 84 86	1735 GDDR_B1_DBI3	GDDR_DBI_PHY	GDDR_B_1_DBI	FB Bl DBI L<3>	NO TEST-TRUE 84 87
	NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_	YPE SPACING_RULE_SET	NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	Forwarded Clock		appr - f	ED VU MOIN DOG		Forwarded Clock	appr	ann - a	בם בת שמוע ה-מ-	
	GDDR_*_*_MA * *	GDDR_ISO	GDDR_*_*_DQ	T689 GDDR A0 WCK0	GDDR_WCK_PHY		FB A0 WCLK P<0> NO T FB A0 WCLK N<0> NO T	TEST=TRUE 84 86	E736 GDDR_B0_WCK0 E737 GDDR_B0_WCK0		GDDR_B_0_WCK		NO TEST-TRUE 84 87
	GDDR_*_*_MA =SAME *	GDDR_MA2MA	GDDR_*_*_DQ =SAME * GDDR_DQ2DQ	[588] GDDR_A0_WCK1	GDDR_WCK_PHY	GDDR_A_0_WCK	FB A0 WCLK P<1> NO T FB A0 WCLK N<1> NO_T		1739 GDDR_R0_WCK1	GDDR_WCK_PHY		FB B0 WCLK P<1> FB B0 WCLK N<1>	NO_TEST=TRUE
	Address Dynamic Bus Inversion: A	DBIxy E	Error Detection: EDCxy[3:0]	T689 GDDR_A1_WCKÛ	GDDR_WCK_PHY	GDDR_A_1_WCK	FB_A1_WCLK_P<0> NO_T		1740 GDDR_B1_WCK0	GDDR_WCK_PHY	GDDR_B_1_WCK	FB_B1_WCLK_P<0>	NO TEST=TRUE 84 87
	NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_	YPE SPACING_RULE_SET	NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	[59] GDDR_A1_WCK1	GDDR_WCK_PHV	GDDR_A_1_WCK GDDR_A_1_WCK	FB Al WCLK N<0> NO.T	TEST-TRUE 84 86	1741 GDDR_R1_WCK1		GDDR_B_1_WCK	FB B1 WCLK N<0> FB B1 WCLK P<1>	
	GDDR_*_*_ADBI	GDDR_ISO	GDDR_*_*_EDC * * GDDR_EDC_ISO	[69] GDDR_A1_WCK1		GDDR_A_1_WCK	FB_A1_WCLK_N<1> NO_T		1742 GDDR_B1_WCK1			FB_B1_WCLK_N<1>	
	GDDR_*_*_ADBI =SAME *	GDDR_ADBI2ADBI	GDDR_*_*_EDC =SAME * GDDR_EDC2EDC	GPU			J						
	Control: Reset, CKExy, CSxy, WEx	, RASxy, CASxy D	Data Dynamic Bus Inversion: DDBIxy[3:0]	Electrical Contraint S	Set Physical	Spacing]		Frame Buffer Rese	+			
	NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_	***************	NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	Electrical Contraint S	Fulysical	phacing							
	GDDR_CTRL * *	GDDR_ISO	GDDR_*_*_DBI	1747	CLK_GPU_55S	CLK_GPU	PEX_TSTCLK_O_PL PEX_TSTCLK_O_NG		Electrical Contraint Set	Physical	Spacing		
	GDDR_*_*_CTRL	0221(_130	GDDR_*_*_DBI =SAME * GDDR_DBI2DBI	17/10 17/10	CLK_PCIE_PHY	CLK_PCIE	GPU TESTMODE			GDDR_5.0S GDDR_5.0S	GDDR_CTRI.	FB A0 RESET L FB A1 RESET L	84 86 84 86
	GDDR_"_"_CIRL =SAME *		Forwarded Clock: WCKxy[1:0]	1750		CLK_PCIE		NO_TEST=TRUE 86	1710 GDDR AO RESET 1710 GDDR AI RESET 1710 GDDR AI RESET 1710 GDDR BI RESET 1710 GDDR DI RESE	GDDR_50S		FB_B0_RESET_L FB_B1_RESET_L	84 86 84 87 84 87
	Clock: CKxy	The special and a second second	NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	1760 1760			FB BO CK MID	NO_TEST=TRUE 87	GDDR_C0_RESET 1759 GDDR_C1_RESET	GDDR_50S GDDR_50S	GDDR_CTRL GDDR_CTRL	FB_C1_RESET_L	85 88 85 88
	NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_		GDDR_*_*_WCK * * GDDR_ISO	1766 1769		CLK_GPU	FB CO CK MID	NO_TEST=TRUE 87	1760 GDDR_D0_RESET 1761 GDDR_D1_RESET	GDDR_50S GDDR_50S	GDDR_CTRL GDDR_CTRL	FB DO RESET L FB D1 RESET L	85 89 85 89
	GDDR_*_*_CLK	GDDR_ISO	GDDR_*_*_WCK =SAME * GDDR_WCK2WCK	1766 1769	CLK_GPU_55S	CLK_GPU	FB DO CK MID	NO_TEST=TRUE 88					
	GDDR_*_*_*_CLK =SAME *	GDDR_CLK2CLK		1771	CLK_GPU_55S	CLK_GPU	GPU JTAG TCK	NO_TEST=TRUE 89 91					
				1972) 1973)	CLK_GPU_55S	CLK_GPU	GPU_ROM_SCLK GPU_ROM_SCLK_R	91		CUDIC	MASTER=D8 MI	ъ	SYNC DATE=01/1
	GPU			277	CLK_GPU_55S	CLK_GPU	GPU OSC 27M XTAL P			SYNC_ PAGE TI	TLE		_
	GPU-specific Physical Rules			1776	CLK_GPH_55S	CLK_GPU	GPU OSC 27M XTAL N	91		<u> </u>	GNDK2/	GPU Cons	DRAWING NUMBER
	PHYSICAL_RULE_SET LAYER ALLOW ROUTE ON LAYER? CLK_GPU_55S * =55_OHM_SE		M NECK WIDTH MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NEC 5_OHM_SE =55_OHM_SE =STANDARD =STANDAR	1564	SMB_PHY SMB_PHY	SMB.	GPU_SMB_CLK GPU_SMB_DAT	91			(Ap	pple Inc.	051-950
	=55_OHM_SE	-33_OHM_SE =55_	SE =STANDARD =STANDARD	E/53	SMB_PHY	SMB	GPU_SMB_CLK_R	91 50 91		<u> </u>	\(\sigma_\end{array}\)		8.0.0
	GPU-specific Spacing Definitions			PCIe Compensation	SMB_PHY	SMB	GPU SMB DAT R	50 91				IETARY PROPERTY: NED HEREIN IS THE F APPLE INC.	prefs
	SPACING_RULE_SET LAYER LINE-TO-LINE		NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET	1599	PCIE_50S	COMP_PCIE	FB_CAL_PD_VDDQ FB_CAL_PU_GND	94		THE POS I TO	SESSOR AGREES TO MAINTAIN THIS DO	THE FOLLOWING: CUMENT IN CONFIDENCE	132 OF 1
	CLK_GPU_ISO * =4:1_SPA	CING ?	CLK_GPU * * CLK_GPU_ISO	1600 1762	PCIE_50S PCIE_50S	COMP_PCIE	FB_CAL_TERM_GND	94		II NOT	TO REPRODUCE OR TO REVEAL OR PU	COPY IT BLISH IT IN WHOLE OR PA	
				I I							RIGHTS RESERVED		

www.qdzbwx.com

	8		7	6	EISM www.qazbwx.com	4	3	2	1 1
lr						1 -	J	2	1
	GDDR5 FRAME BUFFE	R C		GDDR5 FRAME BU	FFER D				
	Electrical Contraint Set	Physical Spacing		Electrical Contrain	: Set Physical Spacing				
	Memory Address	GDDR MA PHY GDDR C 0 MA	FB C0 A<80> NO	Memory Address TEST=TRUE 85 88 I695 GDDR_DO_MA	GDDR MA PHY GDDR D 0 MA FB DO A<80>	NO_TEST=TRUE 85 89			
	GDDR_C1_MA	GDDR_MA_PHY GDDR_C_1_MA	I		GDDR_MA_PHY GDDR_D_1_MA FB D1 A<80>				
	Address Dynamic Bus Inv	GDDR_ADRI_PHY GDDR_C_0_ADR	RT FB CO ABI L NO_	Address Dynamic Bus TEST=TRUE 85 88 F696 GDDR_D0_ADRI	GDDR_ADRI_PHY GDDR_D_0_ADRI FB DO ABI L	NO_TEST=TRUE 85 89			
D	GDDR_C1_ADBI	GDDR ADBI PHY GDDR C 1 ADB	BI FB C1 ABI L NO_	TEST=TRUE 85 88 GDDR D1 ADBI	GDDR ADBI_PHY GDDR D 1 ADBI FB D1 ABI L	NO_TEST=TRUE 85 89			D
	Control GDDR_C0_CKE	GDDR_CTRI_PHY GDDR_C_0_CTR	FB CO CKE L NO.	Control TEST=TRHE 85 88 TEST GDDR_D0_CKE		NO_TEST=TRUE_ 85 89			
	1648 GDDR_C0_CTRL 1649 GDDR_C0_CTRL	GDDR_CTRL_PHY GDDR_C_0_CTR	FB CO WE L NO_	TEST=TRUE 85 88 1701 GDDR D0 CTRL TEST=TRUE 85 88 1708 GDDR D0 CTRL	GDDR_CTRI_PHY GDDR_D_0_CTRI. FB D0 WE L	NO_TEST=TRUE			
	GDDR_C0_CTRL	GDDR_CTRL_PHY GDDR_C_0_CTR	RL FB_CO_RAS_L NO_	TEST=TRUE 85 88	GDDR_CTRL_PHY GDDR_D_0_CTRL FB_D0_RAS_L	NO_TEST=TRUE 85 89 NO_TEST=TRUE 85 89			
	GDDR_C1_CKE GDDR_C1_CTRI.	GDDR_CTRI_PHY GDDR_C_1_CTR	FB C1 CS L NO_	TEST=TRUE 85 88 F704 GDDR_D1_CKE TEST=TRUE 85 88 F705 GDDR_D1_CTRI.	GDDR_CTRI_PHY GDDR_D_1_CTRI. FB D1 CS L	NO_TEST=TRUE			
	GDDR_C1_CTRL GDDR_C1_CTRL	GDDR_CTRI_PHY GDDR_C_1_CTR	FB C1 CAS L NO_	TEST=TRUE 85 88 1706 GDDR_D1_CTRL TEST=TRUE 85 88 1708 GDDR_D1_CTRL		NO_TEST=TRUE			
Ш	T656 GDDR_C1_CTRI.	GDDR_CTRI_PHY GDDR_C_1_CTR	FB C1 RAS L NO_	TEST=TRUE 85 88 GDDR_D1_CTRL.	GDDR_CTRI_PHY GDDR_D_1_CTRI. FB D1 RAS L	NO_TEST=TRUE 85 89			<u> </u>
	Clock GDDR_C0_CLK GDDR_C0_CLK	GDDR_CLK_PHY GDDR_C_0_CLK	FB CO CLK P NO	TEST=TRHE 85 88 Clock TEST=TRHE 85 88 GDDR_D0_CLK TEST=TRHE 85 88 GDDR_D0_CLK	GDDR_CLK_PHY GDDR_D_0_CLK FB_D0_CLK_N	NO_TEST=TRUE 85 89			
	1650 GDDR_C1_C1.K	GDDR_CLK_PHY GDDR_C_1_CLK	FB C1 CLK P NO_	TEST=TRUE 85 88 E710 GDDR_D0_CLK TEST=TRUE 85 88 E708 GDDR_D1_CLK	GDDR_CLK_PHY GDDR_D_1_CLK FB D1 CLK P	NO_TEST=TRUE_85_89 NO_TEST=TRUE_85_89			
	T659 GDDR_C1_CLK	GDDR_CLK_PHY GDDR_C_1_CLK	FB C1 CLK N NO_	TEST=TRIE_ 85 88 [771] GDDR_D1_CLK	GDDR_CLK_PHY GDDR_D_1_CLK FB D1 CLK N	NO_TEST=TRUE 85 89			
	Data GDDR_C0_DQ_RVTE0	GDDR_DQ_PHY GDDR_C_0_DQ	FB C0 D0<70> NO_	TEST=TRUE 85 88 E713 GDDR_D0_DQ_RYTEG	gnne_no_phy	NO_TEST=TRUE 85 89			
	I662 GDDR_C0_DQ_BYTE2	GDDR_DO_PHY GDDR_C_0_DQ GDDR_DO_PHY GDDR_C_0_DQ GDDR_DO_PHY GDDR_C_0_DQ	FB C0 DQ<2316> NO_	TEST=TRUE 85 88 F71A GDDR D0 D0 BYTES	GDDR DO PHY GDDR D 0 DQ FB DO DQ<15 GDDR DO PHY GDDR D 0 DQ FB DO DQ<23 GDDR DO PHY GDDR D 0 DQ FB DO DQ<31	16> NO_TEST=TRUE_85 89			1 1
C	T660 GDDR_C1_DQ_BYTE0	GDDR DO PHY GDDR C 1 DO	FB_C1_DQ<70> NO_	TEST=TRUE 85 88 F716 GDDR_D1_DQ_BYTE0	GDDR_DQ_PHY GDDR_D_1_DQ FB_D1_DQ<70	NO_TEST=TRUE 85 89			C
	1669 GDDR_C1_DO_RYTE1 1669 GDDR_C1_DO_RYTE2		FB C1 DQ<2316> NO_	TEST=TRUE 85 88 GDDR D1 D0 BYTE2	GDDR DO PHY GDDR D 1 DO FB D1 D0<23	16> NO_TEST=TRUE 85 89			
	_	GDDR_DQ_PHY GDDR_C_1_DQ	FB_C1_DQ<3124> NO_		GDDR DQ PHY GDDR D 1 DQ FB D1 DQ<31	24> NO_IESI=IRUE 85 89			
	Error Detection GDDR_C0_EDC0	GDDR_EDC_PHY GDDR_C_0_EDC	FB_C0_EDC<0> NO_	TEST=TRUE 85 88 F720 GDDR D0 EDC0	GDDR_EDC_PHY GDDR_D_0_EDC FB_D0_EDC<0> GDDR_EDC_PHY GDDR_D_0_EDC FB_D0_EDC<1>	NO_TEST=TRUE 85 89 NO_TEST=TRUE 95 88			
	1669 GDDR_C0_EDC1 1671 GDDR_C0_EDC2 1672 GDDR_C0_EDC3	GDDR_EDC_PHY GDDR_C_0_EDC GDDR_EDC_PHY GDDR_C_0_EDC	FB C0 EDC<2> NO_	TEST=TRILE 85 88	GDDR_EDC_PHY GDDR_D_0_EDC FB_D0_EDC<2>	NO_TEST=TRUE 85 89 NO_TEST=TRUE 85 89			
	1673GDDR_C1_EDC0	GDDR_EDC_PHY GDDR_C_1_EDC	FB C1 EDC<0> NO_	TEST=TRUE_ 85 88	GDDR_EDC_PHY GDDR_D_1_EDC FB_D1_EDC<0>	NO_TEST=TRUE 85 89 NO_TEST=TRUE 05 89			
	1675 GDDR_C1_EDC1 1674 GDDR_C1_EDC2	GDDR EDC PHY GDDR C 1 EDC	FB_C1_EDC<2> NO_	TEST=TRUE 85 88 F726 GDDR D1 EDC1 TEST=TRUE 85 88 F726 GDDR D1 EDC2	GDDR_EDC_PHY GDDR_D_1_EDC FB_D1_EDC<2>	NO_TEST=TRUE 85 89 NO_TEST=TRUE 85 89 NO_TEST=TRUE 85 89			
	Data Dynamic Bus Inv	GDDR_EDC_PHY GDDR_C_1_EDC	FB_CI_EDC<3> NO_	TEST=TRUE 85 88 F1727 GDDR_D1_EDC3		NO_1ES1=1ROE 85 89			
	1679 GDDR_C0_DBI0	GDDR_DBI_PHY GDDR_C_0_DBI GDDR_DBI_PHY GDDR_C_0_DBI		Data Dynamic Bus In	GDDR_DBI_PHY GDDR_D_0_DBI FB_D0_DBI_L<0	NO_TEST=TRUE 85 89 NO_TEST=TRUE 87 89			
	1679 GDDR_C0_DB12	GDDR DBI PHY GDDR C 0 DBI		TEST=TRUE 85 88 1730 GDDR_D0_DB12	GDDR_DBI_PHY GDDR_D_0_DBI FB_D0_DBI_L<2	NO_TEST=TRUE_ 85 89			
	I682 GDDR_C1_DBI0	GDDR_DBI_PHY GDDR_C_1_DBI GDDR_DBI_PHY GDDR_C_1_DBI	FB C1 DBI L<0> NO_	TEST=TRUE 85 88 1732 GDDR_D1_DB10	GDDR DBI PHY GDDR D 1 DBI FB D1 DBI L<0	NO_TEST=TRUE 85 89			
	1680 GDDR_C1_DBI2 1680 GDDR_C1_DBI2 1680 GDDR_C1_DBI3	GDDR_DBI_PHY GDDR_C_1_DBI	FB C1 DBI L<2> NO_		GDDR DRI PHY GDDR D 1 DRI FB DI DBI L<1 GDDR DRI PHY GDDR D 1 DRI FB D1 DBI L<2	NO_TEST=TRUE 85 89			
	Forwarded Clock	January Januar		Forwarded Clock	Side of the state	65 69			_
В	I685 GDDR_C0_WCK0 I687 GDDR_C0_WCK0		FB C0 WCLK P<0> NO FB C0 WCLK N<0> NO	TEST=TRUE 85 88 E736 GDDR_D0_WCK0	GDDR WCK PHY GDDR D 0 WCK FB DO WCLK P<)> NO_TEST=TRUE 85 89			[B]
	I686 GDDR_C0_WCK1		FB C0 WCLK P<1> NO FB C0 WCLK N<1> NO	TEST=TRUE 85 88 E739 GDDR_D0_WCK1		l> NO_TEST=TRUE 85 89			
	1689 GDDR_C1_WCK() 1690 GDDR_C1_WCK()	GDDR_WCK_PHY GDDR_C_1_WCK		TEST=TRUE	GDDR_WCK_PHY GDDR_D_1_WCK FB_D1_WCLK_P<)> NO_TEST=TRUE 85 89)> NO_TEST=TRUE 85 89			1 1
	1690 GDDR_C1_WCK1 1691 GDDR_C1_WCK1		FB C1 WCLK P<1> NO_	TEST=TRUE 85 88 F741 GDDR_D1_WCK1 TEST=TRUE 85 88 F742 GDDR_D1_WCK1	GDDR_WCK_PHY GDDR_D_1_WCK FB D1 WCLK P<	l> NO_TEST=TRUE 85 89			
	Memory Address	GDDR MA PHY GDDR A 0 MA		TEST=TRUE 84 86	1 1				1 1
	1744 GDDR_A1_MA	GDDR_MA_PHY GDDR_A_1_MA_ GDDR_MA_PHY GDDR_A_1_MA_	FB A1 A<12> NO_	TEST=TRUE 84 86					
	1740 GDDR_R0_MA 1740 GDDR_R1_MA	GDDR_MA_PHY GDDR_B_0_MA GDDR_MA_PHY GDDR_B_1_MA	I	TEST=TRUE_ 84 87 TEST=TRUE_ 84 87					H
	1748 GDDR_C0_MA 1749 GDDR_C1_MA	GDDR_MA_PHY GDDR_C_0_MA		TEST=TRUE 85 88 TEST=TRUE 85 88					
	I750 GDDR_D0_MA	GDDR MA PHY GDDR D 0 MA	FB_D0_A<12> NO_	TEST=TRUE 85 89					
	T751 GDDR_D1_MA	GDDR_MA_PHY GDDR_D_1_MA	NO_	TEST=TRUE 85 89					1 1
			_						l 1
A								SYNC_MASTER=D8_MLB PAGE TITLE	· · · · · ·
								GDDR5 FB	C/D CONSTRAINTS DRAWING NUMBER SIZE
									e Inc. $051-9505 D$
								NOTICE OF PROPRIET.	
								THE INFORMATION CONTAINED : PROPRIETARY PROPERTY OF APP THE POSESSOR AGREES TO THE	FOLLOWING: PAGE
								I TO MAINTAIN THIS DOCUMEN II NOT TO REPRODUCE OR COP- III NOT TO REVEAL OR PUBLISH	Y IT
-	8	I	7	6	5	Λ	3	IV ALL RIGHTS RESERVED	113 OF 123
	U		1	<u> </u>	J	_	ر	<u> </u>	

				主板维修网 www.qo		_		-		1
_	8	7	6		5		4	3	2	1
	Backlight Controller				Physical Sp	pacing Voltage	DIDT NO_TEST			
	BLC-specific Physical Rules				Input Bus					
	PHYSICAL_RULE_SET LAYER ALLOW ROUTE ON LAYER? MINIMU	M LINE WIDTH MINIMUM NECK WIDTH MF	AXIMUM NECK LENGTH DIFFPAIR PRIMARY	BAP DIFFPAIR NECK GAP	F750 POWER_PHY POW			SO BLC VIN2 80 81 82 SO BLC VINP 80 82		
	BLC_P6MM * Y 0	600 MM 0.100 MM	3.0 MM =STANDARD	=STANDARD	1806 POWER PHY POW 1807 POWER PHY POW	WER 14V	PRE R	EG OUT 80 81 P3V3S 80 82		
	BLC_P3MM * Y 0	300 MM 0.100 MM	3.0 MM =STANDARD	=STANDARD	1867 POWER_PHY POW	WER 3.3V	BLC P	3V3 REF 80 82		
			<u>, </u>		ISOS POWER_PHY POW	WER 3.3V WER 3.3V	BLC P	SO BLC R 80		
	Physical Net Type to Rule Map				1841 POWER PHY POW		SPTX	VIN 81		
D	NET_PHYSICAL_TYPE AREA_TYPE PHYSICAL_RULE_SET				ISIO POWER_PHY POW		PP8V BLC V			
	POWER_BLC * BLC_P6MM				T847 POWER_PHY POW			FET DRAIN 80		
	POWER_BLC_RET * BLC_P3MM				1863 POWER_PHY POW	WER 12V	BOOST			
	BLC_CTL_PHY * BLC_P3MM				I865 POWER_PHY POW	WER 5V WER 12V	PP12V	S0_BLC_R 80 81 82 7_S0_BLC_F 82		
					Local Ground					
	BLC-specific Spacing Definitions	Constraints			1751 BLC_CTL_PHV BLC	C_PHASE 0V	BLC G			
	BLC High Voltage Output	BLC High Volt	age Output		TROO BLC_CTL_PHY BLC		BLC G			
	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING	WEIGHT NET_SPACING_TYPE1	NET_SPACING_TYPE2 AREA_TYPE SPA	CING_RULE_SET	ISOS GND_PHV GNI	D 0V	AGND			
	BLC_HV_ISO * 1.00MM	1000 BLC_HV	BLC_HV * B	LC_CTL_ISO	Backlight		1770	DTUDD CAMPA		
4		BLC_HV	* * E	BLC_HV_ISO	E755 BLC_CTL_PHY BLC			PRIVER GATE1 81 PRIVER GATE1 R 81		
					1798 BLC_CTL_PHY BLC	C_PHASE	LED_D	PRIVER_GATE2 81		
					1797 BLC_CTL_PHY BLC			PRIVER GATE2 R 81 PRIVER GATE3 81		
					1799 BLC_CTL_PHY BLC			PRIVER_GATE3_R 81		
1					1795 BLC_CTL_PHY BLC	C_CTI.		ORVE CS RC 1 81		
1					1794 BLC_CTL_PHY BLC	C_CTL		0RVR_CS_RC_2 81 0RVR_CS_RC_3 81		
1	BLC Baddies	BLC Baddies			E796 BLC_CTL_PHY BLC			ORIVER CS1 81		
				the contract of the contract o	ISO3 BLC_CTL_PHY BLC	C_CTI.	LED D	RIVER CS2 81		
	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING	and an artist and a second		Annual Contraction (Contraction Contraction Contractio	ISO2 BLC_CTL_PHY BLC	C_CTL		RIVER_CS3 81		
	PHASE_ISO * =8:1_SPACING	2000 BLC_PHASE	 	PHASE_ISO	1828 BLC_CTL_PHY BLC 1827 BLC_CTL_PHY BLC	C CTL		0RVR_CS_C1 81 0RVR_CS_C2 81		
	PHASE_SW2SW * =1:1_SPACING	? BLC_PHASE		HASE_SW2SW	1826 BLC_CTL_PHY BLC	C_CTL	LED D	DRVR CS C3 81		
	PHASE_SW2PWR * =2:1_SPACING	? BLC_PHASE	POWER * PI	IASE_SW2PWR	1833 BLC_CTL_PHY BLC	C_HV 80V		RIVER_FDBK_R_1		
1	PHASE_SW2GND * =2:1_SPACING	? BLC_PHASE	GND * PI	ASE_SW2GND	1832 BLC_CTL_PHY BLC	C_HV 80V		RIVER_FDBK_R_2 81 RIVER_FDBK_R_3 81		
1				_	1830 BLC_CTL_PHY BLC		LED D	RIVER FDBK1 81		
	BLC Control	BLC Control		manufacture personal parts	1834 BLC_CTI_PHY BLC	C_CTI. 80V		RIVER FDBK2 81		
1	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING	WEIGHT NET_SPACING_TYPE1	NET_SPACING_TYPE2 AREA_TYPE SPA	ACING_RULE_SET	1829 BLC_CTL_PHY BLC 1835 BLC_CTL_PHY BLC	C_CTL 80V		PRIVER_FDBK3 81 WM 1 R 80 81		
1	BLC_CTL_ISO * =3:1_SPACING	? BLC_CTL	* * B	LC_CTL_ISO	1836 BLC_CTL_PHY BLC	C_CTI.	BLC P	WM 2 R 80 81		
					1837 BLC_CTL_PHY BLC	C_CTL	BLC_P BLC P	WM 3_R 80 81		
					1840 BLC_CTL_PHY BLC	C_CTL	BLC P	WM_2 81 82		
-					1838 BLC_CTL_PHY BLC	C_CTL	BLC P			
					1819 BLC_CTL_PHY BLC	C_CTL		PRIVER REF1 81 82 PRIVER REF2 81 82		
1					TRIZ BLC CTL PHY BLC	C CTL	LED D	RIVER REF3 81 82		
					E759 BLC_CTL_PHY BLC	C_CTL		PRIVER COMP1 81 PRIVER COMP2 81		
1					1781 BLC_CTL_PHY BLC	C_CTL	LED_D	PRIVER_COMP3 81		
	BKLT MISCELLANEOUS				1822 BLC_CTL_PHY BLC	C_CTL	BCOMP BCOMP			
	1 1				IS20 BLC_CTL_PHY BLC	C_CTL	BCOMP	81		
	Electrical Contraint Set Physical	Spacing			1849 BLC_CTL_PHY BLC	C_CTL		RIVER FLT1 81 RIVER FLT2 81		
1	SPI				1848 BLC_CTL_PHY BLC		LED D	RIVER FLT3 81		
1	1564 SMB_PHY 1564 SMB_PHY	SMB SMB PCH BLC SCL SMB PCH BLC SDA	50 80		1851 BLC_CTL_PHY BLC	C_CTL	LED F	ELT R 1 81 ELT R 2 81		
ı	1563 SMR_PHY	SMB TCON BLC SCL	50 80		1852 BLC_CTL_PHY BLC	C_CTL		"LT R 2 81 81 81		
1	ISII)——————————————————————————————————	SMB TCON BLC SDA	50 80		1856 BLC_CTL_PHY BLC	C_CTL		EG OUT R 80		
					1855 BLC_CTL_PHY BLC	C_CTL	BOOST	FB 80 COMP 80		
1					1850 BLC_CTL_PHY BLC	C_CTL		COMP 80 80 80		
ĺ	12M REFERENCE CRYSTAL	XTAL BLC MCU_XTAL_IN			1860 BLC_CTL_PHY BLC	C_CTL	TRUE BOOST	GDRV 80		
1	TE42 CLK_XTAL CLK_XTAL	XTAL BLC MCU XTAL IN XTAL BLC MCU XTAL OUT	80 80		1861 RLC_CTL_PHY RLC	C_CTI.		C GDRV R 80 C ISNS 80		
ĺ	IS40 CLK_XTAL	XTAL BLC MCU XTAL OUT F	08		1858 BLC_CTL_PHY BLC	C_CTL		1 ISNS R 80		
ĺ	250K REFERENCE CLOCKS									
	CLK PCH 50S	CLK_PCH STRCLK R1 CLK_PCH LED DRVR CLK	80 81							
	CLK_PCH_50S	DED DIEVE CDE	81							
					1752 BLC_CTL_PHY BLC_	_HV 80V	LED DE	RVR DRAIN 1 81		
					1753 BLC_CTL_PHY BLC	LHV 80V	LED DI	RVR DRAIN 2 81		
					BLC_CTL_PHY BLC	_HV 80V	LED_DI	RVR_DRAIN_3 81		
					OUTPUT BUS					
					1789 POWER_BLC_RET BLC		IS1 BI			
					1788 POWER BLC RET BLC. 1790 POWER BLC RET BLC.		IS2_BI			
					1791 POWER_BLC_RET BLC	HV 80V	IS1 BI	LC 81 82		
1					1792 POWER_BLC_RET BLC	_HV 80V	IS2_BI			
ĺ					1793 POWER BLC RET BLC				SYNC_MASTER=D8_MLB	SYNC_DATE=08/27/
1					1782 POWER BLC RET BLC	HV 80V	BLC Li		PAGE TITLE	
1					1784 POWER BLC RET BLC	_HV 80V	BLC LI	ED P 2 82	BLC	Constraints
					1785 POWER BLC RET BLC	_HV 80V		ED N 2 82	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	DRAWING NUMBER 051-9505
1					1786 POWER BLC RET BLC 1787 POWER BLC RET BLC	2 HV 80V 2 HV 80V		ED_P_3 82 ED_N_3 82	Appı	e IIIC.
					I825 POWER_BLC BLC	hv 80v	BLC VO	OUT1 81 82	NOTICE OF PROPRIET.	8.0.0
					1824 POWER_BLC BLC	_	BLC_VC		THE INFORMATION CONTAINED FROPRIETARY PROPERTY OF AP	
					IS23 POWER_BLC BLC	800	BLC_V(81 82	PROPRIETARY PROPERTY OF API THE POSESSOR AGREES TO THE I TO MAINTAIN THIS DOCUME	FOLLOWING: PAGE
1					<u> </u>	•			II NOT TO REPRODUCE OR COP- III NOT TO REVEAL OR PUBLIS:	IT IN MUCIE OR DART SHEET
									III NOT TO REVEAL OR PUBLIS: IV ALL RIGHTS RESERVED	114 OF 12
L										
	8	7	6	l	_		4	3	2	1





5

4

3

2

7

6

8

