## JADE COMPUTER PRODUCTS

Presents

# THE BIG-Z

S-100 BUS MICRO PROCESSOR BOARD

4901 WEST ROSECRANS BLVD., HAWTHORNE, CALIFORNIA, 90250

## THE BIG-Z

TABLE OF CONTENTS	PARTS LIST
	Common Parts:
SECTION PAGE  1. Features	Part Numbers Description
II Roard Assembly	116 1117 1125 1129 1135
Parts List	U36. U37. U38. U39
III. Options	U10, U22
R 4 MHz operation	117 1141 7432 quad 2 input AND
C On board EPPOM	1114 7432 quad 2 input OR 1
D. No EPROM and no power-on jump3	U8
F FPROM wait state3	1115 1118 1130 7404 hex inverter
G USAPT option	1120 7474 dual D flip-flop
	U26, U27, U40
Table III-1 2704/2708 EPROM address select4	R1, R7, R8, R9, R3
Toble III 2	D2 Z./K resistor 1
	R4         1K resistor           R5         330 resistor
Table III-3 2732 FPROM address select	L1
Table III 4	C22 10 pf capacitor 1
USART address select8	C24         100 pf capacitor           C22         100 uf capacitor
·	C26, C1, C2, C3, C4, C5, C6, C7, C8, C9, C10, C11, C161.5 uf
1. FEATURES On board 2704/2708/2716/2532 EPROM can be addressed on any	capacitor VR47805/LM340T5 5 volt regulator
IN 2K or 4K houndary m Power-on jump directly to on-board	
EPPOM = Ontional wait state for on-board EPROM. On-board	2 MHz Parts: Part Numbers Description
EPROM may be used in shadow mode (access only after power-on or reset). Allows full 64K RAM memory to be used.	U16Z-80 processor
	1121 8224 clock generator
Disabled if front nanel is connected. IDMA Capability 2014 MHZ	71
operation ■ Latched data output bus provides additional data hold time for reliable operation with all device types. ■ Straight-through	С23 30 рг сараслог
	4 MHz Parts:
and memory devices.■ On-board USAR1 for sychronous or	4 MDZ Parts.         Description           U16         Z-80A 4MHz processor
asynchronous RS232 operation.	1121 8224 R 4MHz clock generator I
Reverse channel capability on USART allows use with buffered	C25 20 pf capacitor
peripherals or devices with "not-ready" indication.  ■	EPROM parts:
II. BOARD ASSEMBLY	Part Numbers Description
1) Install chin sockets at II4 115 116 117 118 1110 1114, U15, U17,	U33
U18, U20, U21, U22, U25, U16, U26, U27, U28, U29, U30, U32, U35,	VR1
U36, U37, U38, U39, U40, and U41. 2) Install 1.5 uf capacitor at C16.	VP2 7812 +12 volt regulator
3) Install .1 uf capacitors at C26, C1, C2, C3, C4, C5, C6, C7 C8, C9,	C17, C18, C19. 1.5 uf capacitor C12, C13, C15. 1 uf capacitor
C10, and C11.	C12, C13, C13
4) Install 7805/LM340T5 Regulator at VR4. 5) Install 100 uf capacitor at C22.	USART Parts: Part Numbers Description
6) Install 100 pf capacitor at C24.	U1, U23 8 position dip switch
7) Install 10 pf capacitor at C23.	U3
8) Install I uh coil at L1. 9) Install 330 resistor at R5.	U24
10) Install IK resistor at R4.	U91489 RS232 receiver
11) Install 2.7K resistor at R2. 12) Install 4.7K resistors at R1, R7, R8, R9, and R3.	U12
1 12) Install crystal at VI (18 MHz of 32 MHz).	VR3
1 (4) Install compositor at 25 (56 pf 2 MHz or 20 pl 4 MHz)	7012 12 volt regulator
14) Install Capacitol at 25 Cooperation 15) Install IC's and resistor modules in locations shown in parts list. Note: L1, C25, and C26 are needed only if Y1 is an overtone type	C17, C20, C21
Note: L1, C25, and C26 are needed only if T1 is an overtone syptem or crystal.	C13, C14, C15
. , , , , , , , , , , , , , , , , , , ,	NO 22 meg tesistor

#### THE BIG-Z

### **Options**

A. 2 MHz operation 1) 18 MHz crystal at Y1 l uh coil at Ll .1 uf cap at C26 56 pf cap at C25 3) Jumper from U to S. B. 4 MHz operation

1) 36 MHz crystal at Yl 2) If overtone type crystal, then: 1 uh coil at C26 20 pf cap at C25 3) Jumper from U to T.

C. On board EPROM: Install: 8 position switch module at U33. 24 pin chip socket at U13. 16 pin chip socket at U34 8131 IC at U34. 2704/2708/2716/2516/2532 EPROM at U13

2704/2708 EPROM 1) Install 7905 regulator at VR1. 1) Install 7903 regulator at VR1.
Install 7812 regulator at VR3 (used for USART also).
2) Install 1.5 uf capacitors at C19, C18, and C17.
Install .1 uf capacitors at C13, C15, and C12.
3) Set switch 1 on U33 to off.
Set switch 8 on U33 to on.
4) Select EPROM address from table III-1 and set switches on U33 as

TMS 2716 EPROM
1) Install 7905 regulator at VR1. Install 7812 regulator at VR3, (used for USART also)
2) Install 1.5 uf capacitors at Cl9, Cl8, and Cl7.
Install .1 uf capajcitors at Cl3, Cl5, and Cl2. Install jumpers: A to C D to B
4) Set switch 1 and 7 on U33 to on. Set switch 8 on U33 to off. 5) Select EPROM Address from table III-2 and set switches on U33 as

INTEL 2716/TMS 2516 EPROM 1) Cut etch L to E. Cut etch F to M.

2) Install jumper from D to M.
Install jumper from C to B.
Install jumper from I to A. 3) Set Switch 1 and 7 on U33 to on.
Set switch 8 on U33 to off.
4) Select EPROM address from table III-2 and set switches on U33 as Install jumper from +5 to E.

INTEL 2732/TMS 2532 EPROM 1) Cut etch L to E. Cut etch F to M. Cut etch G to H. 2) Install jumper from D to M. Install jumper from C to B. Install jumper from G to E. Install jumper from H to I. 3) Set switch 1, 2, and 7 on U33 to on. Set Switch 8 on U33 to off. 4) Select EPROM address from table III-3 and set switches on U33 as shown. Install jumper from A to I.

D. No EPROM and no power-on jump: Set swich 7 and 8 on U23 to off.

E. Power-on jump: Note: An EPROM must be on the board to use the power-on jump Set switch 8 on U23 (if installed) to on. Jumper U23 pin 8 to 9 if switch not installed.

EPROM wait state: r. EFROM wait state:
Note: An EPROM must be on the board to use this option.
Set switch 7 on U23 (if installed) to on.
Jumper U23 pin 7 to 10 if switch not installed.

G. USART option: 1) Install: 28 pin socket at U3 24 pin socket at U2 16 pin socket at U24 14 pin sockets at U9 and U12 14 pin sockets at U9 and U12 8 position dip switch at U1 and U23 8251A IC at U3 MC14411 IC at U2 8131 IC at U24 1489 IC at U9 1488 IC at U12 1.8432 MHz crystal at Y2 22 Meg resistor at R6 7912 regulator at VR2 7812 regulator at VR3, (used for EPROM also)

1.5 uf capacitors at C20, C21, and C17. I uf capacitors at C14, C15, and C13. 2) Set one switch on UI to desired baud rate, (silk screened next to UI switches) and set all other switches on UI to off. 3) Select desired I/O port address from table III-4 and set switches on

H. Shadow EPROM option:

Ú23 as shown.

Cut etch J to K.
Install EPROM as shown in option C.

2) Install EPROM as shown in option C.
3) Enable power-on jump as shown in E.
When the system is powered-up, or rreset is activated, the processor will run code from the EPROM. The processor will continue running from the EPROM until a jump occurs to thje address range selected by the switches on U33. Note that the program in the EPROM should be assembled to run in an address range other than the one selected by U33. When the jump to the address range selected by U33 is detected,
because the selected by U33 is detected. the EPROM will no longer be accessed, and is transparent to the system. The program in the EPROM may be assembled to run in any address range, (as long as it is different from the one selected by U33). Program function is not affected by the address range the program is assembled to run at. However, the first instruction to be executed must be at the starting address of a valid address range (as selected from charts III-1, III-2, or III-3) for the EPROM being used.

Table III-1 2704/2708 EPROM Address Select (U33)

Address Range	SW3 A15	SW6	SW4 A13	SW5 A12	SW2 A11	SW7
0000-03FF	X	X	Х	х	х	Х
0400-03FF	x	X	X	X	X	
0800-0BFF	X	X	х	X		X
OCOO-OFFF	X	X	X	X		
1000-13FF	X	Х	x		х	X
1400-17FF	X	X	x		x	
1800-1BFF	X	X	X			X
1C00-1FFF	X	X	x			
2000-23FF	. х	Х	•	X	x	x
2400-27FF	X	Х		x	<b>X</b> .	
2800-2BFF	X	X		x		X
2C00-2FFF	X	x		x		
3000-33FF	Х	х			x	X
3400-37FF	х	Х			x	
3800-3BFF	X	X				X
3C00-3FFF	х	X				
4000-43FF	х		X	X	x	X
4400-47FF	х		x	x	x	
4800-4BFF	X		X	X		X
4COO-4FFF	. х		x	x		
5000-53FF	х		x		x	X
5400-57FF	x		X		x	
5800-5BFF	х		x		•	X
5C00-5FFF	X		x			
6000-63FF	Х		•	<b>x</b>	X	X
6400-67FF	X			X	x	
6800-6BFF	х			X		X
6C00-6FFF	X			. <b>X</b>		
7000-73FF	Х	•			X	X
7400-77FF	x				X	
7800-7BFF	х		•			X
7C00-7FFF	Х					

Table III-1 (continued)

Address Range	SW3 A15	SW6 A14	SW4 A13	SW5	SW2 A11	SW7
8000-83FF		Х	Х	Х	х	Х
8400-87FF		X	X	x	x	
8800-8BFF		χ.	X .	X		х
8C00-8FFF		X	х	X		
9000-93FF		X	X		x	X
9400-97FF		X	X		x	
9800-9BFF		X	X		-	X
9C00-9FFF		Х.	х			
A000-A3FF		X		x	x	X
A400-A7FF		X		X	X	
A800-ABFF		X		x		X
ACOO-AFFF		X		X		
B000-B3FF		x			X	X
B400-B7FF		<b>X</b>			X	
B800-BBFF		x				X
BC00-BFFF		x				
COOO-C3FF			X	X	X	X
C400-C7FF			X	. <b>X</b>	X	
C800-CBFF			X	X		X
CC00-CFFF			<b>X</b>	x		
D000-D3FF			X		Х	Х
D400-D7FF			X		X	
D800-DBFF			X			Х
DC00-DFFF			Х			
E000-E3FF			•	Х	X	Х
E400-E7FF				X	X	
E800-EBFF			·	X		X
ECOO-EFFF				X		
F000-F3FF					X	Х
F400-F7FF					X	
F800-FBFF						<b>)</b>
FC00-FFFF						

Table III-2 2716/2516 EPROM Address Select (U33)

Address Range	SW3 A15	SW6 A14	SW4 A13	SW 5	SW2
0000-07FF	X	X	X	X	X
0800-OFFF	X	х	x	X ·	
1000-07FF	X	X	X		X
1800-1FFF	X	x	x		
2000-27FF	X	X		x	x
2800-2FFF	X	X		X	
3000-37FF	X	x			х
3800-3FFF	X	X			(1)
4000-47FF	X	••	x	x	.x
4800-4FFF	X		X	X	
5000-57FF	x		X		х
5800-5FFF	X		x		
6000-67FF	x			х	X
6800-6FFF	X			x	
7000-77FF	X				х
7800-7FFF	X				
8000-87FF		x	x	x	x
8800-8FFF		. х	<b>x</b> .	x	
9000-97FF		x	X	-	. <b>X</b>
9800-9FFF		X	X		•
A000-A7FF		x		x	X
A800-AFFF		. X		X	
B000-B7FF		. x		-	х
B800-BFFF		X			
COOO-C7FF		. ^	х	x	х
C800-CFFF			X	X	
D000-D7FF			X		х
D800-DFFF			X		
E000-E7FF			^	x	. <b>X</b>
E800-EFFF				X	**
F000-F7FF				•	х
F800-FFFF					••

Table III-3 2732 EPROM Address Select (U33)

Address Range	SW3 A15	SW6 A14	SW4 A13	SW5 A12
0000-0FFF	х	х	х	X
1000-1FFF	X	X	X	
2000-2FFF	X	X		X
3000-3FFF	Х	X		
4000-4FFF	X		X	X
5000-5FFF	X		X	
6000-6FFF	X			'n
7000-7FFF	X			
8000-8FFF		X	X	x
9000-9FFF		X	X	
A000-AFFF		X		x
BOOO-BFFF		X		
COOO-CFFF			X	X
DOOO-DFFF			X	
E000-EFFF				X
F000-FFFF				

Table III-4 USART Address Select (U23)

Address Range	SW1 A7	SW2 A6	SW3 A5	SW4 A4	SW5 A3	SW6
00-01	X	X	Х	Х	x	X
04-05	Х	X	x	x	X	
08-09	х	х	x	x		X
OC-OD	x	х	x	x		
10-11	Х	x	х		x	X
14-15	Х	x	x		x	
18-19	X	х	х			X
1C-1D	х	x	X			
20-21	х	X		X	X	٠X
24-25	Х	x		X	X	
28-29	Х	x		x		X
2C-2D	x	x		х		
30-31	Х	X			X	X
34-35	X	X			X	
38-39	Х	X				X
3C-3D	X	X				
40-41	X	• .	X	X	X	X
44-45	X		X	X	X	
48-49	X		X	X		. <b>X</b>
4C-4D	X		X	X		
50-51	x		X		X	X
54-55	X		X		X	
58-59	x		X			X
5C-5D	X		X			
60-61	X		•	X	x	X
64-65	X			x	x	
68-69	X			X		X
6C-6D	х			х		
70-71	X		4		x	X
74-75	x				x	
78-79	x					X
7C-7D	X					

Table III-4 (continued)

Address Range	SW1 A7	SW2 A6	SW3 A5	SW4 A4	SW5 A3	SW6 A2
80-81		X	Х	Х	Х	Х
84-85		X	X	x	X	
88-89		X	X	x		X
8C-8D		X	X	X		
90-91		X	X.		X	X
94-95		X	X		X	
98-99		Х	X			X
9C-9D		X	X	•		
AO-A1		х		X	X	·X
A4-A5		x		X	X	
A8-A9		X		· <b>x</b>		X
AC-AD		X		x		
B0-B1		X			x	X
B4-B5		x			X	
B8-B9		х				X
BC-BD		х				
C0-C1			x	X	x	X
C4-C5			. X	X	X	
C8-C9			x	x		. X
CC-CD			X	X		
DO-D1			X		Х	X
D4-D5			Х		x	
D8-D9			X			Х
DC-DD			х			
E0-E1			•	X	x	X
E4-E5				x	х	
E8-E9			•	x		X
EC-ED				x		
F0-F1					X	X
F4-F5					Х	
F8-F9						Х
FC-FD						

IV. Circuit Description

The Z-80 address bus is driven to the S100 bus by U35, U36 and a portion U25. The ADDSB signal on pin 22 will tri-state the address bus for DMA or maintenance functions when driven low.

The S100 DI (data in) bus is provided to the Z-80 during read memory or I/O input cycles by U38 and a portion of U29. The DI bus receivers are disabled when a write memory or I/O output cycle is performed. They are also disabled by the following conditions:

SSWDSB low at pin 53.

RUN and SS low at pins 71 and 21.
EPROM selected during memory read operation.
USART selected during I/O operation.

Power-on jump enabled and Power-on latch (2 sectins of U10) is

The Z-80 data bus is provided to the S100 data out (DO) bus for memory write or 1/O output cycles by U37 and part of U25. The DODSB signal on pin 23 will tri-state the data out bus for DMA or maintenance functions when driven low.

maintenance functions when driven low.

The Z-80 clock and reset signals are generated by U21. The crystal and tank circuit used allow operation at 2 or 4 MHz. When the RESET signal on pin 75 is driven low, U21 provides a reset signal to the Z-80 and the power-on jump latch if used. This signal is provided to the S100 bus as POC at pin 99. Pin 75 is held low mementarily during power-up due to the time it takes to charge C22. 01 and 02 signals are provided to the S100 bus on pins 24 and 25. The S100 bus a MHz CLOCK signal on pin 49 is derived from 02 directly for 2 MHz operation and is divided down by U21 for 4 MHz operation.

The Z-80 WAIT signal is activated by the following conditions: 1) XRDY on pin 3 going low.

1) XRDY on pin 3 going low.
2) PRDY on pin 72 going low.
3) First 02 clock cycle after EPROM is selected when EPROM wait state is enabled. (U20).

EPROM wait state is enabled, (U20). PWAIT on pin 27 will go

high to indicate when the Z-80 wait signal is enabled.

The following S100 signals are derived form the Z-80 RD, WR, IORQ, MRQ, M1, and RFSH signals:

SOUT + WR and IORQ (output to I/O port).
SINP + RD and IORQ (input from I/O port).
SMEMR + RD and MRQ (read memory).
MWRT + WR and MRQ (write memory).
PWR + WR and MRQ (processor is outputing data).
INTA + MI and IORQQ (interrupt acknowledge).
PDBIN + RD or INTA (processor inputing data).
RFSH + RFSH (refresh access request).

8) RFSH + RFSH (refresh access request).

9) MRQ + MRQ (memory access request).

10) SM1 + M1 (processor fetching instruction op code).

11) SWO + RD and INTA (processor not inputing data). This signal is used as an early indication that a write operation will take place.

12) PSYNC +IORQ or MRQ and RFSH (valid memory or I/O access). The PSYNC signal is only high during the first part of a memory or I/O cycle due to multi US. This signal is provided for SI00 bus devices that look at status information during the first portion of a cycle as per 8080 device conventions. SINP, SMEMR, and SWO are

cycle as per soud device ponventions. SINP, SMEMR, and SWO are latched by PSYNC on U40 before being placed on the S100 bus to make look like 8080 status signals.

The STADSB signal on pin 18 willt tri-state the SOUT, SINP, SMEMR, SWO, and SMI signals when it is driven low. The CCDSB signal on pin 19 will tri-state the PDBIN, INTA, PSYNC, and PWR signals when it is driven low. When a front panel is not used, the RUN low.

signals when it is driven low. When a front panel is not used, the RUN signal from the processor board. When a front panel makes RUN low, the MWQRT signal is tri-stated to allow the front panel circuitry to perform writes to memory with its own MWRT signal.

The Z-80 BUSRQ signal is activated when the PHOLD signal on pin 74 is driven low. The Z-80 tri-states its data and address busses and generates BUSAK low in response to BUSRQ. BUSAK is provided to the S100 bus as HLDA on pin 26 to acknowledge that the processor is in a "hold" condition. HLTA is provided as HLTA on pin 48 whenever the Z-80 is executing a halt instruction.

The INT signal on pin 73 will cause the Z-80 maskable interrupt request to become active when driven low.

The EPROM (U13) is selected by the power-on jump latch (2 sections of U10) after it is set by the reset signal. The address bus is compared to switch settings of U33 by comparator U34. When the

selected address range is detected the power-on latch is reset by the comparator output. The comparator output will also select the EPROM when the shadow EPROM option is not installed. The

EPROM when the shadow EPROM option is not instance. The EPROM is accessed only when memory is requested.

The lower portion of the address bus is compared to the switch settings of U23 by comparator U24. When the selected address range is detected during an I/O operation, the USART (U3) is enabled. The USART derives its transmit and receive clock from the baud rate generator U2. The desired clock rate is selected by switch module U1. generator U.2. The desired clock rate is selected by switch module U1. All the clocks are 16 times the baud rate indicated. The USART should be programmed for 16X clocks. Refer to vendor data for detailed programming information on the 8251. The transmit data (TXD), receive data (RXD), and reverse channel (RVC) signals are provided at connector socket U19.

```
JADE Z-80 KIT
   PACK #1
       Z-80 CPU
8224
       18 MHz Crystal
56pf Disc Cap
   PACK #2
       Z80A CPU
       8224-4
36MHz Crystal
       20pf Disc Cap
    PACK #3
       7400
7402
7404
       7408
7410
        7432
7474
        7475
        74121
       74367/8097/8T97
DM8131
        MC14411
        1488
        1489
        LM320T-5/7905
        LM320T-12/7912
        LM340T-5/7805
        LM340T-12/7812
        8 Postion Dip Switch
   PACK #4
       330 ohm ¼W 5%
       1 K
       2.7K
4.7K
      22meg./20meg.

4.7K 16 pin 15 res. Resistor Pack

.lmf Disc

1.5/1.8mf Disc
    16
        10pf Disc
       100pf Disc
100mf 25U Axial Electrolytic
        1Uh Coil
    17 14 pin Lo Pro Sockets
12 16 pin Lo Pro Sockets
2 24 pin Lo Pro Sockets
        40 Pin Lo Pro Sockets
        373 Heatsink
        6-32 Hex Nut
6-32 x \( \frac{3}{8} \)" Screw
```

6-32 Lockwasher



