



1. Description

1.1. Project

Project Name	stm32h753zitx
Board Name	NUCLEO-H753ZI
Generated with:	STM32CubeMX 6.13.0
Date	03/27/2025


1.2. MCU

MCU Series	STM32H7
MCU Line	STM32H743/753
MCU name	STM32H753ZITx
MCU Package	LQFP144
MCU Pin number	144

1.3. Core(s) information

Core(s)	ARM Cortex-M7
---------	---------------

2. Pinout Configuration



3. Pins Configuration


Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
6	VBAT	Power		
7	PC13	I/O		
8	PC14-OSC32_IN (OSC32_IN) *	I/O	RCC_OSC32_IN	
9	PC15-OSC32_OUT (OSC32_OUT) *	I/O	RCC_OSC32_OUT	
13	PF3	I/O	ADC3_INP5	
15	PF5	I/O	ADC3_INP4	
16	VSS	Power		
17	VDD	Power		
19	PF7	I/O	ADC3_INP3	
20	PF8	I/O	ADC3_INP7	
21	PF9	I/O	ADC3_INP2	
22	PF10	I/O	ADC3_INP6	
23	PH0-OSC_IN (PH0) *	I/O	RCC_OSC_IN	
24	PH1-OSC_OUT (PH1) *	I/O	RCC_OSC_OUT	
25	NRST	Reset		
27	PC1	I/O	ETH_MDC	
28	PC2_C	I/O	ADC3_INP0	
29	PC3_C	I/O	ADC3_INP1	
30	VDD	Power		
31	VSSA	Power		
33	VDDA	Power		
34	PA0 *	I/O	ADC1_INP16	
35	PA1	I/O	ETH_REF_CLK	
36	PA2	I/O	ETH_MDIO	
38	VSS	Power		
39	VDD	Power		
43	PA7	I/O	ETH_CRS_DV	
44	PC4	I/O	ETH_RXD0	
45	PC5	I/O	ETH_RXD1	
46	PB0 **	I/O	GPIO_Output	
51	VSS	Power		
52	VDD	Power		
61	VSS	Power		
62	VDD	Power		

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
70	PB11	I/O	ETH_TX_EN	
71	VCAP	Power		
72	VDD	Power		
73	PB12	I/O	ETH_TXD0	
74	PB13	I/O	ETH_TXD1	
75	PB14 **	I/O	GPIO_Output	
77	PD8	I/O		
78	PD9	I/O		
83	VSS	Power		
84	VDD	Power		
94	VSS	Power		
95	VDD33_USB	Power		
103	PA11	I/O	USB_OTG_FS_DM	
104	PA12	I/O	USB_OTG_FS_DP	
106	VCAP	Power		
107	VSS	Power		
108	VDD	Power		
120	VSS	Power		
121	VDD	Power		
123	PD7	I/O	SPI1_MOSI	
126	PG11	I/O	SPI1_SCK	
130	VSS	Power		
131	VDD	Power		
138	BOOT0	Boot		
139	PB8	I/O	I2C1_SCL	
140	PB9	I/O	I2C1_SDA	
142	PE1 **	I/O	GPIO_Output	LD2 [Yellow Led]
143	PDR_ON	Power		
144	VDD	Power		

** The pin is affected with an I/O function

* The pin is affected with a peripheral function but no peripheral mode is activated

4. Clock Tree Configuration



1. Power Consumption Calculator report

1.1. Microcontroller Selection

Series	STM32H7
Line	STM32H743/753
MCU	STM32H753ZITx
Datasheet	DS12117 Rev7

1.2. Parameter Selection

Temperature	25
Vdd	3.0

1.3. Battery Selection

Battery	Alkaline(9V)
Capacity	625.0 mAh
Self Discharge	0.3 %/month
Nominal Voltage	9.0 V
Max Cont Current	200.0 mA
Max Pulse Current	0.0 mA
Cells in series	1
Cells in parallel	1


1.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.0	3.0
Voltage Source	Battery	Battery
Range	VOS0: Scale0-High	SVOS5: System-Scale5
D1 Mode	DRUN/CRUN	DSTANDBY
D2 Mode	DRUN	DSTANDBY
D3 Mode	DRUN	DSTOP
Fetch Type	ITCM	NA
CPU Frequency	480 MHz	0 Hz
Clock Configuration	HSE BYP PLL	Flash-OFF
Clock Source Frequency	24 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	148 mA	150 μ A
Duration	0.1 ms	0.9 ms
DMIPS	1027.0	0.0
Ta Max	105.46	124.98
Category	In DS Table	In DS Table

1.5. Results

Sequence Time	1 ms	Average Current	14.94 mA
Battery Life	1 day, 17 hours	Average DMIPS	1027.2001 DMIPS

1.6. Chart



2. Software Project

2.1. Project Settings

Name	Value
Project Name	stm32h753zitx
Project Folder	/home/douwe/SYNC/nextcloud/hardware/dmx_controller/stm32h753zitx
Toolchain / IDE	EWARM V8.50
Firmware Package Name and Version	STM32Cube FW_H7 V1.12.1
Application Structure	Advanced
Generate Under Root	No
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

2.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

2.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	SystemClock_Config	RCC
2	MX_GPIO_Init	GPIO
3	MX_ADC3_Init	ADC3
4	MX_ETH_Init	ETH
5	MX_I2C1_Init	I2C1
6	MX_SPI1_Init	SPI1
7	MX_USB_OTG_FS_PCD_Init	USB_OTG_FS

3. Peripherals and Middlewares Configuration

3.1. ADC3

mode: IN0

IN1: IN1 Single-ended

IN2: IN2 Single-ended

IN3: IN3 Single-ended

IN4: IN4 Single-ended

IN5: IN5 Single-ended

mode: IN6

mode: IN7

3.1.1. Parameter Settings:

ADC_Settings:

Clock Prescaler	Asynchronous clock mode divided by 1
Resolution	ADC 16-bit resolution
Scan Conversion Mode	Disabled
Continuous Conversion Mode	Disabled
Discontinuous Conversion Mode	Disabled
End Of Conversion Selection	End of single conversion
Overrun behaviour	Overrun data preserved
Left Bit Shift	No bit shift
Conversion Data Management Mode	Regular Conversion data stored in DR register only
Low Power Auto Wait	Disabled

ADC_Regular_ConversionMode:

Enable Regular Conversions	Enable
Enable Regular Oversampling	Disable
Oversampling Ratio	1
Number Of Conversion	1
External Trigger Conversion Source	Regular Conversion launched by software
External Trigger Conversion Edge	None
<u>Rank</u>	1
Channel	Channel 0
Sampling Time	1.5 Cycles
Offset Number	No offset
Offset Signed Saturation	Disable

ADC_Injected_ConversionMode:

Enable Injected Conversions	Disable
-----------------------------	---------

Analog Watchdog 1:

Enable Analog WatchDog1 Mode	false
------------------------------	-------

Analog Watchdog 2:

Enable Analog WatchDog2 Mode false

Analog Watchdog 3:

Enable Analog WatchDog3 Mode false

3.2. ETH

Mode: RMII

3.2.1. Parameter Settings:

General : Ethernet Configuration:

Warning	The ETH can work only when RAM is pointing at 0x24000000
Ethernet MAC Address	00:80:E1:00:00:00
Tx Descriptor Length	4
First Tx Descriptor Address	0x30000080 *
Rx Descriptor Length	4
First Rx Descriptor Address	0x30000000 *
Rx Buffers Address	0x30000100 *
Rx Buffers Length	1524

3.3. I2C1

I2C: I2C

3.3.1. Parameter Settings:

Timing configuration:

Custom Timing	Disabled
I2C Speed Mode	Standard Mode
I2C Speed Frequency (KHz)	100
Rise Time (ns)	0
Fall Time (ns)	0
Coefficient of Digital Filter	0
Analog Filter	Enabled
Timing	0x10707DBC

Slave Features:

Clock No Stretch Mode	Disabled
General Call Address Detection	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled

Primary slave address 0

3.4. MEMORYMAP

mode: Activated

3.5. NUCLEO-H753ZI

mode: Human Machine Interface

3.5.1. Human Machine Interface:

Led:

USER LED GREEN (LD1) true *

USER LED BLUE (LD2) true *

USER LED RED (LD3) true *

Button:

USER BUTTON Mode EXTI *

VCOM:

Virtual Com Port true *

Demonstration code:

Generate demonstration code Disabled

3.6. NUCLEO-H753ZI

mode: Human Machine Interface

3.6.1. Human Machine Interface:

Led:

USER LED GREEN (LD1) true *

USER LED BLUE (LD2) true *

USER LED RED (LD3) true *

Button:

USER BUTTON Mode EXTI *

VCOM:

Virtual Com Port true *

Demonstration code:

Generate demonstration code Disabled

3.7. RCC

3.7.1. Parameter Settings:

Power Parameters:

SupplySource PWR_LDO_SUPPLY

Power Regulator Voltage Scale

Power Regulator Voltage Scale 2 *

RCC Parameters:

TIM Prescaler Selection Disabled

HSE Startup Timeout Value (ms) 100

LSE Startup Timeout Value (ms) 5000

CSI Calibration Value 32

HSI Calibration Value 64

System Parameters:

VDD voltage (V) 3.3

Flash Latency(WS) 1 WS (2 CPU cycle)

Product revision rev.V

PLL range Parameters:

PLL1 clock Input range Between 8 and 16 MHz

PLL2 input frequency range Between 2 and 4 MHz

PLL1 clock Output range Wide VCO range

PLL2 clock Output range Wide VCO range

3.8. SPI1

Mode: Transmit Only Master

3.8.1. Parameter Settings:

Basic Parameters:

Frame Format Motorola

Data Size 4 Bits

First Bit MSB First

Clock Parameters:

Prescaler (for Baud Rate) 2

Baud Rate **192.0 MBits/s ***

Clock Polarity (CPOL) Low

Clock Phase (CPHA) 1 Edge

Advanced Parameters:

CRC Calculation	Disabled
NSSP Mode	Enabled
NSS Signal Type	Software
Fifo Threshold	Fifo Threshold 01 Data
Tx Crc Initialization Pattern	All Zero Pattern
Rx Crc Initialization Pattern	All Zero Pattern
Nss Polarity	Nss Polarity Low
Master Ss Idleness	00 Cycle
Master Inter Data Idleness	00 Cycle
Master Receiver Auto Susp	Disable
Master Keep Io State	Master Keep Io State Disable
IO Swap	Disabled

3.9. SYS

Timebase Source: SysTick

3.10. USB_OTG_FS

Mode: Device_Only

3.10.1. Parameter Settings:

Speed	Full Speed 12MBit/s
Enable internal IP DMA	Disabled
Low power	Disabled
Battery charging	Disabled
Link Power Management	Disabled
Use dedicated end point 1 interrupt	Disabled
VBUS sensing	Disabled
Signal start of frame	Disabled

*** User modified value**

4. System Configuration

4.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC3	PF3	ADC3_INP5	Analog mode	No pull-up and no pull-down	n/a	
	PF5	ADC3_INP4	Analog mode	No pull-up and no pull-down	n/a	
	PF7	ADC3_INP3	Analog mode	No pull-up and no pull-down	n/a	
	PF8	ADC3_INP7	Analog mode	No pull-up and no pull-down	n/a	
	PF9	ADC3_INP2	Analog mode	No pull-up and no pull-down	n/a	
	PF10	ADC3_INP6	Analog mode	No pull-up and no pull-down	n/a	
	PC2_C	ADC3_INP0	Analog mode	No pull-up and no pull-down	n/a	
	PC3_C	ADC3_INP1	Analog mode	No pull-up and no pull-down	n/a	
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA7	ETH_CRS_DV	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB12	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB13	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
I2C1	PB8	I2C1_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Low	
	PB9	I2C1_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Low	
SPI1	PD7	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG11	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USB_OTG_FS	PA11	USB_OTG_FS_DM	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA12	USB_OTG_FS_DP	Alternate Function Push Pull	No pull-up and no pull-down	Low	
Single Mapped Signals	PC14-OSC32_IN (OSC32_IN)	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15-OSC32_OUT	RCC_OSC32_OUT	n/a	n/a	n/a	
	PH0-OSC_IN (PH0)	RCC_OSC_IN	n/a	n/a	n/a	
	PH1-OSC_OUT (PH1)	RCC_OSC_OUT	n/a	n/a	n/a	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PA0	ADC1_INP16	Analog mode	No pull-up and no pull-down	n/a	
GPIO	PB0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PB14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PE1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2 [Yellow Led]

4.2. DMA configuration

nothing configured in DMA service

4.3. BDMA configuration

nothing configured in DMA service

4.4. MDMA configuration

nothing configured in DMA service

4.5. NVIC configuration

4.5.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
EXTI line[15:10] interrupts	true	0	0
PVD and AVD interrupts through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
I2C1 event interrupt	unused		
I2C1 error interrupt	unused		
SPI1 global interrupt	unused		
Ethernet global interrupt	unused		
Ethernet wake-up interrupt through EXTI line 86	unused		
FPU global interrupt	unused		
USB On The Go FS End Point 1 Out global interrupt	unused		
USB On The Go FS End Point 1 In global interrupt	unused		
USB On The Go FS global interrupt	unused		
HSEM1 global interrupt	unused		
ADC3 global interrupt	unused		

4.5.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Pendable request for system service	false	true	false
System tick timer	false	true	true
EXTI line[15:10] interrupts	false	true	true

*** User modified value**

5. System Views

5.1. Category view

5.1.1. Current

Category view

Power Domain view

Choose filters ...

... by Power Domain

☐ D1

☐ D2

☐ D3

☒ None

Middleware

System Core	Analog	Timers	Connectivity	Multimedia	Security	Computing	Trace and Debug	Power and Thermal	Bsp	Other
BDMA	ADC3		ETH						NUCLEO-H753ZI	
CORTEX_M7			I2C1							
DMA			SPI1							
GPIO			USB_FS							
MDMA										
NVIC										
RCC										
SYS										

5.1.2. Without filters

Category view

Power Domain view

Choose filters ...

... by Power Domain

D1

D2


D3

None

Middleware

System Core	Analog	Timers	Connectivity	Multimedia	Security	Computing	Trace and Debug	Power and Thermal	Bsp	Other
BDMA	ADC3		ETH						NUCLEO-H753ZI	
CORTEX_M7			I2C1							
DMA			SPI1							
GPIO			USB_FS							
MDMA										
NVIC										
RCC										
SYS										

5.2. Power Domain view



6. Docs & Resources

Type	Link
------	------