



CT Verilog Series

# My Very First Verilog Coding (Update about Waveform Format)

黃稚存

Chih-Tsun Huang

[cthuang@cs.nthu.edu.tw](mailto:cthuang@cs.nthu.edu.tw)



國立清華大學  
資訊工程學系

02-1

# 聲明

- ◎ 本課程之內容 (包括但不限於教材、影片、圖片、檔案資料等)，僅供修課學生個人合理使用，非經授課教師同意，不得以任何形式轉載、重製、散布、公開播送、出版或發行本影片內容 (例如將課程內容放置公開平台上，如 Facebook, Instagram, YouTube, Twitter, Google Drive, Dropbox 等等)。如有侵權行為，需自負法律責任。

# Update on Generating Waveform

- ⦿ For IC design flow, not for FPGA design flow
  - ◆ Popular Verilog simulators
    - ▣ Cadence NCVerilog (or Xcelium)
    - ▣ Synopsys VCS
    - ▣ Siemens EDA's ModelSim
      - Formerly Mentor Graphics
  - ◆ Waveform viewer
    - ▣ nWave (one of the components in Synopsys Verdi)
- ⦿ Synopsys did not support FSDB-format waveform from third-party EDA tools since June 2022

# Simulation with Waveform Dumping

- For Verdi FSDB format, add the following code segment

```
initial begin
    $fsdbDumpfile("majority.fsdb");
    $fsdbDumpvars;
end
```



```
or $fsdbDumpvars(0, test);
```

Mandatory option! Do not forget it!!



```
$ irun majority_t5.v majority_func.v +access+r
```

# Simulation with Waveform Dumping

- For standard VCD (Value Change Dump) format:

```
initial begin
```

```
    $dumpfile("counter.vcd");
```

```
    $dumpvars(0, stimulus);
```

```
end
```

- For compressed Debussy/Verdi FSDB format:

```
initial begin
```

```
    $fsdbDumpfile("counter.fsdb");
```

```
    $fsdbDumpvars;
```

```
end
```

# Invoke the Waveform Viewer

- ⦿ Using nWave on Linux workstations
  - ◆ One of the components in Verdi
    - \$ nWave
- ⦿ You should learn the basic concepts of Linux UI

# Two Options to Generate Waveforms

- ⦿ Using Synopsys VCS

- ◆ Generate **FSDb**-format waveform (native support)

- ⦿ Using Cadence NCVerilog (Xcelium)

- ◆ Generate **VCD**-format waveform

- ◆ Note: VCD format does not support packed-array debugging

- E.g., `reg [1:0] buffer [0:7]` can not be traced as a packed array in VCD format

# Synopsys VCS

- ⦿ Dump FSDB-format waveform in the testbench

```
initial begin
    $fsdbDumpfile("design_waveform.fsdb");
    $fsdbDumpvars("+all");
end
```

- ⦿ Simulation command

```
$ vcs testbench.v design.v \
    -full64 -R -debug_access+all +v2k
```

- ⦿ Launch nWave to open the FSDB waveform file

```
$ nWave design_waveform.fsdb &
```



# Cadence NCVerilog (Xcelium)

- ⦿ Dump VCD-format waveform in the testbench

```
initial begin  
    $dumpfile("design_waveform.vcd");  
    $dumpvars("+all");  
end
```

- ⦿ Simulation command

```
$ ncverilog testbench.v design.v +access+r
```

- ⦿ Launch nWave to open the VCD waveform file

```
$ nWave design_waveform.vcd &
```

- ◆ Note that nWave will convert the waveform into FSDB format and save it