


# CS 516000 FPGA Architecture & CAD

## Homework 4 (Due: 2024/12/09)

1. (a) Based on the Boolean function of  $Conn(A)$  for SAT-based detail routing in lecture note p.10 of Unit13, draw a possible structure of switch block (1, 3).  
(b) Other than exponentially increasing runtime for large instances, what is the biggest disadvantage of SAT-based detail routing?
2. Consider the FPGA architecture shown on p.13 of Unit 12. Suppose the resource requirement of modules p and q are  $\langle 12, 1, 2 \rangle$  and  $\langle 7, 0, 1 \rangle$ , respectively.  
(a) Give the (width, height) of each element in the irreducible realization list  $L_p(0, 0)$ .  
(b) Compute IRL  $L_u(0, 0)$ , where u is an internal node with vertical cut in a slicing tree.



3. The following figure shows part of an FPGA.  
(a) Find a feasible routing solution for two 3-pin nets, one connecting pin set {3, 8, 9} and the other connecting pin set {7, 10, 13}.  
(b) Construct a partial routing resource graph consisting of nodes for pins 2, 3, 7, 8, 9, 10, 13, 16 and wire segments a-h.  
(c) The VPR router may generate the routing solution  $3 \rightarrow b \rightarrow h \rightarrow 13$  for net (3, 13) and the routing solution  $7 \rightarrow h \rightarrow f \rightarrow 16$  for net (7, 16) in the first iteration. Describe how VPR will resolve their conflicts in subsequent iterations.

