



# *Routing Architecture Design Basics*



# Topics

- Tradeoffs: area, routability, performance
- Architecture
  - Segmented wiring
  - Switch boxes
  - Connection boxes




# Routing Architecture

- Determines the way in which wiring segments and programmable switches are positioned.
- Three concerns:
  - Area
  - Routability
  - Performance
- *Routability* – capability to accommodate all signal nets of a design.
- *Performance* – keep propagation delay low.

# Importance of Routing Architecture

- Engineers found that 60% logic utilization was good, 70% great, and 80% a practical impossibility. *Why?*



Competing for die area



# Interconnect strategies for FPGA

- Observation:

- Some nets are short, some are long


- Solution:

- Provide different types of wires:

- Short wires: local LE connections.
    - Global wires: long-distance, buffered communication.
    - Special wires: clocks, etc.

# Paths in Programmable Interconnect

- How to make connection from LE to channel?
- How to make connection between channels?






# Interconnect Richness


- Within a channel:
  - ☐ How many wires?
  - ☐ Length of segments?
  - ☐ Number of connections from LE to channel?
- Between channels:
  - ☐ Number of connections between channels?
  - ☐ Channel structure?


# Interconnect Network





# Channel Segmentation





# Segmented Wiring

Length 1




Length 2







# Offset Segments



# Connections between Channels: Switchbox Design




# Switch Box Implementation



A Switch Box

Example routing of 5 nets

# Connections from LE to Channel: Connection Box Design





# Drawbacks of Programmable Interconnect

- Switches add delay.
- Transistor off-state is worse in advanced technologies.
- FPGA interconnect has extra length  $\Rightarrow$  added capacitance.
- Some wires will not be utilized.