

## Hazards (or Glitches)


- Hazards: Unwanted switching transients appearing in the output of a combinational circuit while its inputs change
- Types of hazards (assuming only a single input can change at a time and no other input will change until the circuit has stabilized)



# Hazards (cont)




- Function output transits across two implicants
  - → Possible hazards



CS5120 CT 2024


# Hazard Eliminating



notes CS5120 CT 2024

#### Verilog Discussion: Reset and Clock


```
always #5 clk = ~clk;_
initial begin
                                    clk
 clk = 1;
 rst_n = 1;
                                    rst n
 #10 rst_n = 0;
                       CIK比較早還是 YSt.n比较早?
 #30 rst_n = 1; -
 •••
end
always @(posedge clk, negedge rst_n) begin
 if (rst_n == 1'b0) begin
 else if (en == 1'b1) begin
   d ( 9; 9 <= d
 end
end
```



t=10


### Inertial Delay and Transport Delay

#### Inertial delay




Ex: 2ns inertial delay

- models the inherent latency introduced by logic gates
- Signal transitions are only transferred when the new value remains constant for a minimum amount of time, i.e., spikes are suppressed



#### Transport delay

models the inherent latency introduced by wires with propagation delay



## Verilog Discussion: Inertial Delay

notes

• What happens with the following statement?

```
initial begin
  Continuous Assignment
 assign #4 out = in; mertial delay mode
                                                    in = 0;
                                                #5 in = 1;
X assign out = #4 in;
                                                #1 in = 0;
                                                #1 in = 1;
                                               end
in
```

CS5120 CT 2024

6

#### Verilog Discussion: Inertial Delay & Transport Delay

