FPGA Design Flow



Outline

- Overall Flow
- Logic Synthesis
- Mapping
- Place & Route
- Simulation
- Configuration
- Board-level consideration

FPGA Design Process (1)


Specification

Design and implement a simple unit permitting to speed up encryption with RC5-similar cipher with fixed key set on 8031 microcontroller. Unlike in the experiment 5, this time your unit has to be able to perform an encryption algorithm by itself, executing 32 rounds....




HDL description (Your HDL Source Files)








Synthesis











FPGA Design Process (2)

Implementation (Mapping, Placing & Routing) Timing simulation Configuration On chip testing

Logic Synthesis


VHDL/Verilog description

```
architecture MLU DATAFLOW of MLU is
signal A1:STD_LOGIC;
signal B1:STD_LOGIC;
signal Y1:STD_LOGIC;
signal MUX_0, MUX_1, MUX_2, MUX_3: STD_LOGIC;
begin
                A1 \le A when (NEG_A = '0') else
                                 not A;
                B1 \le B when (NEG_B='0') else
                                 not B;
                Y \le Y1 when (NEG_Y = '0') else
                                 not Y1:
                MUX 0 \le A1 and B1;
                MUX_1 \le A1 \text{ or } B1;
                MUX 2 \le A1 \text{ xor } B1;
                MUX_3<=A1 xnor B1;
                with (L1 & L0) select
                                 Y1 \le MUX_0 when "00",
                                                 MUX_1 when "01",
                                                 MUX_2 when "10",
```

end MLU DATAFLOW;

MUX 3 when others;

Circuit netlist




Input6

-D0utput1




Features of Synthesis Tools

- Interpret RTL code
- Produce synthesized circuit netlist in a standard EDIF format
- Give preliminary performance estimates
- Some can display circuit schematics corresponding to EDIF netlist



Mapping



М

Number of GCLKs:


Number of GCLKIOBs:

Sample mapping report


1 out of 4 25%

1 out of 4 25

Design Summary Number of errors: Number of warnings: 0 Logic Utilization: **Number of Slice Flip Flops:** 144 out of 4,704 3% Number of 4 input LUTs: 173 out of 4,704 3% Logic Distribution: Number of occupied Slices: 145 out of 2,352 6% Number of Slices containing only related logic: 145 out of 145 100% Number of Slices containing unrelated logic: 0 out of 145 0% *See NOTES below for an explanation of the effects of unrelated logic **Total Number 4 input LUTs:** 210 out of 4,704 4% Number used as logic: 173 Number used as a route-thru: 5 Number used as 16x1 RAMs: 32 Number of bonded IOBs: 74 out of 176 42%



Routing






Functional Simulation


- To verify the functionality of a design.
- The user specifies valuations of the circuit's inputs and examines the output of simulation to verify that the circuit operates as expected.

Functional simulator ignores the logic and

interconnect delay.



Sample functional simulation result





Post-Layout Timing Simulation

- After the physical design tasks are completed, timing simulation is performed to verify the circuit meets the required performance.
- Information from placement & routing can be back annotated to the schematic with information on loading and wire delay.
- Timing simulation simulates the actual propagation delays.



Sample post-layout timing report

Timing summary:

Timing errors: 0 Score: 0

Constraints cover 42912 paths, 0 nets, and 1038 connections

Design statistics:

Minimum period: 11.622ns (Maximum frequency: 86.044MHz)

Minimum input required time before clock: 11.442ns


Minimum output required time after clock: 11.491ns




Configuration

- Once a design is implemented, you must create a file that the FPGA can understand
 - ☐ This file is called a bit stream: a BIT file (.bit extension)

■ The BIT file can be downloaded directly to the FPGA, or can be converted into a PROM file which stores the programming information




Configuration of SRAM based FPGAs



The Design Warrior's Guide to FPGAs Devices, Tools, and Flows. ISBN 0750676043 Copyright © 2004 Mentor Graphics Corp. (www.mentor.com)

FPGA/PCB Co-design Process



Source: Altera