

Report

Team Name:	The Mavs
Chandrabhushan Reddy	200101027
Manideepak Gannaju	200101032
Shashank	200102005
Sathvika Kalangi	200101048
Rajeev Anand	200102096

Modifications Made:

1) The dilithium namespace has been defined over all the functions which is causing synthesization error. So we've commented out the namespaces in 2 files in which it is present.

sign.h:

```
C PQCgenKAT_sign.c  C sign.c  C sign.h  X
C sign.h > ...
1  #ifndef SIGN_H
2  #define SIGN_H
3
4  #include <stddef.h>
5  #include <stdint.h>
6  #include "params.h"
7  #include "polyvec.h"
8  #include "poly.h"
9
10 //define challenge DILITHIUM_NAMESPACE(_challenge)
11 void challenge(poly *c, const uint8_t seed[SEEDBYTES]);
12
13 //define crypto_sign_keypair DILITHIUM_NAMESPACE(_keypair)
14 int crypto_sign_keypair(uint8_t *pk, uint8_t *sk);
15
16 //define crypto_sign_signature DILITHIUM_NAMESPACE(_signature)
17 int crypto_sign_signature(uint8_t *sig, size_t *siglen,
18                          const uint8_t *m, size_t mlen,
19                          const uint8_t *sk);
20
21 //define crypto_sign DILITHIUM_NAMESPACE()
22 int crypto_sign(uint8_t *sm, size_t *smlen,
23               const uint8_t *m, size_t mlen,
24               const uint8_t *sk);
25
26 //define crypto_sign_verify DILITHIUM_NAMESPACE(_verify)
27 int crypto_sign_verify(const uint8_t *sig, size_t siglen,
28                      const uint8_t *m, size_t mlen,
29                      const uint8_t *pk);
30
31 //define crypto_sign_open DILITHIUM_NAMESPACE(_open)
32 int crypto_sign_open(uint8_t *m, size_t *mlen,
33                    const uint8_t *sm, size_t smlen,
34                    const uint8_t *pk);
35
36 #endif
```

api.h:

```
//#define crypto_sign_keypair DILITHIUM_NAMESPACE(_keypair)
int crypto_sign_keypair(unsigned char *pk, unsigned char *sk);

//#define crypto_sign DILITHIUM_NAMESPACE()
int crypto_sign(unsigned char *sm, unsigned long long *smlen,
                const unsigned char *msg, unsigned long long len,
                const unsigned char *sk);

//#define crypto_sign_open DILITHIUM_NAMESPACE(_open)
int crypto_sign_open(unsigned char *m, unsigned long long *mlen,
                    const unsigned char *sm, unsigned long long smlen,
                    const unsigned char *pk);
```

2) The function randombytes() in the randombytes.c file which is being used in our target source file (sign.c) is causing “clang” compilation errors.

```
...
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:64:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:143:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:173:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:203:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:230:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:253:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:274:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:301:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:324:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:345:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:366:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:387:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:408:12)
and integer type 'int' of different size (C:\Xilinx\Vitis_HLS\2022.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mintrin.h:430:12)
```

So we removed randombytes.c and randombytes.h from our source files and instead used an another similar function of randombytes() present in rng.c

So we've commented out the randombytes.h header file in sign.c and added rng.h header file.

```
PQCGenKAT_sign.c  sign.c  X  api.h
sign.c > ...
1  #include <stdint.h>
2  #include "params.h"
3  #include "sign.h"
4  #include "packing.h"
5  #include "polyvec.h"
6  #include "poly.h"
7  // #include "randombytes.h"
8  #include "rng.h"
9  #include "symmetric.h"
10 #include "fips202.h"
11
```

3) For simulation and co-simulation to work we've replaced the variable size arguments of arrays present in the `crypto_sign` function and replaced them with the actual array sizes which are being initialised in the "PQCGenKAT_sign.c" testbench file.

sign.c:

```
int crypto_sign(uint8_t sm[3300+CRYPTO_BYTES],
               size_t *smlen,
               const uint8_t m[3300],
               size_t mlen,
               const uint8_t sk[CRYPTO_SECRETKEYBYTES])
{
    size_t i;

    for(i = 0; i < mlen; ++i)
        sm[CRYPTO_BYTES + mlen - 1 - i] = m[mlen - 1 - i];
    crypto_sign_signature(sm, smlen, sm + CRYPTO_BYTES, mlen, sk);
    *smlen += mlen;
    return 0;
}
```

sign.h:

```
//#define crypto_sign DILITHIUM_NAMESPACE()
int crypto_sign(uint8_t sm[3300+CRYPTO_BYTES], size_t *smlen,
               const uint8_t m[3300], size_t mlen,
               const uint8_t sk[CRYPTO_SECRETKEYBYTES]);
```

Results:

1) Synthesis Report:

sign.h | Synthesis Summary(dec) | Synthesis Details(dec)(crypto_sign_csynth.rpt)

Synthesis Summary Report of 'crypto_sign'

General Information

Date: Sun Mar 12 23:35:01 2023
Version: 2022.2 (Build 3670227 on Oct 13 2022)
Project: proj3rng

Solution: dec (Vivado IP Flow Target)
Product family: artix7
Target device: xc7a200t-fbg676-2

Timing Estimate

Target	Estimated	Uncertainty
10.00 ns	7.192 ns	2.70 ns

Performance & Resource Estimates

Modules & Loops

Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
crypto_sign			-	-	-	-	-	-	no	70	107	51288	239755	0
crypto_sign_Pipeline_VITIS_LOOP_206_1			-	-	-	-	-	-	no	0	0	67	129	0
crypto_sign_signature_1	II Violation		-	-	-	-	-	-	no	70	107	51215	239508	0

Performance Pragma

Modules & Loops

Target Tl(cycles)	Tl(cycles)	Tl met
crypto_sign	-	-
crypto_sign_Pipeline_VITIS_LOOP_206_1	-	-
crypto_sign_signature_1	-	-

HW Interfaces

Other Ports

2) Simulation Report:
crypto_sign_csim.log:

```
sign.h crypto_sign_csim.log PQCsignKAT_2544.req
1|INFO: [SIM 2] ***** CSIM start *****
2|INFO: [SIM 4] CSIM will launch GCC as the compiler.
3|  Compiling(apcc) ../../../../Sem6/VLSI/dilithium2rng/dilithium2/PQCgenKAT_sign.c in debug mode
4|INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/apcc.exe'
5|INFO: [HLS 200-10] For user 'manideepak' on host 'desktop-aab3m4s' (Windows NT amd64 version 6.2) on Sun Mar 12 23:40:36 +0530 2023
6|INFO: [HLS 200-10] In directory 'C:/Users/manid/AppData/Roaming/Xilinx/Vitis/proj3rng/dec/csim/build'
7|INFO: [APCC 202-3] Tmp directory is apcc_db
8|INFO: [APCC 202-1] APCC is done.
9|INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 3.184 seconds; peak allocated memory: 6.602 MB.
10|  Compiling(apcc) ../../../../Sem6/VLSI/dilithium2rng/dilithium2/symmetric-shake.c in debug mode
11|INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/apcc.exe'
12|INFO: [HLS 200-10] For user 'manideepak' on host 'desktop-aab3m4s' (Windows NT amd64 version 6.2) on Sun Mar 12 23:40:42 +0530 2023
13|INFO: [HLS 200-10] In directory 'C:/Users/manid/AppData/Roaming/Xilinx/Vitis/proj3rng/dec/csim/build'
14|INFO: [APCC 202-3] Tmp directory is apcc_db
15|INFO: [APCC 202-1] APCC is done.
16|INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.253 seconds; peak allocated memory: 6.930 MB.
17|  Compiling(apcc) ../../../../Sem6/VLSI/dilithium2rng/dilithium2/symmetric-aes.c in debug mode
18|INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/apcc.exe'
19|INFO: [HLS 200-10] For user 'manideepak' on host 'desktop-aab3m4s' (Windows NT amd64 version 6.2) on Sun Mar 12 23:40:46 +0530 2023
20|INFO: [HLS 200-10] In directory 'C:/Users/manid/AppData/Roaming/Xilinx/Vitis/proj3rng/dec/csim/build'
21|INFO: [APCC 202-3] Tmp directory is apcc_db
22|INFO: [APCC 202-1] APCC is done.
23|INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.325 seconds; peak allocated memory: 5.281 MB.
24|  Compiling(apcc) ../../../../Sem6/VLSI/dilithium2rng/dilithium2/sign.c in debug mode
25|INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/apcc.exe'
26|INFO: [HLS 200-10] For user 'manideepak' on host 'desktop-aab3m4s' (Windows NT amd64 version 6.2) on Sun Mar 12 23:40:49 +0530 2023
27|INFO: [HLS 200-10] In directory 'C:/Users/manid/AppData/Roaming/Xilinx/Vitis/proj3rng/dec/csim/build'
28|INFO: [APCC 202-3] Tmp directory is apcc_db
29|INFO: [APCC 202-1] APCC is done.
30|INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.476 seconds; peak allocated memory: 5.324 MB.
31|  Compiling(apcc) ../../../../Sem6/VLSI/dilithium2rng/dilithium2/rounding.c in debug mode
32|INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/apcc.exe'
33|INFO: [HLS 200-10] For user 'manideepak' on host 'desktop-aab3m4s' (Windows NT amd64 version 6.2) on Sun Mar 12 23:40:53 +0530 2023
34|INFO: [HLS 200-10] In directory 'C:/Users/manid/AppData/Roaming/Xilinx/Vitis/proj3rng/dec/csim/build'
35|INFO: [APCC 202-3] Tmp directory is apcc_db
36|INFO: [APCC 202-1] APCC is done.
37|INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.182 seconds; peak allocated memory: 5.309 MB.
38|  Compiling(apcc) ../../../../Sem6/VLSI/dilithium2rng/dilithium2/rng.c in debug mode
39|INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/apcc.exe'
40|INFO: [HLS 200-10] For user 'manideepak' on host 'desktop-aab3m4s' (Windows NT amd64 version 6.2) on Sun Mar 12 23:40:57 +0530 2023
41|INFO: [HLS 200-10] In directory 'C:/Users/manid/AppData/Roaming/Xilinx/Vitis/proj3rng/dec/csim/build'
42|INFO: [APCC 202-3] Tmp directory is apcc_db
43|INFO: [APCC 202-1] APCC is done.
44|INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.445 seconds; peak allocated memory: 6.630 MB.
```

Output Files Generated: (Which are specified in the “PQCgenKAT_sign.c” testbench file)

PQCsignKAT_2544.req: (Request File)

```
sign.h crypto_sign_csim.log PQCsignKAT_2544.req
1|count = 0
2|seed = 061550234D158C5EC95595FE04EF7A25767F2E24CC2BC479D09D86DC9ABC7DE056A8C266F9EF97ED08541DBD2E1FFA1
3|milen = 33
4|msg = D81C4D8D734FCBFBEADE3D3F8A039FAA2A2C9957E835AD55B22E75BF57BB556AC8
5|pk =
6|sk =
7|smilen =
8|sm =
9|
10|count = 1
11|seed = 64335BF29E5DE62842C941766BA129B0643B5E7121CA26CFC190EC7DC3543830557FDD5C03CF123A456D48FEFA43C868
12|milen = 66
13|msg = 225D5CE2CEAC61930A07503FB59F7C2F936A3E075481DA3CA299A80F8C5DF9223A073E7B90E02EBF98CA2227EBA38C1AB2568209E460BA961869C6F83983B17DCD49
14|pk =
15|sk =
16|smilen =
17|sm =
18|
19|
```

PQCsignKAT_2544.rsp: (Response File)

```
sign.h crypto_sign_csim.log PQCsignKAT_2544.req PQCsignKAT_2544.rsp
1# Dilithium2
2
3count = 0
4seed = 061550234D158C5EC95595FE04EF7A25767F2E24CC2BC479D09D86DC9ABC7DE056A8C266F9EF97ED08541DBD2E1FFA1
5milen = 33
6msg = D81C4D8D734FCBFBEADE3D3F8A039FAA2A2C9957E835AD55B22E75BF57BB556AC8
7pk = B541C1E92CEADD90A09EC08AD3060974734A077868471E58D077187C46604CFB2B2E1684936E6304399B3E1CD82F85E4935D668BA7235304C4AD3EF3948FAC12287F0538D1F897E1E89C5F07C0F7E348EF
8sk = 1C0EE1111B08003F28E65E8B3BDEB037CF8F221DFCDAF5950EDB38D506D858FEF60E7FB7708849FEDB54F41A68314805A5C0766AC9F338A46B29EAC00087AD561C09A98820B9EB1984C8944637ADF8B502
9smilen = 2453
10sm = 8514E7E52D965C3966052FF4EE66F817ACB304AD677931442993E23787B1A4757C67CB9313583364CE57FBDAC0F9F1E2781E112A94C2C750007AE1504F9325C85B3E1A4207E32CE31969A82E6C861CCBCAA
11
12count = 1
13seed = 64335BF29E5DE62842C941766BA129B0643B5E7121CA26CFC190EC7DC3543830557FDD5C03CF123A456D48FEFA43C868
14milen = 66
15msg = 225D5CE2CEAC61930A07503FB59F7C2F936A3E075481DA3CA299A80F8C5DF9223A073E7B90E02EBF98CA2227EBA38C1AB2568209E460BA961869C6F83983B17DCD49
16pk = B541C1E92CEADD90A09EC08AD3060974734A077868471E58D077187C46604CFB2B2E1684936E6304399B3E1CD82F85E4935D668BA7235304C4AD3EF3948FAC12287F0538D1F897E1E89C5F07C0F7E348EF
17sk = B541C1E92CEADD90A09EC08AD3060974734A077868471E58D077187C46604CFB2B2E1684936E6304399B3E1CD82F85E4935D668BA7235304C4AD3EF3948FAC12287F0538D1F897E1E89C5F07C0F7E348EF
18smilen = 2486
19sm = 33B9E9F1E28770E1E47466FD998BF61B4A019C4F790834FD6EC19DC2A6702ABD5787EE8C2091C77D4851C4A9533355331E29C2993A0CA643F7E99A612C76A4721C749AF88B6A70095159689F11D40B41E6
20
```

3) Co-Simulation Report:

proj3mg

Includes

Source

Test Bench

POCgenKAT_signuc

dec

constraints

csim

impl

sim

syn

C SIMULATION

Run C Simulation

Reports & Viewers

C SYNTHESIS

Run C Synthesis

Reports & Viewers

Report

Function Call Graph

Schedule Viewer

Dataflow Viewer

C/RTL COSIMULATION

Run Cosimulation

Reports & Viewers

Report

Function Call Graph

Cosimulation Report for 'crypto_sign'

General Information

Date: Sun Mar 12 22:49:10 IST 2023

Version: 2022.2 (Build 3670027 on Oct 13 2022)

Project: proj3mg

Status: Pass

Solution: dec (Vivado IP Flow Target)

Product family: artix7

Target device: xc7a200t-ftg676-2

Cosim Options

Tool: Vivado XSIM

RTL: Verilog

Performance Estimates

Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
crypto_sign	454193	454193	454193	379088	454192	303984
crypto_sign_Pipeline_VITIS_LOOP_206_1	454193	454193	454193	50	67	24
crypto_sign_signature_1	454226	454226	454226	379034	454155	303914

Console

Errors

Warnings

Guidance

Properties

Man Pages

Git Repositories

362 Guidance-Infos

186 Guidance-Warnings

0 Guidance-Errors

Name	Web Help	Details
[HLS 200-1470]		Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
[HLS 200-885]	LINK	The II Violation in module 'keccak_absorb_19' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_1', ./././Sem6/VLSI/dilithium2mg/dilithium2/tips2022.c3)
[HLS 200-885]	LINK	The II Violation in module 'keccak_absorb_19' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_3', ./././Sem6/VLSI/dilithium2mg/dilithium2/tips2022.c3)
[HLS 200-885]	LINK	The II Violation in module 'keccak_absorb_19' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_5', ./././Sem6/VLSI/dilithium2mg/dilithium2/tips2022.c3)
[HLS 200-1470]		Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'