

^a In GICv1, applies only if Security Extensions are implemented

1.ARM SMP一般都与GIC连接,提供per processor interrupts(PPI),shared processor interrupts(SPI)和software generated interrupts(SGI)

2.root GIC直接与cpu相连,一般拥有PPI和SGI; secondary GIC级联在root GIC上,不含有PPI和 SGI; SPI则是全局中断,可以分发至任一可用 cpu上进行处理

^b Optional input and bypass multiplexer, see text

^c Applies only to GICv2 with Virtualization Extensions





