# Copyright © ARM Ltd 2018. All rights reserved Not to be reproduced by any means without prior written consent





# Copyright © ARM Ltd 2018. All rights reserved Not to be reproduced by any means without prior written consent





ARM Training gets partner teams up to speed quickly

- Detailed training across all ARM Products
- Covers advanced technologies such as ARM® DynamIQ and ARM® TrustZone®

Delivered by senior Arm engineers in a way that works best for you and your team




Face to face private training delivered by experienced ARM trainers at a location of your choice Private courses can be customizable to meet your specific needs

Confidential © Arm 2018




Live virtual classroom delivered by an experienced ARM trainer Private and public courses available Delivered to you, wherever you are at a scheduled date and time






Online learning - short topics accessible wherever you are and whenever you need them. To be launched Oct 2017

# Copyright © ARM Ltd 2018. All rights reserved Not to be reproduced by any means without prior written consent





# Copyright © ARM Ltd 2018. All rights reserved Not to be reproduced by any means without prior written consent

# **Agenda**

#### Armv8.x overview

Registers

ISA

SVE

**Exception** 

**Memory management** 

Memory model

**Atomic** 

**Architecture timer** 


Virtualization

**MPAM** 

Security

**RAS** 





### AArch64

New 64-bit general purpose registers (X0 to X30)

New instructions - A64, fixed length 32-bit instruction set

· Includes SIMD, floating point and crypto instructions

New exception model

EL0-EL3


Virtual addresses now stored in 64-bit registers


Extend virtual memory space


9 Confidential © Arm 2018

arm


# 












V0

15 Confidential © Arm 2018



### **AArch64 Registers**

In AArch64, system configuration is controlled through system registers

System registers are suffixed with "\_ELx", for example SCTLR\_EL1

- Suffix defines the lowest exception level that can access that system register
- For example:

- TTBRO\_EL1 Can be accessed from EL1, EL2, and EL3

- TTBRO\_EL3 Can be accessed from EL3

Use the MRS instruction to read a system register, and MSR instruction to write to a system register

MRS X0, SCTLR\_EL1 ; X0 = SCTLR\_EL1
 MSR SCTLR\_EL1, X0 ; SCTLR\_EL1 = X0

17 Confidential © Arm 2018

# **Agenda**

Armv8.x overview

Registers

**ISA** 

**SVE** 

**Exception** 

**Memory management** 

Memory model

Atomic


**Architecture timer** 

Virtualization

**MPAM** 

Security

**RAS** 



### **AArch64 ISA**

Fixed length instructions (32-bits)

· Providing a simplified decode table

RISC ISA, load store architecture

Simplified specifically expensive instructions

- Far Fewer conditional instructions
  - Only a few branch instructions (B.con, CBZ/CBNZ etc) could be conditional executed
- LDM/STM removed

Can operate on W or X register

```
    ADD W0, W2, W7 ; 32-bit addition, W0 = (W2 + W7)
    ADD X0, X2, X7 ; 64-bit addition, X0 = (X2 + X
```

Includes support for Floating Point , Advanced SIMD, and crypto instructions

19 Confidential © Arm 2018

# **AArch64 ISA examples**

20 Confidential © Arm 2018

Class	Instruction examples	Description	Class	Instruction examples	Description
ALU	ADD X0, X1, #2		System register access  Cache and TLB maintenance	B.EQ Lable	
	SUB W0, W1, W2			BL function	Function call
	SMSUBL X3, W0, W1,X2	Signed Multiply- Subtract Long		BLX XO	
	UDIV X0, X1, X2			RET	Function return
	LSR W0, W1, #3	Logical Shift Right		CBZ X0, lable	Compare and Branch on Zero.
	AND W0, W1, W2			MSR SCTLR_EL1, X0	Write system register
	BFI W0, W1, #1, #2	Bitfield Insert		MRS X0, SCTLR EL1	Read system register
Comparison	CMP X0, #0			MSR DFIA, #1	Exception mask
	TEST X1, #0x100			DC CIVAC, XO	Data Cache clean and
Load/Store	LDR W0, [X0, #8]!	Load single register		De civite, no	invalidate
	STR X1, [X0], #8			IC IVAU, X0	Instruction Cache
	LDP X0, X1, [X2]	Load register pair			invalidate
	STP X0, X1, [X2]			TLBI ALLE3	TLB invalidate

### **AArch64 Advance SIMD ISA**

NEON is a wide SIMD data processing architecture

- Extension of the ARM® instruction set
- · Armv8 NEON has 32 registers, 128-bits wide.

# NEON Instructions perform "Packed SIMD" processing

- Registers are considered as vectors of elements of the same data type
- Data types can be: signed/unsigned 8-bit, 16-bit, 32-bit, 64-bit, single/double prec. Float (Armv8.2-A also support half prec Float)
- Instructions perform the same operation in all lanes
  21 Confidential © Arm 2018

SIMD Architecture

Instruction stream
Parallel data streams

Results

Source Registers


Operation

Destination Register

arm

# **Sample SIMD Instructions - ADD**


- · ADD V2.4H, V0.4H, V1.4H
  - Register split into equal size and type elements (four 16-bit elements)
  - Operation performed on same element of each register



22 Confidential © Arm 2018

# **Sample Instructions - ORR**

- ORR V0.4S, #0x3
  - Bitwise inclusive OR each element of V0.4S with constant 0x3





23 Confidential © Arm 2018


# **Sample Instructions - SMAX**


SMAX V0.4S, V0.4S, V1.4S


• Get the signed maximum of the same elements in **v0** and **v1** 














### **ARMv8 CRC32 instructions**

30 Confidential © Arm 2018

CRC instructions operate on the general-purpose register file to update a 32-bit CRC sum from an input value of 8, 16, 32 or 64 bits.

Two different families of CRC instruction are provided to support two commonly used polynomials.

Example instruction	Description
CRC32B Wd, Wn, Wm	Accumulate one byte of input data from Wm<7:0> into the 32-bit CRC sum from Wn, and write the updated sum to Wd. Uses a polynomial of 0x04C11DB7.
CRC32X Wd, Wn, Xm	Accumulate one doubleword (eight bytes) of input data from Xm into the 32-bit CRC sum from Wn, and write the updated sum to Wd. Uses a polynomial of 0x04C11DB7.
CRC32CB Wd, Wn, Wm	Accumulate one byte of input data from Wm<7:0> into the 32-bit CRC sum from Wn, and write the updated sum to Wd. Uses a polynomial of 0x1EDC6F41.
CRC32CX Wd, Wn, Xm	Accumulate one doubleword (eight bytes) of input data from Xm into the 32-bit CRC sum from Wn, and write the updated sum to Wd. Uses a polynomial of 0x1EDC6F41.

```
static u32 crc32_arm64_le_hw(u32 crc, const u8 *p, unsigned int len)
       s64 length = len;
       while ((length -= sizeof(u64)) >= 0) {
               CRC32X(crc, get_unaligned_le64(p));
               p += sizeof(u64);
       /* The following is more efficient than the straight loop */
       if (length & sizeof(u32)) {
               CRC32W(crc, get_unaligned_le32(p));
               p += sizeof(u32);
       if (length & sizeof(u16)) {
               CRC32H(crc, get_unaligned_le16(p));
               p += sizeof(u16);
       if (length & sizeof(u8))
               CRC32B(crc, *p);
       return crc;
                                                      arm
```

15

# Copyright © ARM Ltd 2018. All rights reserved Not to be reproduced by any means without prior written consent

### **Agenda**

Armv8.x overview

Registers

ISA

**SVE** 

**Exception** 

**Memory management** 

Memory model

**Atomic** 

Architecture timer

Virtualization

**MPAM** 

Security

**RAS** 

31 Confidential © Arm 2018



### **SVE**

#### A vector extension to the Armv8-A architecture with some major new features:



#### Gather-load and scatter-store

Loads a single register from several non-contiguous memory locations.



#### Per-lane predication

Operations work on individual lanes under control of a predicate register.



#### Operations work on individual la

Predicate-driven loop control and management Eliminate scalar loop heads and tails by processing partial vectors.



#### Vector partitioning and software-managed speculation

First Faulting Load instructions allow memory accesses to cross into invalid pages.

### No pre

#### No preferred vector width

The above features allow the production of compiled binaries that are agnostic to hardware vector width (which can be between 128-2048 bit at 128 bit increments).

32 Confidential © Arm 2018

### **New SVE architectural state**

#### Scalable vector registers


- Z0-Z31 extending NEON's V0-V31.
- Packed DP, SP & HP floating-point elements.
- Packed 64, 32, 16 & 8-bit integer elements.

#### Scalable predicate registers

- P0-P7 governing predicates for load/store/arithmetic.
- P8-P15 additional predicates for loop management.
- FFR first fault register for speculation.

#### Scalable vector control registers

- ZCR\_ELx vector length (LEN=1..16).
- For exception/privilege levels EL1 to EL3.



arm

33 Confidential © Arm 2018

# **Agenda**

Armv8.x overview

Registers

ISA

**SVE** 

#### **Exception**

**Memory management** 

Memory model

**Atomic** 

**Architecture timer** 

Virtualization

MPAM

Security

**RAS** 



### **AArch64 exceptions**

In AArch64, exceptions are split between:

- Synchronous: Data Aborts from the MMU, Permission Faults, Alignment Faults, service call instructions (e.g. **SVC**), etc
- Asynchronous: IRQs, FIQs, SErrors (System Errors)

On taking an exception, the EL can either stay the same or get higher

• Exceptions are never taken to ELO

Asynchronous exceptions can be routed to a higher EL

- HCR EL2 controls routing to EL2
- SCR EL3 controls routing to EL3
- Separate bits to control routing of IRQs, FIQs, and SErrors

Application EL0

Rich OS EL1


Hypervisor EL2

Secure Monitor EL3

35 Confidential © Arm 2018

arm

## Taking an exception



#### When an exception occurs:

- SPSR\_ELx updated
- PSTATE updated (EL stays the same or gets higher)
- Return address stored to ELR\_ELx
- PC set to vector address
- ESR\_ELx updated with cause of exception
  - Only if synchronous or SError exception

36 Confidential © Arm 2018

# **Execute an ERET instruction to return from an exception:**

- Restores PSTATE from SPSR\_ELx
- Restores PC from ELR\_ELx

### **Agenda**

Armv8.x overview

Registers

ISA

**SVE** 

**Exception** 

**Memory management** 

Memory model

**Atomic** 

Architecture timer

Virtualization

**MPAM** 

Security


**RAS** 

37 Confidential © Arm 2018



# What is a Memory Management Unit?

- The MMU handles the translation of virtual address to physical addresses
  - Provides hardware to read translation tables in memory ("table walking")
    - Translation Table Base Registers (TTBR) hold the physical base address of the tables
  - Translation Lookaside Buffers (TLBs) cache recent translations
- When the MMU is enabled, all accesses made by the core are passed through it
  - MMU will use cached translations from the TLB(s), or perform a table walk
  - Translation must occur before a cache lookup can complete




38 Confidential © Arm 2018

# Virtual address space

Virtual addresses are 64-bit wide, but not all addresses are accessible

- · Virtual memory address space split between two translation tables
  - Each covering a configurable size, up to 48 bits of address space (TCR ELx)
- · Addresses not covered by either translation table automatically generate translation faults



39 Confidential © Arm 2018

arm

# Multiple virtual address spaces

A system may define multiple virtual address spaces

OS / Applications


- TTBR0 EL1
- TTBR1 EL1
- TCR EL1

#### Hypervisor

- TTBR0 EL2
- TCR EL2

#### Secure Monitor

- TTBR0\_EL3
- TCR\_EL3



### **AArch64 Translation Tables**


AArch64 supports 3 different translation granules

- 4KB, 16KB, or 64KB
  - Defines block size at lowest level of translation table and size of tables
- Configurable for each TTBR
- It is IMPLEMENTATION DEFINED which of the three are supported
  - ID AA64MMFR0 EL1 reports supported sizes

Larger granules reduce the number of levels of table required

• Particularly important in Virtualized systems

41 Confidential © Arm 2018



# **Agenda**

Armv8.x overview

Registers

ISA

**SVE** 

**Exception** 

**Memory management** 

**Memory model** 

**Atomic** 

**Architecture timer** 

Virtualization

**MPAM** 

Security

**RAS** 

43 Confidential © Arm 2018



# Weak memory mode and memory types

The ARM architecture defines a weak ordering model

- This means that accesses might not occur in program order
- ARM memory consistency model allows:

Memory access to different locations	Reordered?
Loads reorders after loads	Yes
Loads reorders after stores	Yes
Stores reorders after stores	Yes
Loads reorders after stores	Yes
Atomic reordered with loads	Yes
Atomic reordered with stores	Yes
Dependent loads reordered	No

ARM architecture defines memory types to tells the processor how it can access that location

- Normal memory
- Device memory

### **Memory types**

#### Normal

- · Used for code and data
- Processor allowed to re-order, re-size and repeat accesses
- · Speculative accesses allowed

#### Device

- · Used for peripherals
- · Accesses could have side effects, so there are more restrictions on what optimizations a processor can perform
- · Speculative data accesses not allowed

#### Other attributes can also be specified

• For example whether a region is executable, shareable, and cacheable

Speculative instruction fetches are allowed to any region that's executable at some exception level

45 Confidential © Arm 2018

### **Memory Types: Normal**

The Normal type is used for code and most data regions

Normal memory gives the best performance because it imposes the fewest restrictions

· Allows the processor to re-order, repeat, and merge accesses

For optimal performance, application code and data should be marked as Normal

· Ordering can still be enforced when required using explicit barrier operations

Address regions marked as Normal can be accessed speculatively

Data or instructions fetched from memory before being explicitly referenced

Normal


Normal Application Data

Application Code

Memory Map

Peripherals

46 Confidential © Arm 2018



### **Memory Types: Device**

The Device type is used for regions where accesses can have side-effects

- Example: Writing to a peripheral's control register may trigger an interrupt as a side-effect
- · Typically only used for peripherals

Device type imposes more restrictions on the core

Attempting to execute from a region marked as Device is UNPREDICTABLE

Speculative data accesses cannot be performed to Device regions

Device Peripherals

OS

Device regions should always be marked as Execute Never

Application Data

Application Code

47 Confidential © Arm 2018

arm

Memory

controller

**Peripheral** 

Bridge

### **Memory Types: Device (2)**

Four variants of Device are available:

- Device-nGnRnE most restrictive
- · Device-nGnRE
- Device-nGRE
- Device-GRE least restrictive

#### Gathering (G, nG)

- · Determines whether multiple accesses can be merged into a single bus transaction
- nG: number/size of accesses on the bus = number/size of accesses in code

#### Re-ordering (R, nR)

- Determines whether accesses to same device can be re-ordered
- nR: accesses to the same IMPLEMENTATION DEFINED block size will appear on the bus in program order

Inter

connect

#### Early Write Acknowledgement (E, nE)

- Indicates to the memory system whether a buffer can send acknowledgements
- 48 Conference should come from the end slave, not buffering in interconnect

### **Barriers**

The ARM architecture includes barrier instructions to force access order and access completion at a specific point

- DMB Data Memory Barrier
- DSB Data Synchronization Barrier
- ISB Instruction Synchronization Barrier

49 Confidential © Arm 2018

#### **DMB**

Explicit memory accesses before the DMB are observed before any explicit access after the DMB

· Does not guarantee when the operations happen, just the order

```
LDR X0, [X1] ← Must be seen by memory system before STR

DMB SY

ADD X2, #1 ← May be executed before or after memory system sees LDR

STR X3, [X4] ← Must be seen by memory system after LDR
```

The effects of any data/unified cache maintenance operations issued by this core before the DMB are observed by explicit data accesses after the DMB

• No effect on operations broadcast by other cores

#### **DSB**

A DSB is more restrictive than a DMB

Use a DSB when necessary, but do not overuse them

No instruction after a DSB will execute until:

- All explicit memory accesses before the DSB in program order have completed
- Any outstanding cache/TLB/branch predictor operations complete



- STR X0, [X1]
- ← Access must have completed before DSB can complete
- DSB SY

ADD X2, X2, #3

← Cannot be executed until DSB completes

In a multi-core system, if cache/TLB/branch maintenance prediction operation is broadcast – the operation must have completed on all cores that received it

Operations received by the core via broadcast do not affect DSBs

51 Confidential © Arm 2018


arm

# "One-Way" Barriers (1)

AArch64 adds new load/store instructions with implicit barrier semantics

Load-Acquire (LDAR)

- All accesses after the LDAR are observed after the LDAR
- Accesses before the LDAR are not affected



Accesses can cross a barrier in one direction but not the other


52 Confidential @ Arm 2018

# "One-Way" Barriers (2)

AArch64 adds new load/store instructions with implicit barrier semantics

#### Store-Release (STLR)

- All accesses before the STLR are observed before the STLR
- · Accesses after the STLR are not affected



53 Confidential © Arm 2018

arm


# "One-Way" Barriers (3)

LDAR and STLR may be used as a pair

- To protect a critical section of code
- May have lower performance impact than a full DMB
- No ordering is enforced within the critical section

#### **Exclusive versions also available**

- LDAXR, STLXR
- Remove the need for explicit barrier instructions in synchronization code



# Copyright © ARM Ltd 2018. All rights reserved Not to be reproduced by any means without prior written consent

# **Agenda**

Armv8.x overview

Registers

ISA

SVE

**Exception** 

**Memory management** 

Memory model

**Atomic** 

Architecture timer


Virtualization

**MPAM** 

Security

**RAS** 

55 Confidential © Arm 2018




### **Atomic**

load/store exclusive

- Split the operation of atomically updating memory into two separate steps, Load exclusive and store exclusive.
- · Together, they provide atomic updates in conjunction with exclusive monitors that track exclusive memory accesses

I: Idrex w0.[var]
add w0.w0.#num
strex w1.w0.[var]
teq w1.#0
bne Ib





Atomic operations in Armv8.1-a onwards with Large System Extension

- add, bitwise ops, max/min in variants with and without returning a result
- swap, compare and swap

LDADD w1, w2, [x0]



56 Confidential © Arm 2018

# **Agenda**

Armv8.x overview

Registers

ISA

SVE

**Exception** 

**Memory management** 

Memory model

**Atomic** 

**Architecture timer** 


Virtualization

**MPAM** 

Security

**RAS** 





# Copyright © ARM Ltd 2018. All rights reserved Not to be reproduced by any means without prior written consent

# **Agenda**

Armv8.x overview

Registers

ISA

**SVE** 

**Exception** 

**Memory management** 

Memory model

**Atomic** 

Architecture timer

Virtualization

**MPAM** 

Security

**RAS** 


59 Confidential © Arm 2018



### **Virtualization Extension**

Arm virtualization Extension provides HW-assisted type1/2 hypervisor support

- CPU virtualization
  - Addition EL for hypervisor.
  - Sensitive instructions trap
  - Hypervisor call instruction
- Memory virtualization
  - Stage 2 translation, IPA->PA
- IO virtualization
  - Stage 2 translation for MMIO
  - Virtual interrupt
    - Physical interrupt can be trapped.
    - Hypervisor software can generate virtual interrupt.
  - GIC virtualization support.
  - Timer virtualization



### **Virtualization Extension- CPU Virtualization**

The Hypervisor can be configured to trap certain instructions

- Configured through Hypervisor Control Register (HCR\_EL2)
- When trapped, Exception Syndrome Register (ESR\_EL2) provides information about trapped instruction


#### Instructions could be trapped


- · System instructions, e.g. cache and TLB maintenance instructions
- · Accesses to Auxiliary Control Register (ACTLR\_EL1) Reads to ID registers
- WFE and WFI instructions


Some registers have dedicated control for virtualization purpose, so no trapping is required


• E.g., MIDR EL1, MPIDR EL1


Hypervisor calls -HVC, guest OS could call services provided by hypervisor
















#### Overhead without Virtualization Host Extension(VHE) Host OS must run in both EL1 and EL2 Host OS Kernel **Hypervisor** VM Requires kernel code to be aware where it Highvisor Run VM 1 is running EL1 0 Calls to EL2 functions must be via HVC trap EL<sub>2</sub> Perform Context Switch Required for any access to EL2 registers between Host and VM Lowvisor execution context. Switch Configuring Stage 2 translations Configure VGIC, virtual Setup stage 2 translation registers. Perform Context Switch between VM Moving from Guest to Host OS requires a Enable stage 2 translation and Host execution context. full context switch of EL1 system registers Enable traps Disable virtual interrupt. Disable stage 2 translation. Disable traps

67 Confidential © Arm 2018

Pre-VHE KVM Virtualization



#### **Armv8.3 Nested virtualization support** Supports running the guest hypervisor in EL1, controlled by HCR EL2.NV EL0 Traps EL2 operations executed in EL1 to EL2 Emulating EL2 in EL1 Guest OS shadow EL1 register state that reflects the EL2 register state Traps ERET to EL2 ELI trap Host Hypervisor EL2 Memory Virtualization table set by host Hypervisor Software combines stage 2 translation of guest hypervisor and stage 2 translation of host hypervisor to a shadow translation table arm 69 Confidential © Arm 2018



### **Agenda**

Armv8.x overview

Registers

ISA

**SVE** 

**Exception** 

**Memory management** 

Memory model

**Atomic** 

Architecture timer

Virtualization

**MPAM** 

Security

**RAS** 

71 Confidential © Arm 2018



# MPAM (armv8.4-a)

MPAM = <u>Memory</u> system performance resource <u>Partitioning</u> And <u>Monitoring</u>

Software environments labelled with Partition ID (PARTID) and Perf Monitoring Group (PMG)

e.g enabling hypervisors to monitor and control VM memory bandwidth.

PE system registers and behaviors to generate PARTID and PMG to label memory system requests

Propagation through and storage of MPAM PARTID and PMG in interconnects, buffers and caches

- Resource controls within memory system components responsive to PARTID
- Monitors to measure the resources controlled by MPAM

PΕ Software Execution Env **PARTID** Memory System **PARTID MaxCap** 0 50% Cache 1 50% Memory 2 40% PARTID MaxBW MinBW 0 4800MBps **OMBps DMC** 1 1200MBps 1000MBps 2 600MBps 600MBps **DRAM** arm

# **Agenda**

Armv8.x overview

Registers

ISA

**SVE** 

**Exception** 

**Memory management** 

Memory model

**Atomic** 

Architecture timer


Virtualization

**MPAM** 

**Security** 

**RAS** 





# **Arm Architecture Security Extensions**

#### Arm security extension introduces,

- · Two secure state: Secure and non secure state.
- EL3 is always secure, and EL3 is the gateway between secure and non secure state.
  - EL3 has its own MMU address translation.
  - SMC instruction for secure monitor call
- · Memory security
  - CPU in non secure state never can issue secure access to memory subsystem
  - CPU in secure state can issue secure or non secure access to memory subsystem, depending on the memory attribute set in MMU translation table.
  - Cache and TLB entries are flagged with secure state
- · Exceptions could be routed to EL3

ARM Architecture v8

Non-Secure Secure

ELO App App TA TA S-ELO


ELI Guest OS Secure OS S-EL1


EL2 Hypervisor


EL3 Monitor

75 Confidential © Arm 2018

#### Memory access secure state indication External Page Table PA 10 Non Secure NS Secure State Slave State I NS/S MMU NS Bus signal SCR\_EL3.NS Secure state can access both secure and non-secure physical memory · Controlled by the secure translation tables 76 Confidential © Arm 2018 arm









#### **Armv8.2 RAS Extensions**

#### RAS is required for ARMv8.2, it stands for:

- Reliability continuity of correct service
- · Availability readiness for correct service
- Serviceability ability to undergo modifications and repairs

# RAS extensions provides framework for building RAS features around


- It describes error types, fault/error reporting and handling, and unrecoverable error isolation etc.
- Does not specify RAS features in implementations


81 Confidential © Arm 2018

#### **Army8.2 RAS Extensions**


#### ESB is for error isolation between ELs


• It guarantees that all Unrecoverable errors generated before the ESB have pended an SEI exception.






# Copyright © ARM Ltd 2018. All rights reserved Not to be reproduced by any means without prior written consent





# Copyright © ARM Ltd 2018. All rights reserved Not to be reproduced by any means without prior written consent





# **ARM Training Overview**

ARM Training gets partner teams up to speed quickly

- Detailed training across all ARM Products
- Covers advanced technologies such as ARM® DynamIQ and ARM® TrustZone®

Delivered by senior Arm engineers in a way that works best for you and your team




Face to face private training delivered by experienced ARM trainers at a location of your choice Private courses can be customizable to meet your specific needs

3 Confidential © Arm 2018




Live virtual classroom delivered by an experienced ARM trainer Private and public courses available Delivered to you, wherever you are at a scheduled date and time






Online learning - short topics accessible wherever you are and whenever you need them. To be launched Oct 2017



# Copyright © ARM Ltd 2018. All rights reserved Not to be reproduced by any means without prior written consent





#### **GIC** versions

GICv2

#### Adds:

# Support for more than 8 cores

GICv3

- Support for message signalled interrupts
- System Register access to some registers
- Vastly expanded the Interrupt ID space

#### Implemented by:

- CoreLink GIC-500
- CoreLink GIC-600

GICv4

Adds:

 Direct injection of virtual interrupts

#### Implemented by:

Adds:

- Cortex-A15 MPCore\*
- Cortex-A7 MPCore\*
- CoreLink GIC-400

Support for

virtualization

secure software

Improved handling of

Group 1 interrupts by

\* Inclusion of GIC is optional

Confidential © Arm 2018


arm

# GICv3/v4 overview

- 0.. 15: Software Generated Interrupts (SGIs)
  - Used for software inter-processor interrupts
  - Generated by software to a set of target processors
- 16 .. 31: Peripheral Interrupts (PPIs)
  - · Banked per processor
  - Used for interrupts from peripheral private to a processor
- 32 .. 991(configurable): Shared Peripheral Interrupts (SPIs)
  - · Global interrupts that that can be sent to any one processor
    - Either "1 of all" processors or a targeted processor

8192+: Locality-Specific Interrupts (LPIs) (New in GICv3)

· Interrupts that can be sent to any one targeted processor




arm

iliciusion of d

#### Redistributors

GICv3 introduces Redistributors



There is a Redistributor per-connected core, holding settings for private interrupts (PPIs and SGIs)

· Allows for distributed designs with Redistributors kept close to target core

9 Confidential © Arm 2018


arm

# **Affinity levels and routing**

There is increasingly demand for systems with higher core counts

GICv3 increases the number of cores that can be connected

· Connected cores identified by an affinity value, matching system used in ARMv8-A



10 Confidential © Arm 2018

### **Interrupt Routing**

GICv3 routes interrupt with a "Routing" register

- Routing mode + a 32 bit affinity value
- Affinity corresponds to processor MPIDR

SPI routing (programmed into per interrupt "Routing" register)

- Two routing modes only:
  - "1 of all"
  - "a.b.c.d"

SGI routing (provided by software on SGI generation)

- Two routing modes only:
  - "all except self"
  - "a.b.c.{target list}" where target list is a set of up to 16 processors

11 Confidential © Arm 2018

arm

# **Models for handling interrupts**

Targeted distribution model

• This model applies to all PPIs and to all LPIs

Targeted list model

- $\bullet\,$  This model applies to SGIs only. Multiple PEs receive the interrupt independently.
  - When a PE acknowledges the interrupt, the interrupt pending state is cleared only for that PE

1 of N model

- · This model applies to SPIs only.
- The interrupt is targeted at a specified set of PEs, and is taken on only one PE in that set.
  - The PE that takes the interrupt is selected in an IMPLEMENTATION DEFINED manner.

12 Confidential © Arm 2018

# SPI, SGI and PPI configuration

#### Enable

- · Only enabled interrupts can be forwarded to a core
- · Disabled interrupts can still become pending

#### **Priority**

• Each interrupt has an 8-bit priority associated with it

#### Configuration


- · Whether the interrupt is level-sensitive or edge-triggered
- · SGIs are always edge-triggered

#### Routing (SPIs only)

· Interrupt can target one named core, or any core

#### Security/Group

13 Confidential © Arm 2018



#### **Introduction to LPIs**

LPIs use very large global ID spaces

· State for these ID spaces held in external memory

#### Physical LPIs

- Each interrupt routed to a single processor at any time
- Configuration table in memory (priorities and enables)
- · Per-processor pending table in memory


On GIC-500 & GIC-600, only generated via write to the Interrupt Translation Service Typically an MSI(-X)

14 Confidential © Arm 2018

#### ITS

Message-based interrupts from devices are sent to Interrupt Translation Service in GIC

- Supports standard MSI(-X) interrupts
- Memory-backed to support large number of interrupts
- Cached within GIC to reduce latency and power for common interrupts
- Provides ID translation, allowing devices to be programmed by a VM



#### **How ITS works**

An Interrupt Translation Service (or ITS) maps interrupts to INTIDs and Redistributors

How is an interrupt translated?

- Peripheral sends interrupt as a message to the ITS
  - The message specifies the DeviceID (which peripheral) and an EventID (which interrupt from that peripheral)
- ITS uses the DeviceID to index into the Device Table
  - Returns pointer to a peripheral specific Interrupt Translation Table
- ITS uses the EventID to index into the Interrupt Translation Table
  - Returns the INTID and Collection ID
- ITS uses the Collection ID to index into the Collection Table
  - Returns the target Redistributor
- ITS forwards interrupt to Redistributor

Interrupt Collection Device Translation Table Table Tables Redistributor 0.0.0.0 Redistributor 0.0.0.1 Redistributor a.b.c.d Peripheral sends interrupt as message to ITS

16 Confidential © Arm 2018


## **ITS - Interrupt Isolation and Translation**

Each "device" has a single owner

· Hypervisor and Guest operating system

Each "device" indexes a "Device table" using "Device ID" to select an Interrupt Translation Table (ITT)

· PCIe root complex must drive Requester ID on AW channel e.g. from SMMU



• Each "device" only be able to generate own interrupts

#### Translation

• Each "device" can have different mapping: MSI-X 'data' => (target CPU, interrupt ID)


17 Confidential © Arm 2018

arm

#### GICv4

GIC V4 supports the direct injection of virtual interrupts,

- · Reduces the hypervisor mediation overhead.
- Map an EventID-DeviceID combination to a vINTID and pINITD(door-bell interrupt) for a specific vPE
  - Optionally a door-bell interrupt can be specified. This is a pINTID that is generated if the vPE is not scheduled when the
    interrupt is generated.
- · Map a vPE to a physical Redistributor



- 1 Hypervisor programs ITS to map EventID/DeviceID to virtual INTID and virtual CPU
- 2 ITS uses Eventide-DeviceID to translation the MSI, and route the interrupt
- o If VM is scheduled: Redistributor forwards virtual interrupt vINTID to virtual CPU interface
- If VM is not scheduled: Redistributor forwards door-bell interrupt pINTID to physical CPU interface

18 Confidential © Arm 2018

# GIC-600 Features for Infrastructure Solutions Affinity Routing (DynamIQ supported format) Upto 512 Cores/Threads (128 in GIC-500) Coherent Multi-chip Multi ITS block support Block Interrupt Migration Key Reasons for GIC-600 Key Reasons for GIC-600

Multi ITS block support/socket

**Large Core Count** 

19 Confidential © Arm 2018

Multi-Chip Support

# Agenda GICv3/v4 SMMUv3

#### **SMMU**

System MMU (or SMMU) provides memory management for DMA masters


- CPU MMU only used for the processor cores
- Sometimes referred to as IOMMU


Provides memory translation


- Enables large regions of memory to be allocated without being physically contiguous
- Masters with small addresses (e.g 32-bit) can address all physical memory (e.g 40-bit)


Provides isolation and protection from accessing illegal memory locations


- · From process to process or from VM guest to guest
- When using virtualization masters & software do not need to be aware of Hypervisor





















# SMMU with PCIe operation – with ATS and ATC hit

- Client logic generates a TLP with a virtual address
- 2. The client logic uses the translated Addr if available from the ATC
- 3. The EP sends this as a PCIe TLP that has translated address
- On receipt by the RP, since the packet is a data-flow packet, this is sent on the "M" interface
- The TBU then forwards the transaction to the memory via the main interconnect



29 Confidential © Arm 2018 29

# SMMU with PCIe operation – with ATS and ATC miss

- EP client generates a PCle translation for a particular address that needs translation
- 2. Translation request goes out on the PCIe link to the RP
- RP sends the translation request it received on the "T" interface to the TCU
- 4. The TCU then generates the response completion
- 5. The RP repacks the translation completion TLP back to the EP

30 Confidential © Arm 2018

6. Once the EP received this completion for the translation request it generated, it populates the local ATC

Root Port

EndPoint

RP

S

M

PCIe

Link

S

SMMU

ROOT PORT

RP

S

ATC

M

PCIe

Link

S

SMMU

Mem

30 arm

15

# Copyright © ARM Ltd 2018. All rights reserved Not to be reproduced by any means without prior written consent

