計節 HW6


學號:111062107

姓名:鄧弘利

1.


(a)

Before



10344: fcc43823 sd x12 -48 x8 MEM

After




Explanation:

With write allocate, we fetch a block on a write miss.

So after the write miss, the V and D bit will be 1, and the LRU bit will become 0 to represent that which block is the most recently used.

Before



After

31				6	65 32 0			
ccess address	01	011111111111111111111111111111111111111						
Index	٧	D L	_RL	J Tag	▼ Block 0			
> 0	1	1	1	0x0000000001ffffc	0x000000007ffffc8			
▶0	1	1	0	0x0000000001ffffff	0x0000000100000002			
1	1	1	0	0x0000000001fffffc	0x000000007ffffc0			
I	1	0	1	0x0000000001ffffff	0x0000000600000000			
2	1	1	1	0x0000000001fffffe	0x00000000000000006			
2	1	1	0	0x0000000001fffffd	0x00000000000000000			
2	1	1	1	0x0000000001ffffd	0x000000007fffff90			
3	1	1	0	0x0000000001ffffc	0×00000000000000000			
,	1	1	1	0x0000000001ffffff	0×00000000000000000			
4	1	1	0	0x0000000001ffffd	0x000000000000000002			
_	1	1	1	0x0000000001ffffd	0x000000007ffffc0			
5	1	1	0	0x0000000001ffffc	0×00000000000000000			
•	1	1	0	0x0000000001fffffc	0x000000000000000002			
6	1	1	1	0x0000000001ffffd	0x0000000600000000			
-	1	1	0	0x0000000001fffffc	0x000000007ffffc0			
/	1	1	1	0x0000000001ffffd	0×0000000200000006			

Explanation

This is a write hit.


So the dirty bit becomes 1 ,which means that it is required to write back to memory when it's going to be replaced. Valid remains 1.LRU becomes 0 since this block becomes the most recently one that is used in this set.

Before



100b4: 02813423 sd x8 40 x2

After



Explanation

There's a new data for index 3, but index 3 has no space for that data, we need to replace the block which LRU bit is 1(least recently used).


Also we need to check the dirty bit, if it's 1, we need to write back to memory then replace it with the new one.

The valid bit (V) and dirty bit (D) will be 1, and the LRU bit will become 0 to represent that the block is the most recently used.

(d)


Before

Hit rate: 0.8494



After

Hit rate: 0.9374



I let it becomes 8 way.

Because this program does not need too many memory, so if we adjust it to 8 ways, the main miss is then becomes compulsory miss.



$$P_1 \Rightarrow P_1, I_1, 0, I_2, 0$$

$$\Rightarrow P_1 = I$$

$$C = \frac{11|000||01|0010}{\text{even}}$$

$$P_2 \Rightarrow P_2, I, 0, I, I, I$$

$$\Rightarrow P_2 = I$$

$$P_{4} \Rightarrow P_{4}, 0,0,1,0,0,1$$

$$\Rightarrow P_{4} = 0$$

$$P_{g} \Rightarrow P_{g}, \circ, i, i, \circ, \circ, i$$

$$\Rightarrow P_{g} = i$$

$$h_2 \Rightarrow \text{ wheak} \qquad 2,3,6,7,10,11,14}$$

$$\Rightarrow \text{ number of } 1 \text{ is } 6$$

$$\Rightarrow h_2 = 0$$

$$h_{\psi} \Rightarrow \text{ theck } \psi, 5, b, 1, 12, 13, 14$$

$$\Rightarrow \text{ number of } 1 \text{ is } 2$$

$$\Rightarrow h_{\psi} = 0$$

- Decoding: let $H = h_8 h_4 h_2 h_1$ and $h_n = parity$ check of whole word
 - H = 0000, h_n even \rightarrow no error
 - ◆ H = 0000, h_n odd → error in p_n bit
 - ♦ $H \neq 0000$, h_n odd \rightarrow correctable single bit error (as in SEC)
 - H ≠ 0000, h_n even \rightarrow double error occurred

$$hg \Rightarrow \text{ theck } 8, 9, 10, 11, 12, 13, 14$$

$$\Rightarrow \text{ number of } 1 \text{ is } 4$$

$$\Rightarrow hg = 0$$

$$h_n = 0 \Rightarrow h_n \text{ even}$$
 we can know there's no error

```
d_{\mathcal{I}} \Rightarrow position \quad 0 \rightarrow 1
(U) h, =) check the the position of 1,3,5, n,9,11,13 bit positions of C
        \Rightarrow the number of 1 in these positions is \forall which is even.
        ⇒ h, = 🔊 |
     h 2 ⇒ wheek 2,3, 6, 7, 10, 11, 14
        > number of 1 is 6
        \Rightarrow h_2 = 0
     hy > check 4,5,6,1,12, 13, 14
        7 number of 1 is 2
        \Rightarrow h_{\psi} = 0
    hg => wheek 8,0,10,11,12,13,14
      ⇒ number of 1 is ¥ 5
                                                                  position 9
       > hg = 0
 · H = hghyhzh, = |00/2 = 9, + 0, ) > correctable single bit error
     h_n = 8 \Rightarrow h_n e^{-n}
(d) P_1, dg \Rightarrow position 1, 12 of C P_1 \Rightarrow 1 \rightarrow 0 dg \Rightarrow 0 \rightarrow 1
      h_1 \Rightarrow check the the position of (1), 3, 5, 7, 9, 11, 13 bit positions of C
       ⇒ the number of 1 in these positions is which is even.
        ⇒ h, = > /
    h_2 ⇒ wheek 2,3,6,7,10,11,14
       > number of 1 is 6
       ⇒ h, = 0
    hy > check 4,5,6,1,(12), 13, 14
    7 Number of 1 is $3
       \Rightarrow h_{\psi} = \gamma
   h8 → heck 8,9,1, (12) 13,14
     > number of 1 is * 5
     > hr =0 |
• H = hgh_{\chi}h_{\chi}h_{1} = 110 \chi \neq 0 \Rightarrow double error
    h_n = 0 \Rightarrow h_n even
```

```
P_1, d_g, P_{11} \Rightarrow position |, |z, |5
```

 $h_1 \Rightarrow check$ the the position of (1)3,5,7,9,11,13 bit positions of C \Rightarrow the number of 1 in these positions is (1)3,5,9,11,13 bit positions of C $\Rightarrow h_1 = (1)3,5,9,11,13$ bit positions of C

 $h_2 \Rightarrow \text{theok}$ $z_1 z_3, b, \gamma, b, \gamma, 10, 11, 14$

> number of 1 is 6

⇒ h2 = 0

hy > check 4,5,6,1 (12), 13, 14

7 number of 1 is 33

⇒ h₄ = g /

hg → wheek 8,9,10,11 12,13,14

⇒ number of 1 is y 5

⇒ hg =ø

 $h_n = 1 \Rightarrow h_n$ odd $h_n = 1/01 = 13$ We think that this is correctable single

Lit error at parition 13, but actually 3 errors.

bit

⇒ p ≥ lng (p+129)


p≥8 parity bit = 8

but we need I more lit for SELDED.

So 9 bits #

```
3. (a) 16 bytes # (block offset + byte offset)
    b) 32 blocks # (index field)
    (b) |6 x 32 = 512 bytes #
    (d)
            dirty tag data
       (1-bit) (1-bit) (5-bit) (16 x 8-bit)
       32\chi (1+1+5+128) = 4320 \text{ bits} = 540 \text{ bytes} #
   (e) Tag Index Block Offset Byte Offset
      13:8 1:0
   (8) Valid dirty Tag data reference
      (1-bit) \qquad (1-bit) \qquad (b-bit) \qquad (1-bit)
                  2 blocks + 1 reference = 2x(136)+1 = 213
       16 x 213 = 4368 bits = 546 bytes #
     (a) Lz-DM => 1+5% x 16 + 5% x 4% x 200 = 2.2
          LZ-4WAY = 1+56 X 20 + 5% X 3.5% X 200 = 2.35
this V LZ-DM + 08 L3
                                          0,008
        > 1 + 5% x 16 + 5% x 4% x 50 + 5% x 4% x 2% x 200 = 1.908
provides
the
best LZ-4WAY + L3 (25)
         \Rightarrow 1 + 5% x 20 + 5% x 35% x 50 + 5% x 3,5% x 2% x 200 = 2,0945
        LI-L2DM - L38WAY provides the best performance.
      (b) Let X be the new LZ access cycles
                              0.1
          Lz-DM
          => 1 + 5% x x x + 5% x 4% x 50 + 5% x 4% x 2% x 200 ≤ 1.8
```

5PJ.0 = X 70,0



Set 0

Set 1

Set 2

Set 3

Set

Set Set

Set

Not Read 0x340 2000000101100 Miss/hit: Miss

block replacement :

5,

			Wa	ay 0	Way 1				
R	V	D	Tag	Data	V	D	Tag	Data	
Ō	1	0	0000002	Mem[0x000-00f]	_	0	00 012	MEM [0x340 -348]	

write allocate: No

write back: No

NOZ Read 0x000 0000 0000 00 00 S Miss/hit: hit

block replacement: No

write allocate: No

write back: No

				Wa	ay 0	Way 1				
	R	V	D	Tag	Data	V	D	Tag	Data	
0	1	1	0	0000002	Mem[0x000-00f]	-	o	00 012	Men [0x340 -348]	
1										
2										
3										

NO3 Read 0x1d8 0001 1101 1000

Miss/hit: Miss

block replacement: No

se	ιυ
Se	t 1
Se	t 2
Se	t 3

			Tug	Dutt			145	Dutu
1	1	0	0000002	Mem[0x000-00f]	1	o	00 012	Mem [0x340 -348]
ı	_	D	0001112	Mem[0x/do - lds]				

write allocate: No write back: No

No4 Write 0x354 0011 0101 0100 Miss/hit: Miss block replacement: No

				Wa	ay 0	Way 1			
	R	V	D	Tag	Data	V	D	Tag	Data
Set 0	1	1	0	0000002	Mem[0x000-00f]	1	o	00 012	Men [0x340 -348]
Set 1	0	_	D	0001112	Mem[0x do - ds]	1		00101 ₂	Mem [0X320 - 0X328]
Set 2									
Set 3									

write allocate: Yes write back: No

NOS Read Oxa6/ 1010 0110 000 Miss/hit: Miss block replacement: No

Set

Set Set

Set

				Wa	ay 0	Way 1			
_]	R	V	D	Tag	Data	V	D	Tag	Data
	1	1	0	0000002	Mem[0x000-00f]	1	o	00 012	Mem [0x340 -348]
	0	ı	D	0001112	Mem[Ox Ido - Ids]	1		001101 ₂	Men [0x350 - 0x358]
	1	1	O	10001 2	Mem[Oxabo-a6f]				

write allocate:

No

write back No

Nob	Wri	te	0xa6
1010	0110	00	0
Miss/h	it:	Н;	t
block repla	coment.	: <i>^</i>	Vo
ا الم	AI.0.10		

				W	ay 0	Way 1				
	R	V	D	Tag	Data	V	D	Tag	Data	
Set 0	1	1	0	0000002	Mem[0x000-00f]	1	o	00 012	Men [0x340 -348]	
Set 1	0	_	D	0001112	Mem[Ox Ido - Ids]	1		00101z	Men [0x350 - 0x358]	
Set 2	1	1	1	1010012	Mem[Oxabo-a6f]					
Set 3										

No

No

√ 0 ¹)	Rea	0x3ec
0011	1110	1100
Miss/h		Miss
block	cement:	No
, - , ,		

				Wa	ay 0	Way 1			
	R	V	D	Tag	Data	V	D	Tag	Data
Set 0	1	1	0	0000002	Mem[0x000-00f]	_	o	00 012	Mem [0x340 -348]
Set 1	0	-	D	0001112	Mem[0x/do - lds]	1		00101 ₂	Mem [0X320 - 328]
Set 2	0	1	1	101001 2	Mem[Oxabo-a6f]	1	D	ااااس	Mem[0x3e0- 3e8]
Set 3									

write allocate: No

No

No8	Rend	0xa6z
1010	0110	00/0
Mks/h	it :	Hit
block repla	cement:	No

			Way 0			Way 1			ny 1
	R	V	D	Tag	Data	V	D	Tag	Data
Set 0	1	1	0	0000002	Mem[0x000-00f]	-	o	00 012	Men [0x340 -348]
Set 1	0	1	D	0001112	Mem[0x/do - lds]	1		00101 ₂	Mew [0 ^X 320 - 328]
Set 2	1	1	1	610012	Mem[Oxabo-a6f]	1	D	ح ااااص	Mem[0x3e0-3e8]
Set 3									

write allocate: write back: No

No9 Read 0x3ea

0011 1110 1010

Miss/hit: Hit

block replacement: No

		Way 0			Way 1				
	R	V	D	Tag	Data	V	D	Tag	Data
Set 0	1	1	0	0000002	Mem[0x000-00f]	1	0	00 012	Mem [0x340 -348]
Set 1	0	_	D	0001112	Mem[0x ldo - lds]	1		001101z	Mem [0X350 - 358]
Set 2	0	1	1	610012	Mem[Oxabo-a6f]	1	ם	اااام	Mem[0x3e0 - 3e8]
Set 3									

write allocate: No

write back: No

No lo	Kend	οX	422
0 0 0	0010	0010	
Miss/hi		Miss	
block replac	oment:	Yes	
replac	Zincul/	,	

Way 0						Way 1			
R	V	D	Tag	Data	V	D	Tag	Data	
1	1	0	0000002	Mem[0x000-00f]	1	o	00 012	Mem [0x340 -348]	
0	1	D	0001112	Mem[0x do - df]	1		00101z	Mem [0X320 - 328]	
1	1	0	0/0000 2	Mem [0x 420 - 42f]	1	D	اااام	Mem[0x3e0 - 3e8]	

write allocate: No

write back: Yes (set 2 way 0)

Set 0

Set 1 Set 2 Set 3

(e)
$$| + | + | + | + (n-4) + 5 = | |$$

Valid reference dirty tag bit number of physical page number



0_X 5368

tag : 0x5

Hit/Miss Miss

page fault : No

Valid	Tag	Physical Page Number	Reference (Used)	
1	0x4	6	1	—
1	0x1	2	0	
1	0xa	3	1	
1	OXZ	П	ļ	

0 x 0 2 6 3

tog: 0x0

H/M: Miss

Page: Yes Fault

Valid	Tag	Physical Page Number	Reference (Used)
1	0x4	6	×ο
1	0×0	20	X !
1	0xa	3	1
1	οχS	П	J

 \leftarrow

 \leftarrow

 \leftarrow

0x434b

tag: 0x4

H/M: Hit TLB

page fault: No

Valid	Tag	Physical Page Number	Reference (Used)
1	0x4	6	XI
1	0×0	20	,
1	0xa	3	1
ı	OXZ	11	L

0x6812

0x6

H/M : Miss

page : No fault :

Valid	Tag	Physical Page Number	Reference (Used)
1	0x4	6	0
1	0×0	20	0
1	oxe	7	1
1	OXZ	11	0

0xa550

OXO

H/M : Miss

page fault : No

Valid	Tag	Physical Page Number	Reference (Used)
1	0x4	6	O
1	0×0	20	0
1	0×6 0×0	ŋ	1
ı	DXA	3	1