HW2_report


ID: 111062107

Name: 鄧弘利

目錄

1.	The circuit diagram of your design and explaining your design	. 2
2.	Pre-sim waveform	. 3
3.	Screenshot of your layout (with total area measurement)	. 3
4.	Screenshot of DRC summary report	
5.	Screenshot of LVS report include the message of passing LVS	. 6
6.	Post-sim waveform	. 7
7.	Screenshot of the post-simulation result	. 7
8.	Write down your delay and the difference in delay between rising and falling delay	,
in th	ne 3-input XOR gate	. 8
9.	The hardness of this assignment and how you overcome it	. 8
10.	Any suggestions about this programming assignment	. 8
11.	Bonus part	. 9
12	Command to open virtuoso	13

1. The circuit diagram of your design and explaining your design








Fig. 1 3-input XOR gate

根據作業檔案界介紹裡面給的圖,我們可以知道在 n 跟 p 端,串接並聯的模式是一樣的,都是 $AB\bar{C}+\bar{A}\bar{B}\bar{C}+\bar{A}\bar{B}C$,所以就可以做出這樣的 circuit diagram。

2. Pre-sim waveform




3. Screenshot of your layout (with total area measurement)



26.460 * 15.310


4. Screenshot of DRC summary report



```
X DRC Summary Report - hw2_XOR.drc.summary
                                                                                                      _ _
 <u>File Edit Options Windows</u>
 === CALIBRE::DRC-H SUMMARY REPORT
 Execution Date/Time:
                           Calibre Version:
Rule File Pathname:
Rule File Title:
Layout System;
Layout Path(s);
Layout Primary Cell;
Current Directory;
                             hw2_XOR.calibre.db
                             hw2_KQR
/home/VLSI_1131/ts111062107/layout
ts111062107
 User Name:
Maximum Results/RuleCheck: 1000
Maximum Result Vertices: 4096
DRC Results Database: hw2_)
                             hw2_XOR.drc.results (ASCII)
ALL
PRIMARY
 Layout Depth:
Text Depth:
 Summary Report File:
Geometry Flagging:
                             hw2_XOR.drc.summary (REPLACE)
ACUTE = YES SKEW = NO ANGLED = NO OFFGRID = YES
NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO
 Excluded Cells:
                             COMMENT TEXT + RULE FILE INFORMATION
 CheckText Mapping:
                             MEMORY-BASED
 Keep Empty Checks:
 --- RUNTIME WARNINGS
--- ORIGINAL LAYER STATISTICS
                                                           (0)
                                                           (0)
(0)
                                                           (0)
                                                           (0)
                                                           (0)
(0)
                                                           (0)
                                                           (1)
                                                           (8)
                                                           (172)
                                                           (0)
                                                           (0)
                                                           (0)
                                                           (0)
                                                           (54)
                                                           (18)
                                                           (30)
                                                           (0)
                                                           (0)
(0)
                                                           (0)
(0)
                                                           (0)
                                                           (0)
(0)
                                                           (8)
(0)
                                                                                             Edit Row 1 Col 1
 --- RULECHECK RESULTS STATISTICS (BY CELL)
 ______
 --- SUMMARY
 TOTAL CPU Time:
                                               Ω
 TOTAL REAL Time:
                                                0
 TOTAL Original Layer Geometries: 343 (343)
TOTAL DRC RuleChecks Executed:
TOTAL DRC Results Generated:
                                               234
```

0 (0)

5. Screenshot of LVS report include the message of passing LVS



·************	******	INFORMA	**************************************	************* INGS ******	****************************
	Matched Layout	Matched Source	Unmatched Layout	Unmatched Source	Component Type
Ports:	6	6	0	0	
Nets:	9	9	0	0	
Instances:	3 4 4	3 4 4	0 0 0	0 0 0	_invv _sdw3v _sup3v
Total Inst:	11	11	0	0	
Initial Corres	spondence Po	oints:			
Ports:	VDD GND A	BCS			

6. Post-sim waveform



7. Screenshot of the post-simulation result

8. Write down your delay and the difference in delay between rising and falling delay in the 3-input XOR gate

Delay1XOR= 242.4443 ps

Delay2XOR= 312.2270 ps

|Delay1XOR - Delay2XOR| = 69.7827 ps

9. The hardness of this assignment and how you overcome it


我覺得最難的地方在於一開始 Design rule check 的地方,想要縮面積,但是又要考慮那些 rule 的話,是件很難的事情,尤其是我是新手,還沒有很熟悉介面的時候,需要花些時間才可以比較熟悉那些操作。後來我是聽我朋友的建議,就每畫一些,就開 DRC 檢查,這樣就比較可以避免最後跳出一堆錯誤的情況。

10. Any suggestions about this programming assignment


我覺得可以再多介紹一些畫 layout 的小技巧。

11. Bonus part


i. circuit diagram



ii. Pre-sim waveform



iii. Screenshot of your layout




18.330 * 15.310

iv. Screenshot of DRC summary report



v. Screenshot of LVS report includes the message of passing LVS



vi. Post-sim waveform



vii. Screenshot of the post-simulation result

```
*****
**111062107_hw2_bonus**
***** transient analysis tnom= 25.000 temp= 30.000 *****
power= 20.8871u from=
                         0.
                                           40.0000n
delay1_xor= -7.4527n
                      targ= 12.5423n
                                       trig=
                                              19.9950n
delay2_xor= 13.8008p
                      targ=
                             2.5088n
                                       trig=
                                               2.4950n
        ***** job concluded
**111062107_hw2_bonus**
```

viii. Write down your delay and the difference in delay between rising and falling delay in the 3-input XOR gate.

Delay1XOR= -7.4527 ps
Delay2XOR= 13.8008 ps

|Delay1XOR - Delay2XOR| = 21.2535 ps

12. Command to open virtuoso

```
[ts111062107@linuxcad30 ~]$ source /usr/cad/synopsys/CIC/hspice.cshrc
set hspice version: 2020.12 (default)
[ts111062107@linuxcad30 ~]$ source /usr/cad/synopsys/CIC/customexplorer.cshrc
set customexplorer version: 2020.12 (default)
[ts111062107@linuxcad30 ~]$ source /usr/cad/cadence/CIC/ic.cshrc
set IC version: IC51.41.151 (default)
[ts111062107@linuxcad30 ~]$ source /usr/cad/mentor/CIC/calibre.cshrc
set calibre version: aoi_cal_2020.2_14.12/
```

source /usr/cad/synopsys/CIC/hspice.cshrc

source /usr/cad/synopsys/CIC/customexplorer.cshrc

source /usr/cad/cadence/CIC/ic.cshrc

source /usr/cad/mentor/CIC/calibre.cshrc

```
[ts111062107@linuxcad30 ~]$ cd layout
[ts111062107@linuxcad30 ~/layout]$ icfb &
[1] 18938
```

cd layout

icfb &