




SystemC component command-cycle cross-check



d Component model parameters and result

Component clock	2.5 ns
Issue width	8 stages/round
FIFO depth	8 entries
Final-time delta	+85.5 ns
Relative delta	0.027039%
Timing violations	0